/*
 * Copyright (c) 2012, NVIDIA CORPORATION.  All rights reserved.
 *
 * NVIDIA CORPORATION and its licensors retain all intellectual property
 * and proprietary rights in and to this software, related documentation
 * and any modifications thereto.  Any use, reproduction, disclosure or
 * distribution of this software and related documentation without an express
 * license agreement from NVIDIA CORPORATION is strictly prohibited
 */

#ifndef ARDEV_T_FPCI_XUSB_0_H_
#define ARDEV_T_FPCI_XUSB_0_H_

#define XUSB_CFG_17_0                                      _MK_ADDR_CONST(0x00000044)
#define XUSB_CFG_17_0_SECURE                               0
#define XUSB_CFG_17_0_WORD_COUNT                           1
#define XUSB_CFG_17_0_RESET_VAL                            _MK_MASK_CONST(0x0)
#define XUSB_CFG_17_0_RESET_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_CFG_17_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define XUSB_CFG_17_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_CFG_17_0_READ_MASK                            _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_17_0_WRITE_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_CFG_17_0_CAP_SHIFT                             _MK_SHIFT_CONST(0)
#define XUSB_CFG_17_0_CAP_FIELD                            (_MK_SHIFT_CONST(0xff) << XUSB_CFG_17_0_CAP_SHIFT)
#define XUSB_CFG_17_0_CAP_RANGE                            7:0
#define XUSB_CFG_17_0_CAP_WOFFSET                          0
#define XUSB_CFG_17_0_CAP_PCIPM                            _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_17_0_NEXT_PTR_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_CFG_17_0_NEXT_PTR_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_CFG_17_0_NEXT_PTR_SHIFT)
#define XUSB_CFG_17_0_NEXT_PTR_RANGE                       15:8
#define XUSB_CFG_17_0_NEXT_PTR_WOFFSET                     0
#define XUSB_CFG_17_0_NEXT_PTR_MSI                         _MK_ENUM_CONST(0x000000C0)
#define XUSB_CFG_17_0_NEXT_PTR_MSIX                        _MK_ENUM_CONST(0x00000070)
#define XUSB_CFG_17_0_NEXT_PTR_MMAP                        _MK_ENUM_CONST(0x000000DC)
#define XUSB_CFG_17_0_NEXT_PTR_NULL                        _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_17_0_VER_SHIFT                             _MK_SHIFT_CONST(16)
#define XUSB_CFG_17_0_VER_FIELD                            (_MK_SHIFT_CONST(0x7) << XUSB_CFG_17_0_VER_SHIFT)
#define XUSB_CFG_17_0_VER_RANGE                            18:16
#define XUSB_CFG_17_0_VER_WOFFSET                          0
#define XUSB_CFG_17_0_VER_1P2                              _MK_ENUM_CONST(0x00000003)
#define XUSB_CFG_17_0_PMECLK_SHIFT                          _MK_SHIFT_CONST(19)
#define XUSB_CFG_17_0_PMECLK_FIELD                         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_17_0_PMECLK_SHIFT)
#define XUSB_CFG_17_0_PMECLK_RANGE                         19:19
#define XUSB_CFG_17_0_PMECLK_WOFFSET                       0
#define XUSB_CFG_17_0_PMECLK_NOT_REQUIRED                  _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_17_0_PMECLK_REQUIRED                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_17_0_RSVD_SHIFT                            _MK_SHIFT_CONST(20)
#define XUSB_CFG_17_0_RSVD_FIELD                           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_17_0_RSVD_SHIFT)
#define XUSB_CFG_17_0_RSVD_RANGE                           20:20
#define XUSB_CFG_17_0_RSVD_WOFFSET                         0
#define XUSB_CFG_17_0_RSVD_0                               _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_17_0_DSI_SHIFT                             _MK_SHIFT_CONST(21)
#define XUSB_CFG_17_0_DSI_FIELD                            (_MK_SHIFT_CONST(0x1) << XUSB_CFG_17_0_DSI_SHIFT)
#define XUSB_CFG_17_0_DSI_RANGE                            21:21
#define XUSB_CFG_17_0_DSI_WOFFSET                          0
#define XUSB_CFG_17_0_DSI_NONE                             _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_17_0_DSI_NEEDED                           _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_17_0_AUXCUR_SHIFT                          _MK_SHIFT_CONST(22)
#define XUSB_CFG_17_0_AUXCUR_FIELD                         (_MK_SHIFT_CONST(0x7) << XUSB_CFG_17_0_AUXCUR_SHIFT)
#define XUSB_CFG_17_0_AUXCUR_RANGE                         24:22
#define XUSB_CFG_17_0_AUXCUR_WOFFSET                       0
#define XUSB_CFG_17_0_AUXCUR_SELF                          _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_17_0_AUXCUR_55MA                          _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_17_0_AUXCUR_100MA                         _MK_ENUM_CONST(0x00000002)
#define XUSB_CFG_17_0_AUXCUR_160MA                         _MK_ENUM_CONST(0x00000003)
#define XUSB_CFG_17_0_AUXCUR_220MA                         _MK_ENUM_CONST(0x00000004)
#define XUSB_CFG_17_0_AUXCUR_270MA                         _MK_ENUM_CONST(0x00000005)
#define XUSB_CFG_17_0_AUXCUR_320MA                         _MK_ENUM_CONST(0x00000006)
#define XUSB_CFG_17_0_AUXCUR_375MA                         _MK_ENUM_CONST(0x00000007)
#define XUSB_CFG_17_0_D1_SUPPORT_SHIFT                      _MK_SHIFT_CONST(25)
#define XUSB_CFG_17_0_D1_SUPPORT_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_CFG_17_0_D1_SUPPORT_SHIFT)
#define XUSB_CFG_17_0_D1_SUPPORT_RANGE                     25:25
#define XUSB_CFG_17_0_D1_SUPPORT_WOFFSET                   0
#define XUSB_CFG_17_0_D1_SUPPORT_NO                        _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_17_0_D1_SUPPORT_YES                       _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_17_0_D2_SUPPORT_SHIFT                      _MK_SHIFT_CONST(26)
#define XUSB_CFG_17_0_D2_SUPPORT_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_CFG_17_0_D2_SUPPORT_SHIFT)
#define XUSB_CFG_17_0_D2_SUPPORT_RANGE                     26:26
#define XUSB_CFG_17_0_D2_SUPPORT_WOFFSET                   0
#define XUSB_CFG_17_0_D2_SUPPORT_NO                        _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_17_0_D2_SUPPORT_YES                       _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_17_0_D0PME_SUPPORT_SHIFT                   _MK_SHIFT_CONST(27)
#define XUSB_CFG_17_0_D0PME_SUPPORT_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_17_0_D0PME_SUPPORT_SHIFT)
#define XUSB_CFG_17_0_D0PME_SUPPORT_RANGE                  27:27
#define XUSB_CFG_17_0_D0PME_SUPPORT_WOFFSET                0
#define XUSB_CFG_17_0_D0PME_SUPPORT_YES                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_17_0_D0PME_SUPPORT_NO                     _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_17_0_D1PME_SUPPORT_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_CFG_17_0_D1PME_SUPPORT_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_17_0_D1PME_SUPPORT_SHIFT)
#define XUSB_CFG_17_0_D1PME_SUPPORT_RANGE                  28:28
#define XUSB_CFG_17_0_D1PME_SUPPORT_WOFFSET                0
#define XUSB_CFG_17_0_D1PME_SUPPORT_YES                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_17_0_D1PME_SUPPORT_NO                     _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_17_0_D2PME_SUPPORT_SHIFT                   _MK_SHIFT_CONST(29)
#define XUSB_CFG_17_0_D2PME_SUPPORT_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_17_0_D2PME_SUPPORT_SHIFT)
#define XUSB_CFG_17_0_D2PME_SUPPORT_RANGE                  29:29
#define XUSB_CFG_17_0_D2PME_SUPPORT_WOFFSET                0
#define XUSB_CFG_17_0_D2PME_SUPPORT_YES                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_17_0_D2PME_SUPPORT_NO                     _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_17_0_D3HPME_SUPPORT_SHIFT                  _MK_SHIFT_CONST(30)
#define XUSB_CFG_17_0_D3HPME_SUPPORT_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CFG_17_0_D3HPME_SUPPORT_SHIFT)
#define XUSB_CFG_17_0_D3HPME_SUPPORT_RANGE                 30:30
#define XUSB_CFG_17_0_D3HPME_SUPPORT_WOFFSET               0
#define XUSB_CFG_17_0_D3HPME_SUPPORT_YES                   _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_17_0_D3HPME_SUPPORT_NO                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_17_0_D3CPME_SUPPORT_SHIFT                  _MK_SHIFT_CONST(31)
#define XUSB_CFG_17_0_D3CPME_SUPPORT_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CFG_17_0_D3CPME_SUPPORT_SHIFT)
#define XUSB_CFG_17_0_D3CPME_SUPPORT_RANGE                 31:31
#define XUSB_CFG_17_0_D3CPME_SUPPORT_WOFFSET               0
#define XUSB_CFG_17_0_D3CPME_SUPPORT_YES                   _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_17_0_D3CPME_SUPPORT_NO                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_18_PMCSR_0                                _MK_ADDR_CONST(0x00000048)
#define XUSB_CFG_18_PMCSR_0_SECURE                         0
#define XUSB_CFG_18_PMCSR_0_WORD_COUNT                     1
#define XUSB_CFG_18_PMCSR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_CFG_18_PMCSR_0_RESET_MASK                     _MK_MASK_CONST(0x8103)
#define XUSB_CFG_18_PMCSR_0_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CFG_18_PMCSR_0_SW_DEFAULT_MASK                _MK_MASK_CONST(0x8103)
#define XUSB_CFG_18_PMCSR_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_18_PMCSR_0_WRITE_MASK                     _MK_MASK_CONST(0x8103)
#define XUSB_CFG_18_PMCSR_0_PWRSTATE_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_18_PMCSR_0_PWRSTATE_FIELD                 (_MK_SHIFT_CONST(0x3) << XUSB_CFG_18_PMCSR_0_PWRSTATE_SHIFT)
#define XUSB_CFG_18_PMCSR_0_PWRSTATE_RANGE                 1:0
#define XUSB_CFG_18_PMCSR_0_PWRSTATE_WOFFSET               0
#define XUSB_CFG_18_PMCSR_0_PWRSTATE_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_18_PMCSR_0_PWRSTATE_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_CFG_18_PMCSR_0_PWRSTATE_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_18_PMCSR_0_PWRSTATE_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x3)
#define XUSB_CFG_18_PMCSR_0_PWRSTATE_D0                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_18_PMCSR_0_PWRSTATE_D1                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_18_PMCSR_0_PWRSTATE_D2                    _MK_ENUM_CONST(0x00000002)
#define XUSB_CFG_18_PMCSR_0_PWRSTATE_D3H                   _MK_ENUM_CONST(0x00000003)
#define XUSB_CFG_18_PMCSR_0_RSVD0_SHIFT                     _MK_SHIFT_CONST(2)
#define XUSB_CFG_18_PMCSR_0_RSVD0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_18_PMCSR_0_RSVD0_SHIFT)
#define XUSB_CFG_18_PMCSR_0_RSVD0_RANGE                    2:2
#define XUSB_CFG_18_PMCSR_0_RSVD0_WOFFSET                  0
#define XUSB_CFG_18_PMCSR_0_RSVD0_0                        _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_18_PMCSR_0_NSR_SHIFT                       _MK_SHIFT_CONST(3)
#define XUSB_CFG_18_PMCSR_0_NSR_FIELD                      (_MK_SHIFT_CONST(0x1) << XUSB_CFG_18_PMCSR_0_NSR_SHIFT)
#define XUSB_CFG_18_PMCSR_0_NSR_RANGE                      3:3
#define XUSB_CFG_18_PMCSR_0_NSR_WOFFSET                    0
#define XUSB_CFG_18_PMCSR_0_NSR_NORESET                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_18_PMCSR_0_NSR_RESET                      _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_18_PMCSR_0_RSVD1_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_CFG_18_PMCSR_0_RSVD1_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_CFG_18_PMCSR_0_RSVD1_SHIFT)
#define XUSB_CFG_18_PMCSR_0_RSVD1_RANGE                    7:4
#define XUSB_CFG_18_PMCSR_0_RSVD1_WOFFSET                  0
#define XUSB_CFG_18_PMCSR_0_RSVD1_00                       _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_18_PMCSR_0_PME_SHIFT                       _MK_SHIFT_CONST(8)
#define XUSB_CFG_18_PMCSR_0_PME_FIELD                      (_MK_SHIFT_CONST(0x1) << XUSB_CFG_18_PMCSR_0_PME_SHIFT)
#define XUSB_CFG_18_PMCSR_0_PME_RANGE                      8:8
#define XUSB_CFG_18_PMCSR_0_PME_WOFFSET                    0
#define XUSB_CFG_18_PMCSR_0_PME_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_18_PMCSR_0_PME_DEFAULT_MASK               (_MK_MASK_CONST(0x1)
#define XUSB_CFG_18_PMCSR_0_PME_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_18_PMCSR_0_PME_SW_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CFG_18_PMCSR_0_PME_ENABLE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_18_PMCSR_0_PME_DISABLE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_18_PMCSR_0_DSEL_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_CFG_18_PMCSR_0_DSEL_FIELD                     (_MK_SHIFT_CONST(0xf) << XUSB_CFG_18_PMCSR_0_DSEL_SHIFT)
#define XUSB_CFG_18_PMCSR_0_DSEL_RANGE                     12:9
#define XUSB_CFG_18_PMCSR_0_DSEL_WOFFSET                   0
#define XUSB_CFG_18_PMCSR_0_DSEL_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_18_PMCSR_0_DSCALE_SHIFT                    _MK_SHIFT_CONST(13)
#define XUSB_CFG_18_PMCSR_0_DSCALE_FIELD                   (_MK_SHIFT_CONST(0x3) << XUSB_CFG_18_PMCSR_0_DSCALE_SHIFT)
#define XUSB_CFG_18_PMCSR_0_DSCALE_RANGE                   14:13
#define XUSB_CFG_18_PMCSR_0_DSCALE_WOFFSET                 0
#define XUSB_CFG_18_PMCSR_0_DSCALE_INIT                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_18_PMCSR_0_PMESTATUS_SHIFT                 _MK_SHIFT_CONST(15)
#define XUSB_CFG_18_PMCSR_0_PMESTATUS_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CFG_18_PMCSR_0_PMESTATUS_SHIFT)
#define XUSB_CFG_18_PMCSR_0_PMESTATUS_RANGE                15:15
#define XUSB_CFG_18_PMCSR_0_PMESTATUS_WOFFSET              0
#define XUSB_CFG_18_PMCSR_0_PMESTATUS_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_18_PMCSR_0_PMESTATUS_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CFG_18_PMCSR_0_PMESTATUS_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_18_PMCSR_0_PMESTATUS_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CFG_18_PMCSR_0_PMESTATUS_NOT_PENDING          _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_18_PMCSR_0_PMESTATUS_PENDING              _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_18_PMCSR_0_PMESTATUS_CLEAR                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_18_PMCSR_0_BSE_RSVD_SHIFT                  _MK_SHIFT_CONST(16)
#define XUSB_CFG_18_PMCSR_0_BSE_RSVD_FIELD                 (_MK_SHIFT_CONST(0xff) << XUSB_CFG_18_PMCSR_0_BSE_RSVD_SHIFT)
#define XUSB_CFG_18_PMCSR_0_BSE_RSVD_RANGE                 23:16
#define XUSB_CFG_18_PMCSR_0_BSE_RSVD_WOFFSET               0
#define XUSB_CFG_18_PMCSR_0_BSE_RSVD_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_24_0                                      _MK_ADDR_CONST(0x00000060)
#define XUSB_CFG_24_0_SECURE                               0
#define XUSB_CFG_24_0_WORD_COUNT                           1
#define XUSB_CFG_24_0_RESET_VAL                            _MK_MASK_CONST(0x2000)
#define XUSB_CFG_24_0_RESET_MASK                           _MK_MASK_CONST(0x3f00)
#define XUSB_CFG_24_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x2000)
#define XUSB_CFG_24_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3f00)
#define XUSB_CFG_24_0_READ_MASK                            _MK_MASK_CONST(0xffff)
#define XUSB_CFG_24_0_WRITE_MASK                           _MK_MASK_CONST(0x3f00)
#define XUSB_CFG_24_0_SBRN_SHIFT                            _MK_SHIFT_CONST(0)
#define XUSB_CFG_24_0_SBRN_FIELD                           (_MK_SHIFT_CONST(0xff) << XUSB_CFG_24_0_SBRN_SHIFT)
#define XUSB_CFG_24_0_SBRN_RANGE                           7:0
#define XUSB_CFG_24_0_SBRN_WOFFSET                         0
#define XUSB_CFG_24_0_SBRN_VALUE                           _MK_ENUM_CONST(0x30)
#define XUSB_CFG_24_0_FLADJ_SHIFT                           _MK_SHIFT_CONST(8)
#define XUSB_CFG_24_0_FLADJ_FIELD                          (_MK_SHIFT_CONST(0x3f) << XUSB_CFG_24_0_FLADJ_SHIFT)
#define XUSB_CFG_24_0_FLADJ_RANGE                          13:8
#define XUSB_CFG_24_0_FLADJ_WOFFSET                        0
#define XUSB_CFG_24_0_FLADJ_DEFAULT                        (_MK_MASK_CONST(0x20)
#define XUSB_CFG_24_0_FLADJ_DEFAULT_MASK                   (_MK_MASK_CONST(0x3f)
#define XUSB_CFG_24_0_FLADJ_SW_DEFAULT                     (_MK_MASK_CONST(0x20)
#define XUSB_CFG_24_0_FLADJ_SW_DEFAULT_MASK                (_MK_MASK_CONST(0x3f)
#define XUSB_CFG_24_0_FLADJ_VALUE                          _MK_ENUM_CONST(0x20)
#define XUSB_CFG_24_0_RSVDP_SHIFT                           _MK_SHIFT_CONST(14)
#define XUSB_CFG_24_0_RSVDP_FIELD                          (_MK_SHIFT_CONST(0x3) << XUSB_CFG_24_0_RSVDP_SHIFT)
#define XUSB_CFG_24_0_RSVDP_RANGE                          15:14
#define XUSB_CFG_24_0_RSVDP_WOFFSET                        0
#define XUSB_CFG_24_0_RSVDP_VALUE                          _MK_ENUM_CONST(0x00)
#define XUSB_CFG_ARU_MAILBOX_CAP_0                         _MK_ADDR_CONST(0x000000E0)
#define XUSB_CFG_ARU_MAILBOX_CAP_0_SECURE                  0
#define XUSB_CFG_ARU_MAILBOX_CAP_0_WORD_COUNT              1
#define XUSB_CFG_ARU_MAILBOX_CAP_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_MAILBOX_CAP_0_RESET_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_MAILBOX_CAP_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_MAILBOX_CAP_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_MAILBOX_CAP_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_MAILBOX_CAP_0_WRITE_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_MAILBOX_CAP_0_ID_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_MAILBOX_CAP_0_ID_FIELD                (_MK_SHIFT_CONST(0xff) << XUSB_CFG_ARU_MAILBOX_CAP_0_ID_SHIFT)
#define XUSB_CFG_ARU_MAILBOX_CAP_0_ID_RANGE                7:0
#define XUSB_CFG_ARU_MAILBOX_CAP_0_ID_WOFFSET              0
#define XUSB_CFG_ARU_MAILBOX_CAP_0_ID_INIT                 _MK_ENUM_CONST(0x00000009)
#define XUSB_CFG_ARU_MAILBOX_CAP_0_NEXTPTR_SHIFT            _MK_SHIFT_CONST(8)
#define XUSB_CFG_ARU_MAILBOX_CAP_0_NEXTPTR_FIELD           (_MK_SHIFT_CONST(0xff) << XUSB_CFG_ARU_MAILBOX_CAP_0_NEXTPTR_SHIFT)
#define XUSB_CFG_ARU_MAILBOX_CAP_0_NEXTPTR_RANGE           15:8
#define XUSB_CFG_ARU_MAILBOX_CAP_0_NEXTPTR_WOFFSET         0
#define XUSB_CFG_ARU_MAILBOX_CAP_0_NEXTPTR_NULL            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_CAP_0_NEXTPTR_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_CAP_0_LENGTH_SHIFT             _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_MAILBOX_CAP_0_LENGTH_FIELD            (_MK_SHIFT_CONST(0xff) << XUSB_CFG_ARU_MAILBOX_CAP_0_LENGTH_SHIFT)
#define XUSB_CFG_ARU_MAILBOX_CAP_0_LENGTH_RANGE            23:16
#define XUSB_CFG_ARU_MAILBOX_CAP_0_LENGTH_WOFFSET          0
#define XUSB_CFG_ARU_MAILBOX_CAP_0_LENGTH_INIT             _MK_ENUM_CONST(0x00000014)
#define XUSB_CFG_ARU_MAILBOX_CAP_0_RSVD_SHIFT               _MK_SHIFT_CONST(24)
#define XUSB_CFG_ARU_MAILBOX_CAP_0_RSVD_FIELD              (_MK_SHIFT_CONST(0xff) << XUSB_CFG_ARU_MAILBOX_CAP_0_RSVD_SHIFT)
#define XUSB_CFG_ARU_MAILBOX_CAP_0_RSVD_RANGE              31:24
#define XUSB_CFG_ARU_MAILBOX_CAP_0_RSVD_WOFFSET            0
#define XUSB_CFG_ARU_MAILBOX_CAP_0_RSVD_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_CMD_0                         _MK_ADDR_CONST(0x000000E4)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_SECURE                  0
#define XUSB_CFG_ARU_MAILBOX_CMD_0_WORD_COUNT              1
#define XUSB_CFG_ARU_MAILBOX_CMD_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_RESET_MASK              _MK_MASK_CONST(0xf8000000)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xf8000000)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_WRITE_MASK              _MK_MASK_CONST(0xf8000000)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_INT_EN_SHIFT             _MK_SHIFT_CONST(31)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_INT_EN_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_MAILBOX_CMD_0_INT_EN_SHIFT)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_INT_EN_RANGE            31:31
#define XUSB_CFG_ARU_MAILBOX_CMD_0_INT_EN_WOFFSET          0
#define XUSB_CFG_ARU_MAILBOX_CMD_0_INT_EN_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_INT_EN_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_INT_EN_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_INT_EN_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_INT_EN_INIT             _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_XHCI_SHIFT          _MK_SHIFT_CONST(30)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_XHCI_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_XHCI_SHIFT)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_XHCI_RANGE         30:30
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_XHCI_WOFFSET       0
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_XHCI_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_XHCI_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_XHCI_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_XHCI_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_XHCI_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_SMI_SHIFT           _MK_SHIFT_CONST(29)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_SMI_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_SMI_SHIFT)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_SMI_RANGE          29:29
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_SMI_WOFFSET        0
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_SMI_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_SMI_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_SMI_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_SMI_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_SMI_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_PME_SHIFT           _MK_SHIFT_CONST(28)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_PME_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_PME_SHIFT)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_PME_RANGE          28:28
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_PME_WOFFSET        0
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_PME_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_PME_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_PME_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_PME_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_PME_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_FALCON_SHIFT        _MK_SHIFT_CONST(27)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_FALCON_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_FALCON_SHIFT)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_FALCON_RANGE       27:27
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_FALCON_WOFFSET     0
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_FALCON_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_FALCON_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_FALCON_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_FALCON_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_DEST_FALCON_INIT        _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_RSVD_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_RSVD_FIELD              (_MK_SHIFT_CONST(0x7ffffff) << XUSB_CFG_ARU_MAILBOX_CMD_0_RSVD_SHIFT)
#define XUSB_CFG_ARU_MAILBOX_CMD_0_RSVD_RANGE              26:0
#define XUSB_CFG_ARU_MAILBOX_CMD_0_RSVD_WOFFSET            0
#define XUSB_CFG_ARU_MAILBOX_CMD_0_RSVD_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_DATA_IN_0                     _MK_ADDR_CONST(0x000000E8)
#define XUSB_CFG_ARU_MAILBOX_DATA_IN_0_SECURE              0
#define XUSB_CFG_ARU_MAILBOX_DATA_IN_0_WORD_COUNT          1
#define XUSB_CFG_ARU_MAILBOX_DATA_IN_0_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_MAILBOX_DATA_IN_0_RESET_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_MAILBOX_DATA_IN_0_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_MAILBOX_DATA_IN_0_SW_DEFAULT_MASK     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_MAILBOX_DATA_IN_0_READ_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_MAILBOX_DATA_IN_0_WRITE_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_MAILBOX_DATA_IN_0_MSG_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_MAILBOX_DATA_IN_0_MSG_FIELD           (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_ARU_MAILBOX_DATA_IN_0_MSG_SHIFT)
#define XUSB_CFG_ARU_MAILBOX_DATA_IN_0_MSG_RANGE           31:0
#define XUSB_CFG_ARU_MAILBOX_DATA_IN_0_MSG_WOFFSET         0
#define XUSB_CFG_ARU_MAILBOX_DATA_IN_0_MSG_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_DATA_IN_0_MSG_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_MAILBOX_DATA_IN_0_MSG_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_DATA_IN_0_MSG_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_MAILBOX_DATA_IN_0_MSG_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_DATA_OUT_0                    _MK_ADDR_CONST(0x000000EC)
#define XUSB_CFG_ARU_MAILBOX_DATA_OUT_0_SECURE             0
#define XUSB_CFG_ARU_MAILBOX_DATA_OUT_0_WORD_COUNT         1
#define XUSB_CFG_ARU_MAILBOX_DATA_OUT_0_RESET_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_MAILBOX_DATA_OUT_0_RESET_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_MAILBOX_DATA_OUT_0_SW_DEFAULT_VAL     _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_MAILBOX_DATA_OUT_0_SW_DEFAULT_MASK    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_MAILBOX_DATA_OUT_0_READ_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_MAILBOX_DATA_OUT_0_WRITE_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_MAILBOX_DATA_OUT_0_MSG_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_MAILBOX_DATA_OUT_0_MSG_FIELD          (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_ARU_MAILBOX_DATA_OUT_0_MSG_SHIFT)
#define XUSB_CFG_ARU_MAILBOX_DATA_OUT_0_MSG_RANGE          31:0
#define XUSB_CFG_ARU_MAILBOX_DATA_OUT_0_MSG_WOFFSET        0
#define XUSB_CFG_ARU_MAILBOX_DATA_OUT_0_MSG_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_DATA_OUT_0_MSG_DEFAULT_MASK   (_MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_MAILBOX_DATA_OUT_0_MSG_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_DATA_OUT_0_MSG_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_MAILBOX_DATA_OUT_0_MSG_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_OWNER_0                       _MK_ADDR_CONST(0x000000F0)
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_SECURE                0
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_WORD_COUNT            1
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_RESET_MASK            _MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_READ_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_WRITE_MASK            _MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_ID_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_ID_FIELD              (_MK_SHIFT_CONST(0xff) << XUSB_CFG_ARU_MAILBOX_OWNER_0_ID_SHIFT)
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_ID_RANGE              7:0
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_ID_WOFFSET            0
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_ID_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_ID_DEFAULT_MASK       (_MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_ID_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_ID_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_ID_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_RSVD_SHIFT             _MK_SHIFT_CONST(8)
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_RSVD_FIELD            (_MK_SHIFT_CONST(0xffffff) << XUSB_CFG_ARU_MAILBOX_OWNER_0_RSVD_SHIFT)
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_RSVD_RANGE            31:8
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_RSVD_WOFFSET          0
#define XUSB_CFG_ARU_MAILBOX_OWNER_0_RSVD_INIT             _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_PCIECAP_0                                 _MK_ADDR_CONST(0x00000100)
#define XUSB_CFG_PCIECAP_0_SECURE                          0
#define XUSB_CFG_PCIECAP_0_WORD_COUNT                      1
#define XUSB_CFG_PCIECAP_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define XUSB_CFG_PCIECAP_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_CFG_PCIECAP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CFG_PCIECAP_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_CFG_PCIECAP_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_PCIECAP_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_CFG_PCIECAP_0_RSVD_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_CFG_PCIECAP_0_RSVD_FIELD                      (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_PCIECAP_0_RSVD_SHIFT)
#define XUSB_CFG_PCIECAP_0_RSVD_RANGE                      31:0
#define XUSB_CFG_PCIECAP_0_RSVD_WOFFSET                    0
#define XUSB_CFG_PCIECAP_0_RSVD_00                         _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0                         _MK_ADDR_CONST(0x00000400)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SECURE                  0
#define XUSB_CFG_ARU_C11PAGESEL0_0_WORD_COUNT              1
#define XUSB_CFG_ARU_C11PAGESEL0_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_C11PAGESEL0_0_RESET_MASK              _MK_MASK_CONST(0xf0f01)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xf0f01)
#define XUSB_CFG_ARU_C11PAGESEL0_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_C11PAGESEL0_0_WRITE_MASK              _MK_MASK_CONST(0xf0f01)
#define XUSB_CFG_ARU_C11PAGESEL0_0_RB_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_C11PAGESEL0_0_RB_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL0_0_RB_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL0_0_RB_RANGE                0:0
#define XUSB_CFG_ARU_C11PAGESEL0_0_RB_WOFFSET              0
#define XUSB_CFG_ARU_C11PAGESEL0_0_RB_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_RB_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL0_0_RB_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_RB_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL0_0_RB_DESEL                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_RB_SEL                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11PAGESEL0_0_RSVD0_SHIFT              _MK_SHIFT_CONST(1)
#define XUSB_CFG_ARU_C11PAGESEL0_0_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7f) << XUSB_CFG_ARU_C11PAGESEL0_0_RSVD0_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL0_0_RSVD0_RANGE             7:1
#define XUSB_CFG_ARU_C11PAGESEL0_0_RSVD0_WOFFSET           0
#define XUSB_CFG_ARU_C11PAGESEL0_0_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB0_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL0_0_SSB0_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB0_RANGE              8:8
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB0_WOFFSET            0
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB0_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB0_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB0_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB1_SHIFT               _MK_SHIFT_CONST(9)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB1_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL0_0_SSB1_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB1_RANGE              9:9
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB1_WOFFSET            0
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB1_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB1_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB1_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB1_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB1_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB1_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB2_SHIFT               _MK_SHIFT_CONST(10)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB2_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL0_0_SSB2_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB2_RANGE              10:10
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB2_WOFFSET            0
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB2_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB2_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB2_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB2_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB2_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB2_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB3_SHIFT               _MK_SHIFT_CONST(11)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB3_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL0_0_SSB3_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB3_RANGE              11:11
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB3_WOFFSET            0
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB3_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB3_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB3_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB3_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB3_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSB3_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11PAGESEL0_0_RSVD1_SHIFT              _MK_SHIFT_CONST(12)
#define XUSB_CFG_ARU_C11PAGESEL0_0_RSVD1_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_C11PAGESEL0_0_RSVD1_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL0_0_RSVD1_RANGE             15:12
#define XUSB_CFG_ARU_C11PAGESEL0_0_RSVD1_WOFFSET           0
#define XUSB_CFG_ARU_C11PAGESEL0_0_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP0_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL0_0_SSP0_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP0_RANGE              16:16
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP0_WOFFSET            0
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP0_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP0_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP0_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP1_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP1_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL0_0_SSP1_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP1_RANGE              17:17
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP1_WOFFSET            0
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP1_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP1_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP1_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP1_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP1_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP1_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP2_SHIFT               _MK_SHIFT_CONST(18)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP2_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL0_0_SSP2_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP2_RANGE              18:18
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP2_WOFFSET            0
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP2_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP2_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP2_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP2_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP2_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP2_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP3_SHIFT               _MK_SHIFT_CONST(19)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP3_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL0_0_SSP3_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP3_RANGE              19:19
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP3_WOFFSET            0
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP3_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP3_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP3_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP3_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP3_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL0_0_SSP3_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11PAGESEL0_0_RSVD2_SHIFT              _MK_SHIFT_CONST(20)
#define XUSB_CFG_ARU_C11PAGESEL0_0_RSVD2_FIELD             (_MK_SHIFT_CONST(0xfff) << XUSB_CFG_ARU_C11PAGESEL0_0_RSVD2_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL0_0_RSVD2_RANGE             31:20
#define XUSB_CFG_ARU_C11PAGESEL0_0_RSVD2_WOFFSET           0
#define XUSB_CFG_ARU_C11PAGESEL0_0_RSVD2_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0                         _MK_ADDR_CONST(0x00000404)
#define XUSB_CFG_ARU_C11PAGESEL1_0_SECURE                  0
#define XUSB_CFG_ARU_C11PAGESEL1_0_WORD_COUNT              1
#define XUSB_CFG_ARU_C11PAGESEL1_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_C11PAGESEL1_0_RESET_MASK              _MK_MASK_CONST(0xf3f300)
#define XUSB_CFG_ARU_C11PAGESEL1_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_C11PAGESEL1_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xf3f300)
#define XUSB_CFG_ARU_C11PAGESEL1_0_READ_MASK               _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_ARU_C11PAGESEL1_0_WRITE_MASK              _MK_MASK_CONST(0xf3f300)
#define XUSB_CFG_ARU_C11PAGESEL1_0_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_C11PAGESEL1_0_RSVD0_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CFG_ARU_C11PAGESEL1_0_RSVD0_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL1_0_RSVD0_RANGE             7:0
#define XUSB_CFG_ARU_C11PAGESEL1_0_RSVD0_WOFFSET           0
#define XUSB_CFG_ARU_C11PAGESEL1_0_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSB0_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSB0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL1_0_HSB0_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSB0_RANGE              8:8
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSB0_WOFFSET            0
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSB0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSB0_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSB0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSB0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSB0_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSB0_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSB1_SHIFT               _MK_SHIFT_CONST(9)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSB1_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL1_0_HSB1_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSB1_RANGE              9:9
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSB1_WOFFSET            0
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSB1_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSB1_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSB1_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSB1_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSB1_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSB1_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11PAGESEL1_0_RSVD1_SHIFT              _MK_SHIFT_CONST(10)
#define XUSB_CFG_ARU_C11PAGESEL1_0_RSVD1_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_CFG_ARU_C11PAGESEL1_0_RSVD1_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL1_0_RSVD1_RANGE             11:10
#define XUSB_CFG_ARU_C11PAGESEL1_0_RSVD1_WOFFSET           0
#define XUSB_CFG_ARU_C11PAGESEL1_0_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP0_SHIFT               _MK_SHIFT_CONST(12)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL1_0_HSP0_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP0_RANGE              12:12
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP0_WOFFSET            0
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP0_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP0_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP0_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP1_SHIFT               _MK_SHIFT_CONST(13)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP1_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL1_0_HSP1_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP1_RANGE              13:13
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP1_WOFFSET            0
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP1_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP1_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP1_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP1_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP1_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP1_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP2_SHIFT               _MK_SHIFT_CONST(14)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP2_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL1_0_HSP2_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP2_RANGE              14:14
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP2_WOFFSET            0
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP2_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP2_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP2_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP2_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP2_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP2_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP3_SHIFT               _MK_SHIFT_CONST(15)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP3_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL1_0_HSP3_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP3_RANGE              15:15
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP3_WOFFSET            0
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP3_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP3_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP3_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP3_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP3_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_HSP3_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSB0_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSB0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL1_0_FSB0_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSB0_RANGE              16:16
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSB0_WOFFSET            0
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSB0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSB0_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSB0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSB0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSB0_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSB0_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSB1_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSB1_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL1_0_FSB1_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSB1_RANGE              17:17
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSB1_WOFFSET            0
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSB1_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSB1_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSB1_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSB1_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSB1_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSB1_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11PAGESEL1_0_RSVD2_SHIFT              _MK_SHIFT_CONST(18)
#define XUSB_CFG_ARU_C11PAGESEL1_0_RSVD2_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_CFG_ARU_C11PAGESEL1_0_RSVD2_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL1_0_RSVD2_RANGE             19:18
#define XUSB_CFG_ARU_C11PAGESEL1_0_RSVD2_WOFFSET           0
#define XUSB_CFG_ARU_C11PAGESEL1_0_RSVD2_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP0_SHIFT               _MK_SHIFT_CONST(20)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL1_0_FSP0_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP0_RANGE              20:20
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP0_WOFFSET            0
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP0_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP0_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP0_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP1_SHIFT               _MK_SHIFT_CONST(21)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP1_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL1_0_FSP1_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP1_RANGE              21:21
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP1_WOFFSET            0
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP1_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP1_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP1_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP1_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP1_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP1_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP2_SHIFT               _MK_SHIFT_CONST(22)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP2_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL1_0_FSP2_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP2_RANGE              22:22
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP2_WOFFSET            0
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP2_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP2_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP2_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP2_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP2_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP2_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP3_SHIFT               _MK_SHIFT_CONST(23)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP3_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_C11PAGESEL1_0_FSP3_SHIFT)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP3_RANGE              23:23
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP3_WOFFSET            0
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP3_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP3_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP3_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP3_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP3_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11PAGESEL1_0_FSP3_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL0_0                         _MK_ADDR_CONST(0x00000408)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SECURE                  0
#define XUSB_CFG_ARU_PRIPAGESEL0_0_WORD_COUNT              1
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RESET_MASK              _MK_MASK_CONST(0xf0f01)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xf0f01)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_WRITE_MASK              _MK_MASK_CONST(0xf0f01)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RB_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RB_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL0_0_RB_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RB_RANGE                0:0
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RB_WOFFSET              0
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RB_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RB_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RB_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RB_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RB_DESEL                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RB_SEL                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RSVD0_SHIFT              _MK_SHIFT_CONST(1)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7f) << XUSB_CFG_ARU_PRIPAGESEL0_0_RSVD0_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RSVD0_RANGE             7:1
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RSVD0_WOFFSET           0
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB0_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL0_0_SSB0_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB0_RANGE              8:8
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB0_WOFFSET            0
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB0_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB0_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB0_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB1_SHIFT               _MK_SHIFT_CONST(9)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB1_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL0_0_SSB1_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB1_RANGE              9:9
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB1_WOFFSET            0
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB1_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB1_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB1_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB1_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB1_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB1_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB2_SHIFT               _MK_SHIFT_CONST(10)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB2_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL0_0_SSB2_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB2_RANGE              10:10
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB2_WOFFSET            0
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB2_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB2_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB2_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB2_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB2_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB2_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB3_SHIFT               _MK_SHIFT_CONST(11)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB3_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL0_0_SSB3_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB3_RANGE              11:11
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB3_WOFFSET            0
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB3_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB3_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB3_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB3_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB3_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSB3_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RSVD1_SHIFT              _MK_SHIFT_CONST(12)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RSVD1_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_PRIPAGESEL0_0_RSVD1_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RSVD1_RANGE             15:12
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RSVD1_WOFFSET           0
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP0_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL0_0_SSP0_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP0_RANGE              16:16
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP0_WOFFSET            0
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP0_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP0_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP0_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP1_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP1_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL0_0_SSP1_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP1_RANGE              17:17
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP1_WOFFSET            0
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP1_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP1_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP1_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP1_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP1_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP1_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP2_SHIFT               _MK_SHIFT_CONST(18)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP2_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL0_0_SSP2_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP2_RANGE              18:18
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP2_WOFFSET            0
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP2_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP2_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP2_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP2_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP2_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP2_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP3_SHIFT               _MK_SHIFT_CONST(19)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP3_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL0_0_SSP3_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP3_RANGE              19:19
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP3_WOFFSET            0
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP3_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP3_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP3_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP3_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP3_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_SSP3_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RSVD2_SHIFT              _MK_SHIFT_CONST(20)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RSVD2_FIELD             (_MK_SHIFT_CONST(0xfff) << XUSB_CFG_ARU_PRIPAGESEL0_0_RSVD2_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RSVD2_RANGE             31:20
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RSVD2_WOFFSET           0
#define XUSB_CFG_ARU_PRIPAGESEL0_0_RSVD2_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0                         _MK_ADDR_CONST(0x0000040C)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_SECURE                  0
#define XUSB_CFG_ARU_PRIPAGESEL1_0_WORD_COUNT              1
#define XUSB_CFG_ARU_PRIPAGESEL1_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_RESET_MASK              _MK_MASK_CONST(0xf3f300)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xf3f300)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_READ_MASK               _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_WRITE_MASK              _MK_MASK_CONST(0xf3f300)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_RSVD0_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CFG_ARU_PRIPAGESEL1_0_RSVD0_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_RSVD0_RANGE             7:0
#define XUSB_CFG_ARU_PRIPAGESEL1_0_RSVD0_WOFFSET           0
#define XUSB_CFG_ARU_PRIPAGESEL1_0_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSB0_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSB0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL1_0_HSB0_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSB0_RANGE              8:8
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSB0_WOFFSET            0
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSB0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSB0_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSB0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSB0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSB0_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSB0_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSB1_SHIFT               _MK_SHIFT_CONST(9)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSB1_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL1_0_HSB1_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSB1_RANGE              9:9
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSB1_WOFFSET            0
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSB1_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSB1_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSB1_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSB1_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSB1_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSB1_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_RSVD1_SHIFT              _MK_SHIFT_CONST(10)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_RSVD1_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_CFG_ARU_PRIPAGESEL1_0_RSVD1_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_RSVD1_RANGE             11:10
#define XUSB_CFG_ARU_PRIPAGESEL1_0_RSVD1_WOFFSET           0
#define XUSB_CFG_ARU_PRIPAGESEL1_0_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP0_SHIFT               _MK_SHIFT_CONST(12)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL1_0_HSP0_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP0_RANGE              12:12
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP0_WOFFSET            0
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP0_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP0_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP0_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP1_SHIFT               _MK_SHIFT_CONST(13)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP1_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL1_0_HSP1_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP1_RANGE              13:13
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP1_WOFFSET            0
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP1_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP1_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP1_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP1_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP1_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP1_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP2_SHIFT               _MK_SHIFT_CONST(14)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP2_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL1_0_HSP2_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP2_RANGE              14:14
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP2_WOFFSET            0
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP2_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP2_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP2_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP2_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP2_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP2_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP3_SHIFT               _MK_SHIFT_CONST(15)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP3_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL1_0_HSP3_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP3_RANGE              15:15
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP3_WOFFSET            0
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP3_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP3_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP3_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP3_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP3_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_HSP3_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSB0_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSB0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL1_0_FSB0_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSB0_RANGE              16:16
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSB0_WOFFSET            0
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSB0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSB0_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSB0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSB0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSB0_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSB0_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSB1_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSB1_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL1_0_FSB1_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSB1_RANGE              17:17
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSB1_WOFFSET            0
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSB1_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSB1_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSB1_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSB1_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSB1_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSB1_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_RSVD2_SHIFT              _MK_SHIFT_CONST(18)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_RSVD2_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_CFG_ARU_PRIPAGESEL1_0_RSVD2_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_RSVD2_RANGE             19:18
#define XUSB_CFG_ARU_PRIPAGESEL1_0_RSVD2_WOFFSET           0
#define XUSB_CFG_ARU_PRIPAGESEL1_0_RSVD2_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP0_SHIFT               _MK_SHIFT_CONST(20)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL1_0_FSP0_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP0_RANGE              20:20
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP0_WOFFSET            0
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP0_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP0_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP0_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP1_SHIFT               _MK_SHIFT_CONST(21)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP1_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL1_0_FSP1_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP1_RANGE              21:21
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP1_WOFFSET            0
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP1_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP1_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP1_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP1_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP1_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP1_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP2_SHIFT               _MK_SHIFT_CONST(22)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP2_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL1_0_FSP2_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP2_RANGE              22:22
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP2_WOFFSET            0
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP2_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP2_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP2_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP2_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP2_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP2_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP3_SHIFT               _MK_SHIFT_CONST(23)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP3_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PRIPAGESEL1_0_FSP3_SHIFT)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP3_RANGE              23:23
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP3_WOFFSET            0
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP3_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP3_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP3_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP3_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP3_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PRIPAGESEL1_0_FSP3_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL0_0                         _MK_ADDR_CONST(0x00000410)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SECURE                  0
#define XUSB_CFG_ARU_CSBPAGESEL0_0_WORD_COUNT              1
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RESET_MASK              _MK_MASK_CONST(0xf0f01)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xf0f01)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_WRITE_MASK              _MK_MASK_CONST(0xf0f01)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RB_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RB_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL0_0_RB_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RB_RANGE                0:0
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RB_WOFFSET              0
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RB_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RB_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RB_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RB_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RB_DESEL                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RB_SEL                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RSVD0_SHIFT              _MK_SHIFT_CONST(1)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7f) << XUSB_CFG_ARU_CSBPAGESEL0_0_RSVD0_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RSVD0_RANGE             7:1
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RSVD0_WOFFSET           0
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB0_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL0_0_SSB0_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB0_RANGE              8:8
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB0_WOFFSET            0
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB0_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB0_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB0_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB1_SHIFT               _MK_SHIFT_CONST(9)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB1_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL0_0_SSB1_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB1_RANGE              9:9
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB1_WOFFSET            0
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB1_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB1_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB1_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB1_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB1_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB1_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB2_SHIFT               _MK_SHIFT_CONST(10)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB2_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL0_0_SSB2_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB2_RANGE              10:10
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB2_WOFFSET            0
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB2_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB2_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB2_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB2_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB2_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB2_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB3_SHIFT               _MK_SHIFT_CONST(11)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB3_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL0_0_SSB3_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB3_RANGE              11:11
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB3_WOFFSET            0
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB3_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB3_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB3_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB3_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB3_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSB3_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RSVD1_SHIFT              _MK_SHIFT_CONST(12)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RSVD1_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CSBPAGESEL0_0_RSVD1_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RSVD1_RANGE             15:12
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RSVD1_WOFFSET           0
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP0_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL0_0_SSP0_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP0_RANGE              16:16
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP0_WOFFSET            0
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP0_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP0_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP0_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP1_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP1_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL0_0_SSP1_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP1_RANGE              17:17
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP1_WOFFSET            0
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP1_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP1_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP1_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP1_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP1_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP1_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP2_SHIFT               _MK_SHIFT_CONST(18)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP2_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL0_0_SSP2_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP2_RANGE              18:18
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP2_WOFFSET            0
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP2_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP2_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP2_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP2_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP2_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP2_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP3_SHIFT               _MK_SHIFT_CONST(19)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP3_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL0_0_SSP3_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP3_RANGE              19:19
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP3_WOFFSET            0
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP3_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP3_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP3_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP3_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP3_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_SSP3_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RSVD2_SHIFT              _MK_SHIFT_CONST(20)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RSVD2_FIELD             (_MK_SHIFT_CONST(0xfff) << XUSB_CFG_ARU_CSBPAGESEL0_0_RSVD2_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RSVD2_RANGE             31:20
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RSVD2_WOFFSET           0
#define XUSB_CFG_ARU_CSBPAGESEL0_0_RSVD2_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0                         _MK_ADDR_CONST(0x00000414)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_SECURE                  0
#define XUSB_CFG_ARU_CSBPAGESEL1_0_WORD_COUNT              1
#define XUSB_CFG_ARU_CSBPAGESEL1_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_RESET_MASK              _MK_MASK_CONST(0xf3f300)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xf3f300)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_READ_MASK               _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_WRITE_MASK              _MK_MASK_CONST(0xf3f300)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_RSVD0_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CFG_ARU_CSBPAGESEL1_0_RSVD0_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_RSVD0_RANGE             7:0
#define XUSB_CFG_ARU_CSBPAGESEL1_0_RSVD0_WOFFSET           0
#define XUSB_CFG_ARU_CSBPAGESEL1_0_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSB0_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSB0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL1_0_HSB0_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSB0_RANGE              8:8
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSB0_WOFFSET            0
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSB0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSB0_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSB0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSB0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSB0_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSB0_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSB1_SHIFT               _MK_SHIFT_CONST(9)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSB1_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL1_0_HSB1_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSB1_RANGE              9:9
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSB1_WOFFSET            0
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSB1_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSB1_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSB1_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSB1_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSB1_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSB1_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_RSVD1_SHIFT              _MK_SHIFT_CONST(10)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_RSVD1_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_CFG_ARU_CSBPAGESEL1_0_RSVD1_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_RSVD1_RANGE             11:10
#define XUSB_CFG_ARU_CSBPAGESEL1_0_RSVD1_WOFFSET           0
#define XUSB_CFG_ARU_CSBPAGESEL1_0_RSVD1_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP0_SHIFT               _MK_SHIFT_CONST(12)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL1_0_HSP0_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP0_RANGE              12:12
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP0_WOFFSET            0
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP0_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP0_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP0_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP1_SHIFT               _MK_SHIFT_CONST(13)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP1_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL1_0_HSP1_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP1_RANGE              13:13
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP1_WOFFSET            0
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP1_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP1_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP1_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP1_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP1_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP1_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP2_SHIFT               _MK_SHIFT_CONST(14)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP2_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL1_0_HSP2_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP2_RANGE              14:14
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP2_WOFFSET            0
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP2_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP2_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP2_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP2_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP2_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP2_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP3_SHIFT               _MK_SHIFT_CONST(15)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP3_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL1_0_HSP3_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP3_RANGE              15:15
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP3_WOFFSET            0
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP3_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP3_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP3_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP3_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP3_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_HSP3_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSB0_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSB0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL1_0_FSB0_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSB0_RANGE              16:16
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSB0_WOFFSET            0
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSB0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSB0_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSB0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSB0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSB0_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSB0_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSB1_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSB1_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL1_0_FSB1_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSB1_RANGE              17:17
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSB1_WOFFSET            0
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSB1_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSB1_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSB1_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSB1_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSB1_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSB1_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_RSVD2_SHIFT              _MK_SHIFT_CONST(18)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_RSVD2_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_CFG_ARU_CSBPAGESEL1_0_RSVD2_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_RSVD2_RANGE             19:18
#define XUSB_CFG_ARU_CSBPAGESEL1_0_RSVD2_WOFFSET           0
#define XUSB_CFG_ARU_CSBPAGESEL1_0_RSVD2_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP0_SHIFT               _MK_SHIFT_CONST(20)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP0_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL1_0_FSP0_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP0_RANGE              20:20
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP0_WOFFSET            0
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP0_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP0_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP0_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP1_SHIFT               _MK_SHIFT_CONST(21)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP1_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL1_0_FSP1_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP1_RANGE              21:21
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP1_WOFFSET            0
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP1_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP1_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP1_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP1_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP1_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP1_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP2_SHIFT               _MK_SHIFT_CONST(22)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP2_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL1_0_FSP2_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP2_RANGE              22:22
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP2_WOFFSET            0
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP2_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP2_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP2_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP2_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP2_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP2_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP3_SHIFT               _MK_SHIFT_CONST(23)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP3_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CSBPAGESEL1_0_FSP3_SHIFT)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP3_RANGE              23:23
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP3_WOFFSET            0
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP3_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP3_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP3_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP3_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP3_DESEL              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CSBPAGESEL1_0_FSP3_SEL                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_C11_CSBRANGE_0                        _MK_ADDR_CONST(0x0000041C)
#define XUSB_CFG_ARU_C11_CSBRANGE_0_SECURE                 0
#define XUSB_CFG_ARU_C11_CSBRANGE_0_WORD_COUNT             1
#define XUSB_CFG_ARU_C11_CSBRANGE_0_RESET_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_C11_CSBRANGE_0_RESET_MASK             _MK_MASK_CONST(0x7fff)
#define XUSB_CFG_ARU_C11_CSBRANGE_0_SW_DEFAULT_VAL         _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_C11_CSBRANGE_0_SW_DEFAULT_MASK        _MK_MASK_CONST(0x7fff)
#define XUSB_CFG_ARU_C11_CSBRANGE_0_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_C11_CSBRANGE_0_WRITE_MASK             _MK_MASK_CONST(0x7fff)
#define XUSB_CFG_ARU_C11_CSBRANGE_0_MSB_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_C11_CSBRANGE_0_MSB_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_CFG_ARU_C11_CSBRANGE_0_MSB_SHIFT)
#define XUSB_CFG_ARU_C11_CSBRANGE_0_MSB_RANGE              14:0
#define XUSB_CFG_ARU_C11_CSBRANGE_0_MSB_WOFFSET            0
#define XUSB_CFG_ARU_C11_CSBRANGE_0_MSB_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11_CSBRANGE_0_MSB_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_CFG_ARU_C11_CSBRANGE_0_MSB_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_C11_CSBRANGE_0_MSB_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_CFG_ARU_C11_CSBRANGE_0_MSB_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_C11_CSBRANGE_0_RSVD0_SHIFT             _MK_SHIFT_CONST(15)
#define XUSB_CFG_ARU_C11_CSBRANGE_0_RSVD0_FIELD            (_MK_SHIFT_CONST(0x1ffff) << XUSB_CFG_ARU_C11_CSBRANGE_0_RSVD0_SHIFT)
#define XUSB_CFG_ARU_C11_CSBRANGE_0_RSVD0_RANGE            31:15
#define XUSB_CFG_ARU_C11_CSBRANGE_0_RSVD0_WOFFSET          0
#define XUSB_CFG_ARU_C11_CSBRANGE_0_RSVD0_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_DBMOD_0                               _MK_ADDR_CONST(0x00000420)
#define XUSB_CFG_ARU_DBMOD_0_SECURE                        0
#define XUSB_CFG_ARU_DBMOD_0_WORD_COUNT                    1
#define XUSB_CFG_ARU_DBMOD_0_RESET_VAL                     _MK_MASK_CONST(0x404)
#define XUSB_CFG_ARU_DBMOD_0_RESET_MASK                    _MK_MASK_CONST(0xff0f)
#define XUSB_CFG_ARU_DBMOD_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x404)
#define XUSB_CFG_ARU_DBMOD_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0xff0f)
#define XUSB_CFG_ARU_DBMOD_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_DBMOD_0_WRITE_MASK                    _MK_MASK_CONST(0xff0f)
#define XUSB_CFG_ARU_DBMOD_0_NUMWRITES_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_DBMOD_0_NUMWRITES_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_DBMOD_0_NUMWRITES_SHIFT)
#define XUSB_CFG_ARU_DBMOD_0_NUMWRITES_RANGE               3:0
#define XUSB_CFG_ARU_DBMOD_0_NUMWRITES_WOFFSET             0
#define XUSB_CFG_ARU_DBMOD_0_NUMWRITES_DEFAULT             (_MK_MASK_CONST(0x00000004)
#define XUSB_CFG_ARU_DBMOD_0_NUMWRITES_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_DBMOD_0_NUMWRITES_SW_DEFAULT          (_MK_MASK_CONST(0x00000004)
#define XUSB_CFG_ARU_DBMOD_0_NUMWRITES_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_DBMOD_0_NUMWRITES_INIT                _MK_ENUM_CONST(0x00000004)
#define XUSB_CFG_ARU_DBMOD_0_RSVD0_SHIFT                    _MK_SHIFT_CONST(4)
#define XUSB_CFG_ARU_DBMOD_0_RSVD0_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_DBMOD_0_RSVD0_SHIFT)
#define XUSB_CFG_ARU_DBMOD_0_RSVD0_RANGE                   7:4
#define XUSB_CFG_ARU_DBMOD_0_RSVD0_WOFFSET                 0
#define XUSB_CFG_ARU_DBMOD_0_RSVD0_00                      _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_DBMOD_0_MODI_SHIFT                     _MK_SHIFT_CONST(8)
#define XUSB_CFG_ARU_DBMOD_0_MODI_FIELD                    (_MK_SHIFT_CONST(0xff) << XUSB_CFG_ARU_DBMOD_0_MODI_SHIFT)
#define XUSB_CFG_ARU_DBMOD_0_MODI_RANGE                    15:8
#define XUSB_CFG_ARU_DBMOD_0_MODI_WOFFSET                  0
#define XUSB_CFG_ARU_DBMOD_0_MODI_DEFAULT                  (_MK_MASK_CONST(0x00000004)
#define XUSB_CFG_ARU_DBMOD_0_MODI_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_DBMOD_0_MODI_SW_DEFAULT               (_MK_MASK_CONST(0x00000004)
#define XUSB_CFG_ARU_DBMOD_0_MODI_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_DBMOD_0_MODI_INIT                     _MK_ENUM_CONST(0x00000004)
#define XUSB_CFG_ARU_DBMOD_0_MODC_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_DBMOD_0_MODC_FIELD                    (_MK_SHIFT_CONST(0xff) << XUSB_CFG_ARU_DBMOD_0_MODC_SHIFT)
#define XUSB_CFG_ARU_DBMOD_0_MODC_RANGE                    23:16
#define XUSB_CFG_ARU_DBMOD_0_MODC_WOFFSET                  0
#define XUSB_CFG_ARU_DBMOD_0_RSVD1_SHIFT                    _MK_SHIFT_CONST(24)
#define XUSB_CFG_ARU_DBMOD_0_RSVD1_FIELD                   (_MK_SHIFT_CONST(0xff) << XUSB_CFG_ARU_DBMOD_0_RSVD1_SHIFT)
#define XUSB_CFG_ARU_DBMOD_0_RSVD1_RANGE                   31:24
#define XUSB_CFG_ARU_DBMOD_0_RSVD1_WOFFSET                 0
#define XUSB_CFG_ARU_DBMOD_0_RSVD1_00                      _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CYA_0                                 _MK_ADDR_CONST(0x00000424)
#define XUSB_CFG_ARU_CYA_0_SECURE                          0
#define XUSB_CFG_ARU_CYA_0_WORD_COUNT                      1
#define XUSB_CFG_ARU_CYA_0_RESET_VAL                       _MK_MASK_CONST(0xa)
#define XUSB_CFG_ARU_CYA_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CYA_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0xa)
#define XUSB_CFG_ARU_CYA_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CYA_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_CYA_0_WRITE_MASK                      _MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CYA_0_EMU_HOLES_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_CYA_0_EMU_HOLES_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CYA_0_EMU_HOLES_SHIFT)
#define XUSB_CFG_ARU_CYA_0_EMU_HOLES_RANGE                 0:0
#define XUSB_CFG_ARU_CYA_0_EMU_HOLES_WOFFSET               0
#define XUSB_CFG_ARU_CYA_0_EMU_HOLES_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CYA_0_EMU_HOLES_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CYA_0_EMU_HOLES_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CYA_0_EMU_HOLES_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CYA_0_EMU_HOLES_FALSE                 _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CYA_0_EMU_HOLES_TRUE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CYA_0_EMU_EREGS_SHIFT                  _MK_SHIFT_CONST(1)
#define XUSB_CFG_ARU_CYA_0_EMU_EREGS_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CYA_0_EMU_EREGS_SHIFT)
#define XUSB_CFG_ARU_CYA_0_EMU_EREGS_RANGE                 1:1
#define XUSB_CFG_ARU_CYA_0_EMU_EREGS_WOFFSET               0
#define XUSB_CFG_ARU_CYA_0_EMU_EREGS_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_ARU_CYA_0_EMU_EREGS_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CYA_0_EMU_EREGS_SW_DEFAULT            (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_ARU_CYA_0_EMU_EREGS_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CYA_0_EMU_EREGS_TRUE                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CYA_0_EMU_EREGS_FALSE                 _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CYA_0_EMU_BAR0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_CFG_ARU_CYA_0_EMU_BAR0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CYA_0_EMU_BAR0_SHIFT)
#define XUSB_CFG_ARU_CYA_0_EMU_BAR0_RANGE                  2:2
#define XUSB_CFG_ARU_CYA_0_EMU_BAR0_WOFFSET                0
#define XUSB_CFG_ARU_CYA_0_EMU_BAR0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CYA_0_EMU_BAR0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CYA_0_EMU_BAR0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CYA_0_EMU_BAR0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CYA_0_EMU_BAR0_TRUE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CYA_0_EMU_BAR0_FALSE                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CYA_0_HCRST_SMI_SHIFT                  _MK_SHIFT_CONST(3)
#define XUSB_CFG_ARU_CYA_0_HCRST_SMI_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CYA_0_HCRST_SMI_SHIFT)
#define XUSB_CFG_ARU_CYA_0_HCRST_SMI_RANGE                 3:3
#define XUSB_CFG_ARU_CYA_0_HCRST_SMI_WOFFSET               0
#define XUSB_CFG_ARU_CYA_0_HCRST_SMI_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_ARU_CYA_0_HCRST_SMI_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CYA_0_HCRST_SMI_SW_DEFAULT            (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_ARU_CYA_0_HCRST_SMI_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CYA_0_HCRST_SMI_TRUE                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_CYA_0_HCRST_SMI_FALSE                 _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CYA_0_RSVD0_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_CFG_ARU_CYA_0_RSVD0_FIELD                     (_MK_SHIFT_CONST(0xfffffff) << XUSB_CFG_ARU_CYA_0_RSVD0_SHIFT)
#define XUSB_CFG_ARU_CYA_0_RSVD0_RANGE                     31:4
#define XUSB_CFG_ARU_CYA_0_RSVD0_WOFFSET                   0
#define XUSB_CFG_ARU_CYA_0_RSVD0_00                        _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_SMI_0                                 _MK_ADDR_CONST(0x00000428)
#define XUSB_CFG_ARU_SMI_0_SECURE                          0
#define XUSB_CFG_ARU_SMI_0_WORD_COUNT                      1
#define XUSB_CFG_ARU_SMI_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_SMI_0_RESET_MASK                      _MK_MASK_CONST(0x1f)
#define XUSB_CFG_ARU_SMI_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_SMI_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define XUSB_CFG_ARU_SMI_0_READ_MASK                       _MK_MASK_CONST(0x1f)
#define XUSB_CFG_ARU_SMI_0_WRITE_MASK                      _MK_MASK_CONST(0x1f)
#define XUSB_CFG_ARU_SMI_0_LEGSUP_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_SMI_0_LEGSUP_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_SMI_0_LEGSUP_SHIFT)
#define XUSB_CFG_ARU_SMI_0_LEGSUP_RANGE                    0:0
#define XUSB_CFG_ARU_SMI_0_LEGSUP_WOFFSET                  0
#define XUSB_CFG_ARU_SMI_0_LEGSUP_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_SMI_0_LEGSUP_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_SMI_0_LEGSUP_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_SMI_0_LEGSUP_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_SMI_0_LEGSUP_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_SMI_0_LEGSUP_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_SMI_0_LEGSUP_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_SMI_0_FW_HANG_SHIFT                    _MK_SHIFT_CONST(1)
#define XUSB_CFG_ARU_SMI_0_FW_HANG_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_SMI_0_FW_HANG_SHIFT)
#define XUSB_CFG_ARU_SMI_0_FW_HANG_RANGE                   1:1
#define XUSB_CFG_ARU_SMI_0_FW_HANG_WOFFSET                 0
#define XUSB_CFG_ARU_SMI_0_FW_HANG_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_SMI_0_FW_HANG_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_SMI_0_FW_HANG_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_SMI_0_FW_HANG_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_SMI_0_FW_HANG_FALSE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_SMI_0_FW_HANG_TRUE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_SMI_0_FW_HANG_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_SMI_0_KBD_EMU_SHIFT                    _MK_SHIFT_CONST(2)
#define XUSB_CFG_ARU_SMI_0_KBD_EMU_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_SMI_0_KBD_EMU_SHIFT)
#define XUSB_CFG_ARU_SMI_0_KBD_EMU_RANGE                   2:2
#define XUSB_CFG_ARU_SMI_0_KBD_EMU_WOFFSET                 0
#define XUSB_CFG_ARU_SMI_0_KBD_EMU_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_SMI_0_KBD_EMU_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_SMI_0_KBD_EMU_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_SMI_0_KBD_EMU_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_SMI_0_KBD_EMU_FALSE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_SMI_0_KBD_EMU_TRUE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_SMI_0_KBD_EMU_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_SMI_0_MAILBOX_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_CFG_ARU_SMI_0_MAILBOX_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_SMI_0_MAILBOX_SHIFT)
#define XUSB_CFG_ARU_SMI_0_MAILBOX_RANGE                   3:3
#define XUSB_CFG_ARU_SMI_0_MAILBOX_WOFFSET                 0
#define XUSB_CFG_ARU_SMI_0_MAILBOX_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_SMI_0_MAILBOX_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_SMI_0_MAILBOX_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_SMI_0_MAILBOX_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_SMI_0_MAILBOX_FALSE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_SMI_0_MAILBOX_TRUE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_SMI_0_MAILBOX_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_SMI_0_HCRST_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_CFG_ARU_SMI_0_HCRST_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_SMI_0_HCRST_SHIFT)
#define XUSB_CFG_ARU_SMI_0_HCRST_RANGE                     4:4
#define XUSB_CFG_ARU_SMI_0_HCRST_WOFFSET                   0
#define XUSB_CFG_ARU_SMI_0_HCRST_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_SMI_0_HCRST_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_SMI_0_HCRST_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_SMI_0_HCRST_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_SMI_0_HCRST_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_SMI_0_HCRST_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_SMI_0_HCRST_CLEAR                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_RST_0                                 _MK_ADDR_CONST(0x0000042C)
#define XUSB_CFG_ARU_RST_0_SECURE                          0
#define XUSB_CFG_ARU_RST_0_WORD_COUNT                      1
#define XUSB_CFG_ARU_RST_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_RST_0_RESET_MASK                      _MK_MASK_CONST(0x7)
#define XUSB_CFG_ARU_RST_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_RST_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define XUSB_CFG_ARU_RST_0_READ_MASK                       _MK_MASK_CONST(0x7)
#define XUSB_CFG_ARU_RST_0_WRITE_MASK                      _MK_MASK_CONST(0x7)
#define XUSB_CFG_ARU_RST_0_CFGRST_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_RST_0_CFGRST_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_RST_0_CFGRST_SHIFT)
#define XUSB_CFG_ARU_RST_0_CFGRST_RANGE                    0:0
#define XUSB_CFG_ARU_RST_0_CFGRST_WOFFSET                  0
#define XUSB_CFG_ARU_RST_0_CFGRST_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_RST_0_CFGRST_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_RST_0_CFGRST_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_RST_0_CFGRST_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_RST_0_CFGRST_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_RST_0_CFGRST_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_RST_0_CFGRST_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_RST_0_CYA_DMAIDLE_SHIFT                _MK_SHIFT_CONST(1)
#define XUSB_CFG_ARU_RST_0_CYA_DMAIDLE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_RST_0_CYA_DMAIDLE_SHIFT)
#define XUSB_CFG_ARU_RST_0_CYA_DMAIDLE_RANGE               1:1
#define XUSB_CFG_ARU_RST_0_CYA_DMAIDLE_WOFFSET             0
#define XUSB_CFG_ARU_RST_0_CYA_DMAIDLE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_RST_0_CYA_DMAIDLE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_RST_0_CYA_DMAIDLE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_RST_0_CYA_DMAIDLE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_RST_0_CYA_DMAIDLE_WAIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_RST_0_CYA_DMAIDLE_FORCE               _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_RST_0_CYA_RESET_AUX_SHIFT              _MK_SHIFT_CONST(2)
#define XUSB_CFG_ARU_RST_0_CYA_RESET_AUX_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_RST_0_CYA_RESET_AUX_SHIFT)
#define XUSB_CFG_ARU_RST_0_CYA_RESET_AUX_RANGE             2:2
#define XUSB_CFG_ARU_RST_0_CYA_RESET_AUX_WOFFSET           0
#define XUSB_CFG_ARU_RST_0_CYA_RESET_AUX_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_RST_0_CYA_RESET_AUX_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_RST_0_CYA_RESET_AUX_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_RST_0_CYA_RESET_AUX_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_RST_0_CYA_RESET_AUX_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_RSTCNT_0                              _MK_ADDR_CONST(0x00000430)
#define XUSB_CFG_ARU_RSTCNT_0_SECURE                       0
#define XUSB_CFG_ARU_RSTCNT_0_WORD_COUNT                   1
#define XUSB_CFG_ARU_RSTCNT_0_RESET_VAL                    _MK_MASK_CONST(0x10)
#define XUSB_CFG_ARU_RSTCNT_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_RSTCNT_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x10)
#define XUSB_CFG_ARU_RSTCNT_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_RSTCNT_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_RSTCNT_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_RSTCNT_0_CFGRST_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_RSTCNT_0_CFGRST_FIELD                 (_MK_SHIFT_CONST(0xff) << XUSB_CFG_ARU_RSTCNT_0_CFGRST_SHIFT)
#define XUSB_CFG_ARU_RSTCNT_0_CFGRST_RANGE                 7:0
#define XUSB_CFG_ARU_RSTCNT_0_CFGRST_WOFFSET               0
#define XUSB_CFG_ARU_RSTCNT_0_CFGRST_DEFAULT               (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_ARU_RSTCNT_0_CFGRST_DEFAULT_MASK          (_MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_RSTCNT_0_CFGRST_SW_DEFAULT            (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_ARU_RSTCNT_0_CFGRST_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_RSTCNT_0_CFGRST_INIT                  _MK_ENUM_CONST(0x00000010)
#define XUSB_CFG_ARU_MISC_0                                _MK_ADDR_CONST(0x00000434)
#define XUSB_CFG_ARU_MISC_0_SECURE                         0
#define XUSB_CFG_ARU_MISC_0_WORD_COUNT                     1
#define XUSB_CFG_ARU_MISC_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_MISC_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_MISC_0_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_MISC_0_SW_DEFAULT_MASK                _MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_MISC_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_MISC_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_MISC_0_KBDEMU_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_MISC_0_KBDEMU_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_MISC_0_KBDEMU_SHIFT)
#define XUSB_CFG_ARU_MISC_0_KBDEMU_RANGE                   0:0
#define XUSB_CFG_ARU_MISC_0_KBDEMU_WOFFSET                 0
#define XUSB_CFG_ARU_MISC_0_KBDEMU_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_MISC_0_KBDEMU_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_MISC_0_KBDEMU_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_MISC_0_KBDEMU_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_MISC_0_KBDEMU_DIS                     _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_MISC_0_KBDEMU_EN                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_IDLE_0                                _MK_ADDR_CONST(0x00000438)
#define XUSB_CFG_ARU_IDLE_0_SECURE                         0
#define XUSB_CFG_ARU_IDLE_0_WORD_COUNT                     1
#define XUSB_CFG_ARU_IDLE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_IDLE_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_IDLE_0_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_IDLE_0_SW_DEFAULT_MASK                _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_IDLE_0_READ_MASK                      _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_ARU_IDLE_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_IDLE_0_MEMPOOL_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_IDLE_0_MEMPOOL_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_MEMPOOL_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_MEMPOOL_RANGE                  0:0
#define XUSB_CFG_ARU_IDLE_0_MEMPOOL_WOFFSET                0
#define XUSB_CFG_ARU_IDLE_0_EVENTQ_SHIFT                    _MK_SHIFT_CONST(1)
#define XUSB_CFG_ARU_IDLE_0_EVENTQ_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_EVENTQ_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_EVENTQ_RANGE                   1:1
#define XUSB_CFG_ARU_IDLE_0_EVENTQ_WOFFSET                 0
#define XUSB_CFG_ARU_IDLE_0_FALCON_SHIFT                    _MK_SHIFT_CONST(2)
#define XUSB_CFG_ARU_IDLE_0_FALCON_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_FALCON_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_FALCON_RANGE                   2:2
#define XUSB_CFG_ARU_IDLE_0_FALCON_WOFFSET                 0
#define XUSB_CFG_ARU_IDLE_0_PIC_SHIFT                       _MK_SHIFT_CONST(3)
#define XUSB_CFG_ARU_IDLE_0_PIC_FIELD                      (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_PIC_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_PIC_RANGE                      3:3
#define XUSB_CFG_ARU_IDLE_0_PIC_WOFFSET                    0
#define XUSB_CFG_ARU_IDLE_0_SSBI0_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_CFG_ARU_IDLE_0_SSBI0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_SSBI0_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_SSBI0_RANGE                    4:4
#define XUSB_CFG_ARU_IDLE_0_SSBI0_WOFFSET                  0
#define XUSB_CFG_ARU_IDLE_0_SSBI1_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_CFG_ARU_IDLE_0_SSBI1_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_SSBI1_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_SSBI1_RANGE                    5:5
#define XUSB_CFG_ARU_IDLE_0_SSBI1_WOFFSET                  0
#define XUSB_CFG_ARU_IDLE_0_SSBI2_SHIFT                     _MK_SHIFT_CONST(6)
#define XUSB_CFG_ARU_IDLE_0_SSBI2_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_SSBI2_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_SSBI2_RANGE                    6:6
#define XUSB_CFG_ARU_IDLE_0_SSBI2_WOFFSET                  0
#define XUSB_CFG_ARU_IDLE_0_DBC_BI_SHIFT                    _MK_SHIFT_CONST(7)
#define XUSB_CFG_ARU_IDLE_0_DBC_BI_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_DBC_BI_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_DBC_BI_RANGE                   7:7
#define XUSB_CFG_ARU_IDLE_0_DBC_BI_WOFFSET                 0
#define XUSB_CFG_ARU_IDLE_0_SSPI0_SHIFT                     _MK_SHIFT_CONST(8)
#define XUSB_CFG_ARU_IDLE_0_SSPI0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_SSPI0_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_SSPI0_RANGE                    8:8
#define XUSB_CFG_ARU_IDLE_0_SSPI0_WOFFSET                  0
#define XUSB_CFG_ARU_IDLE_0_SSPI1_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_CFG_ARU_IDLE_0_SSPI1_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_SSPI1_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_SSPI1_RANGE                    9:9
#define XUSB_CFG_ARU_IDLE_0_SSPI1_WOFFSET                  0
#define XUSB_CFG_ARU_IDLE_0_SSPI2_SHIFT                     _MK_SHIFT_CONST(10)
#define XUSB_CFG_ARU_IDLE_0_SSPI2_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_SSPI2_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_SSPI2_RANGE                    10:10
#define XUSB_CFG_ARU_IDLE_0_SSPI2_WOFFSET                  0
#define XUSB_CFG_ARU_IDLE_0_SSPI3_SHIFT                     _MK_SHIFT_CONST(11)
#define XUSB_CFG_ARU_IDLE_0_SSPI3_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_SSPI3_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_SSPI3_RANGE                    11:11
#define XUSB_CFG_ARU_IDLE_0_SSPI3_WOFFSET                  0
#define XUSB_CFG_ARU_IDLE_0_HSBI0_SHIFT                     _MK_SHIFT_CONST(12)
#define XUSB_CFG_ARU_IDLE_0_HSBI0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_HSBI0_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_HSBI0_RANGE                    12:12
#define XUSB_CFG_ARU_IDLE_0_HSBI0_WOFFSET                  0
#define XUSB_CFG_ARU_IDLE_0_HSBI1_SHIFT                     _MK_SHIFT_CONST(13)
#define XUSB_CFG_ARU_IDLE_0_HSBI1_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_HSBI1_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_HSBI1_RANGE                    13:13
#define XUSB_CFG_ARU_IDLE_0_HSBI1_WOFFSET                  0
#define XUSB_CFG_ARU_IDLE_0_HSPI0_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_CFG_ARU_IDLE_0_HSPI0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_HSPI0_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_HSPI0_RANGE                    14:14
#define XUSB_CFG_ARU_IDLE_0_HSPI0_WOFFSET                  0
#define XUSB_CFG_ARU_IDLE_0_HSPI1_SHIFT                     _MK_SHIFT_CONST(15)
#define XUSB_CFG_ARU_IDLE_0_HSPI1_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_HSPI1_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_HSPI1_RANGE                    15:15
#define XUSB_CFG_ARU_IDLE_0_HSPI1_WOFFSET                  0
#define XUSB_CFG_ARU_IDLE_0_FSBI0_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_IDLE_0_FSBI0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_FSBI0_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_FSBI0_RANGE                    16:16
#define XUSB_CFG_ARU_IDLE_0_FSBI0_WOFFSET                  0
#define XUSB_CFG_ARU_IDLE_0_FSBI1_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_CFG_ARU_IDLE_0_FSBI1_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_FSBI1_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_FSBI1_RANGE                    17:17
#define XUSB_CFG_ARU_IDLE_0_FSBI1_WOFFSET                  0
#define XUSB_CFG_ARU_IDLE_0_FSPI0_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_CFG_ARU_IDLE_0_FSPI0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_FSPI0_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_FSPI0_RANGE                    18:18
#define XUSB_CFG_ARU_IDLE_0_FSPI0_WOFFSET                  0
#define XUSB_CFG_ARU_IDLE_0_FSPI1_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_CFG_ARU_IDLE_0_FSPI1_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_FSPI1_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_FSPI1_RANGE                    19:19
#define XUSB_CFG_ARU_IDLE_0_FSPI1_WOFFSET                  0
#define XUSB_CFG_ARU_IDLE_0_NVWRAP_HS_SHIFT                 _MK_SHIFT_CONST(20)
#define XUSB_CFG_ARU_IDLE_0_NVWRAP_HS_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_NVWRAP_HS_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_NVWRAP_HS_RANGE                20:20
#define XUSB_CFG_ARU_IDLE_0_NVWRAP_HS_WOFFSET              0
#define XUSB_CFG_ARU_IDLE_0_NVWRAP_FS_SHIFT                 _MK_SHIFT_CONST(21)
#define XUSB_CFG_ARU_IDLE_0_NVWRAP_FS_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_NVWRAP_FS_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_NVWRAP_FS_RANGE                21:21
#define XUSB_CFG_ARU_IDLE_0_NVWRAP_FS_WOFFSET              0
#define XUSB_CFG_ARU_IDLE_0_ICUSB0_SHIFT                    _MK_SHIFT_CONST(22)
#define XUSB_CFG_ARU_IDLE_0_ICUSB0_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_ICUSB0_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_ICUSB0_RANGE                   22:22
#define XUSB_CFG_ARU_IDLE_0_ICUSB0_WOFFSET                 0
#define XUSB_CFG_ARU_IDLE_0_ICUSB1_SHIFT                    _MK_SHIFT_CONST(23)
#define XUSB_CFG_ARU_IDLE_0_ICUSB1_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_ICUSB1_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_ICUSB1_RANGE                   23:23
#define XUSB_CFG_ARU_IDLE_0_ICUSB1_WOFFSET                 0
#define XUSB_CFG_ARU_IDLE_0_HSIC0_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_CFG_ARU_IDLE_0_HSIC0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_HSIC0_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_HSIC0_RANGE                    24:24
#define XUSB_CFG_ARU_IDLE_0_HSIC0_WOFFSET                  0
#define XUSB_CFG_ARU_IDLE_0_HSIC1_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_CFG_ARU_IDLE_0_HSIC1_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_HSIC1_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_HSIC1_RANGE                    25:25
#define XUSB_CFG_ARU_IDLE_0_HSIC1_WOFFSET                  0
#define XUSB_CFG_ARU_IDLE_0_ULPI0_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_CFG_ARU_IDLE_0_ULPI0_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_ULPI0_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_ULPI0_RANGE                    26:26
#define XUSB_CFG_ARU_IDLE_0_ULPI0_WOFFSET                  0
#define XUSB_CFG_ARU_IDLE_0_ULPI1_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_CFG_ARU_IDLE_0_ULPI1_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_ULPI1_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_ULPI1_RANGE                    27:27
#define XUSB_CFG_ARU_IDLE_0_ULPI1_WOFFSET                  0
#define XUSB_CFG_ARU_IDLE_0_NULLULPI0_SHIFT                 _MK_SHIFT_CONST(28)
#define XUSB_CFG_ARU_IDLE_0_NULLULPI0_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_NULLULPI0_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_NULLULPI0_RANGE                28:28
#define XUSB_CFG_ARU_IDLE_0_NULLULPI0_WOFFSET              0
#define XUSB_CFG_ARU_IDLE_0_NULLULPI1_SHIFT                 _MK_SHIFT_CONST(29)
#define XUSB_CFG_ARU_IDLE_0_NULLULPI1_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_IDLE_0_NULLULPI1_SHIFT)
#define XUSB_CFG_ARU_IDLE_0_NULLULPI1_RANGE                29:29
#define XUSB_CFG_ARU_IDLE_0_NULLULPI1_WOFFSET              0
#define XUSB_CFG_ARU_CONTEXT_0                             _MK_ADDR_CONST(0x0000043C)
#define XUSB_CFG_ARU_CONTEXT_0_SECURE                      0
#define XUSB_CFG_ARU_CONTEXT_0_WORD_COUNT                  1
#define XUSB_CFG_ARU_CONTEXT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_CONTEXT_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_CONTEXT_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_0_SAVED_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_CONTEXT_0_SAVED_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CONTEXT_0_SAVED_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_0_SAVED_RANGE                 0:0
#define XUSB_CFG_ARU_CONTEXT_0_SAVED_WOFFSET               0
#define XUSB_CFG_ARU_CONTEXT_0_SAVED_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_0_SAVED_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_0_SAVED_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_0_SAVED_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_0_SAVED_FALSE                 _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_0_SAVED_TRUE                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_FW_SCRATCH_0                          _MK_ADDR_CONST(0x00000440)
#define XUSB_CFG_ARU_FW_SCRATCH_0_SECURE                   0
#define XUSB_CFG_ARU_FW_SCRATCH_0_WORD_COUNT               1
#define XUSB_CFG_ARU_FW_SCRATCH_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_FW_SCRATCH_0_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_FW_SCRATCH_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_FW_SCRATCH_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_FW_SCRATCH_0_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_FW_SCRATCH_0_WRITE_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_FW_SCRATCH_0_FIELD_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_FW_SCRATCH_0_FIELD_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_ARU_FW_SCRATCH_0_FIELD_SHIFT)
#define XUSB_CFG_ARU_FW_SCRATCH_0_FIELD_RANGE              31:0
#define XUSB_CFG_ARU_FW_SCRATCH_0_FIELD_WOFFSET            0
#define XUSB_CFG_ARU_FW_SCRATCH_0_FIELD_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_FW_SCRATCH_0_FIELD_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_FW_SCRATCH_0_FIELD_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_FW_SCRATCH_0_FIELD_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_FW_SCRATCH_0_FIELD_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0        _MK_ADDR_CONST(0x00000444)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_SECURE 0
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_WORD_COUNT 1
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_RESET_VAL _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_RESET_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_READ_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_WRITE_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_CYCLESHI_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_CYCLESHI_FIELD (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_CYCLESHI_SHIFT)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_CYCLESHI_RANGE 15:0
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_CYCLESHI_WOFFSET 0
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_CYCLESHI_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_CYCLESHI_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_CYCLESHI_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_CYCLESHI_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_CYCLESHI_INIT _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_PKTS_SHIFT  _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_PKTS_FIELD (_MK_SHIFT_CONST(0x7fff) << XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_PKTS_SHIFT)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_PKTS_RANGE 30:16
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_PKTS_WOFFSET 0
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_PKTS_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_PKTS_DEFAULT_MASK (_MK_MASK_CONST(0x7fff)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_PKTS_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_PKTS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7fff)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_PKTS_INIT _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_EN_SHIFT  _MK_SHIFT_CONST(31)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_EN_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_EN_SHIFT)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_EN_RANGE 31:31
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_EN_WOFFSET 0
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_EN_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_EN_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_EN_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_EN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0_EN_INIT _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG1_0        _MK_ADDR_CONST(0x00000448)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG1_0_SECURE 0
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG1_0_WORD_COUNT 1
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG1_0_RESET_VAL _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG1_0_RESET_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG1_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG1_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG1_0_READ_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG1_0_WRITE_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG1_0_CYCLESLO_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG1_0_CYCLESLO_FIELD (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG1_0_CYCLESLO_SHIFT)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG1_0_CYCLESLO_RANGE 31:0
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG1_0_CYCLESLO_WOFFSET 0
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG1_0_CYCLESLO_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG1_0_CYCLESLO_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG1_0_CYCLESLO_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG1_0_CYCLESLO_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG1_0_CYCLESLO_INIT _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0                _MK_ADDR_CONST(0x0000044C)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_SECURE         0
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_WORD_COUNT     1
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_RESET_VAL      _MK_MASK_CONST(0x14)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_RESET_MASK     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x14)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_READ_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_WRITE_MASK     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_MAXCYCLES_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_MAXCYCLES_FIELD (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_MAXCYCLES_SHIFT)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_MAXCYCLES_RANGE 15:0
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_MAXCYCLES_WOFFSET 0
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_MAXCYCLES_DEFAULT (_MK_MASK_CONST(0x00000014)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_MAXCYCLES_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_MAXCYCLES_SW_DEFAULT (_MK_MASK_CONST(0x00000014)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_MAXCYCLES_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_MAXCYCLES_INIT _MK_ENUM_CONST(0x00000014)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_MINCYCLES_SHIFT  _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_MINCYCLES_FIELD (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_MINCYCLES_SHIFT)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_MINCYCLES_RANGE 31:16
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_MINCYCLES_WOFFSET 0
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_MINCYCLES_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_MINCYCLES_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_MINCYCLES_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_MINCYCLES_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_LATENCY_0_MINCYCLES_INIT _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0 _MK_ADDR_CONST(0x00000450)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_SECURE 0
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_WORD_COUNT 1
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_RESET_VAL _MK_MASK_CONST(0x14)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_RESET_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x14)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_READ_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_WRITE_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_A_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_A_FIELD (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_A_SHIFT)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_A_RANGE 15:0
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_A_WOFFSET 0
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_A_DEFAULT (_MK_MASK_CONST(0x00000014)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_A_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_A_SW_DEFAULT (_MK_MASK_CONST(0x00000014)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_A_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_A_INIT _MK_ENUM_CONST(0x00000014)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_B_SHIFT  _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_B_FIELD (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_B_SHIFT)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_B_RANGE 31:16
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_B_WOFFSET 0
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_B_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_B_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_B_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_B_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0_B_INIT _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0 _MK_ADDR_CONST(0x00000454)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_SECURE 0
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_WORD_COUNT 1
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_RESET_VAL _MK_MASK_CONST(0x14)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_RESET_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x14)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_READ_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_WRITE_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_C_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_C_FIELD (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_C_SHIFT)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_C_RANGE 15:0
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_C_WOFFSET 0
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_C_DEFAULT (_MK_MASK_CONST(0x00000014)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_C_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_C_SW_DEFAULT (_MK_MASK_CONST(0x00000014)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_C_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_C_INIT _MK_ENUM_CONST(0x00000014)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_D_SHIFT  _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_D_FIELD (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_D_SHIFT)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_D_RANGE 31:16
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_D_WOFFSET 0
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_D_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_D_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_D_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_D_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0_D_INIT _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0  _MK_ADDR_CONST(0x00000458)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_SECURE 0
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_WORD_COUNT 1
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_RESET_VAL _MK_MASK_CONST(0x14)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_RESET_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x14)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_READ_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_WRITE_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_0_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_0_FIELD (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_0_SHIFT)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_0_RANGE 15:0
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_0_WOFFSET 0
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_0_DEFAULT (_MK_MASK_CONST(0x00000014)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_0_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_0_SW_DEFAULT (_MK_MASK_CONST(0x00000014)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_0_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_0_INIT _MK_ENUM_CONST(0x00000014)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_1_SHIFT  _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_1_FIELD (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_1_SHIFT)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_1_RANGE 31:16
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_1_WOFFSET 0
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_1_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_1_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_1_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_1_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0_1_INIT _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0  _MK_ADDR_CONST(0x0000045C)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_SECURE 0
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_WORD_COUNT 1
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_RESET_VAL _MK_MASK_CONST(0x14)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_RESET_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x14)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_READ_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_WRITE_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_2_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_2_FIELD (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_2_SHIFT)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_2_RANGE 15:0
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_2_WOFFSET 0
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_2_DEFAULT (_MK_MASK_CONST(0x00000014)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_2_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_2_SW_DEFAULT (_MK_MASK_CONST(0x00000014)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_2_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_2_INIT _MK_ENUM_CONST(0x00000014)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_3_SHIFT  _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_3_FIELD (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_3_SHIFT)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_3_RANGE 31:16
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_3_WOFFSET 0
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_3_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_3_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_3_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_3_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0_3_INIT _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG2_0  _MK_ADDR_CONST(0x00000460)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG2_0_SECURE 0
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG2_0_WORD_COUNT 1
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG2_0_RESET_VAL _MK_MASK_CONST(0x14)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG2_0_RESET_MASK _MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG2_0_SW_DEFAULT_VAL _MK_MASK_CONST(0x14)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG2_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG2_0_READ_MASK _MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG2_0_WRITE_MASK _MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG2_0_4_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG2_0_4_FIELD (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG2_0_4_SHIFT)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG2_0_4_RANGE 15:0
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG2_0_4_WOFFSET 0
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG2_0_4_DEFAULT (_MK_MASK_CONST(0x00000014)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG2_0_4_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG2_0_4_SW_DEFAULT (_MK_MASK_CONST(0x00000014)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG2_0_4_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG2_0_4_INIT _MK_ENUM_CONST(0x00000014)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0                     _MK_ADDR_CONST(0x00000464)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_SECURE              0
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_WORD_COUNT          1
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_RESET_MASK          _MK_MASK_CONST(0x8000001f)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_SW_DEFAULT_MASK     _MK_MASK_CONST(0x8000001f)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_READ_MASK           _MK_MASK_CONST(0x8000001f)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_WRITE_MASK          _MK_MASK_CONST(0x8000001f)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_SELECT_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_SELECT_FIELD        (_MK_SHIFT_CONST(0x1f) << XUSB_CFG_ARU_PERFMON_BI_CTRL_0_SELECT_SHIFT)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_SELECT_RANGE        4:0
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_SELECT_WOFFSET      0
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_SELECT_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_SELECT_DEFAULT_MASK (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_SELECT_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_SELECT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_SELECT_SSBI0        _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_SELECT_HSBI0        _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_SELECT_FSBI0        _MK_ENUM_CONST(0x00000002)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_SELECT_DBC          _MK_ENUM_CONST(0x00000003)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_EN_SHIFT             _MK_SHIFT_CONST(31)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_EN_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_PERFMON_BI_CTRL_0_EN_SHIFT)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_EN_RANGE            31:31
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_EN_WOFFSET          0
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_EN_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_EN_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_EN_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_EN_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_PERFMON_BI_CTRL_0_EN_INIT             _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0                    _MK_ADDR_CONST(0x00000468)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_SECURE             0
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_WORD_COUNT         1
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_RESET_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_RESET_MASK         _MK_MASK_CONST(0x1ffffff)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_SW_DEFAULT_VAL     _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_SW_DEFAULT_MASK    _MK_MASK_CONST(0x1ffffff)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_READ_MASK          _MK_MASK_CONST(0x1ffffff)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_WRITE_MASK         _MK_MASK_CONST(0x1ffffff)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_EPDDIRECT_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_EPDDIRECT_FIELD    (_MK_SHIFT_CONST(0xff) << XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_EPDDIRECT_SHIFT)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_EPDDIRECT_RANGE    7:0
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_EPDDIRECT_WOFFSET  0
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_EPDDIRECT_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_EPDDIRECT_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_EPDDIRECT_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_EPDDIRECT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_EPDDIRECT_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_EPSYSMEM_SHIFT      _MK_SHIFT_CONST(8)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_EPSYSMEM_FIELD     (_MK_SHIFT_CONST(0xff) << XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_EPSYSMEM_SHIFT)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_EPSYSMEM_RANGE     15:8
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_EPSYSMEM_WOFFSET   0
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_EPSYSMEM_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_EPSYSMEM_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_EPSYSMEM_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_EPSYSMEM_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_EPSYSMEM_INIT      _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_TRB_SHIFT           _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_TRB_FIELD          (_MK_SHIFT_CONST(0x1ff) << XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_TRB_SHIFT)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_TRB_RANGE          24:16
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_TRB_WOFFSET        0
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_TRB_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_TRB_DEFAULT_MASK   (_MK_MASK_CONST(0x1ff)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_TRB_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_TRB_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1ff)
#define XUSB_CFG_ARU_PERFMON_BI_EPTRB_0_TRB_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0                 _MK_ADDR_CONST(0x0000046C)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_SECURE          0
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_WORD_COUNT      1
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_RESET_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_RESET_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_SW_DEFAULT_VAL  _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_READ_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_WRITE_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_SIZE_SHIFT       _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_SIZE_FIELD      (_MK_SHIFT_CONST(0xffffff) << XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_SIZE_SHIFT)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_SIZE_RANGE      23:0
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_SIZE_WOFFSET    0
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_SIZE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_SIZE_DEFAULT_MASK (_MK_MASK_CONST(0xffffff)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_SIZE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_SIZE_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffff)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_SIZE_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_REQCOUNT_SHIFT   _MK_SHIFT_CONST(24)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_REQCOUNT_FIELD  (_MK_SHIFT_CONST(0xff) << XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_REQCOUNT_SHIFT)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_REQCOUNT_RANGE  31:24
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_REQCOUNT_WOFFSET 0
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_REQCOUNT_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_REQCOUNT_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_REQCOUNT_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_REQCOUNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0_REQCOUNT_INIT   _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0                  _MK_ADDR_CONST(0x00000470)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_SECURE           0
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_WORD_COUNT       1
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_RESET_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_SW_DEFAULT_MASK  _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_READ_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_WRITE_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_SIZE_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_SIZE_FIELD       (_MK_SHIFT_CONST(0xffffff) << XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_SIZE_SHIFT)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_SIZE_RANGE       23:0
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_SIZE_WOFFSET     0
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_SIZE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_SIZE_DEFAULT_MASK (_MK_MASK_CONST(0xffffff)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_SIZE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_SIZE_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffff)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_SIZE_INIT        _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_REQCOUNT_SHIFT    _MK_SHIFT_CONST(24)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_REQCOUNT_FIELD   (_MK_SHIFT_CONST(0xff) << XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_REQCOUNT_SHIFT)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_REQCOUNT_RANGE   31:24
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_REQCOUNT_WOFFSET 0
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_REQCOUNT_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_REQCOUNT_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_REQCOUNT_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_REQCOUNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0_REQCOUNT_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0                      _MK_ADDR_CONST(0x00000474)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_SECURE               0
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_WORD_COUNT           1
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_RESET_MASK           _MK_MASK_CONST(0xffff07)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffff07)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_READ_MASK            _MK_MASK_CONST(0xffff07)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_WRITE_MASK           _MK_MASK_CONST(0xffff01)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_CMD_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_CMD_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_ULPI_REGACCESS_0_CMD_SHIFT)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_CMD_RANGE            0:0
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_CMD_WOFFSET          0
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_CMD_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_CMD_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_CMD_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_CMD_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_CMD_READ             _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_CMD_WRITE            _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_BUSY_SHIFT            _MK_SHIFT_CONST(1)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_BUSY_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_ULPI_REGACCESS_0_BUSY_SHIFT)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_BUSY_RANGE           1:1
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_BUSY_WOFFSET         0
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_BUSY_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_BUSY_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_BUSY_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_BUSY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_BUSY_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_ERROR_SHIFT           _MK_SHIFT_CONST(2)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_ERROR_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_ULPI_REGACCESS_0_ERROR_SHIFT)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_ERROR_RANGE          2:2
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_ERROR_WOFFSET        0
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_ERROR_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_ERROR_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_ERROR_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_ERROR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_ERROR_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_ADDR_SHIFT            _MK_SHIFT_CONST(8)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_ADDR_FIELD           (_MK_SHIFT_CONST(0xff) << XUSB_CFG_ARU_ULPI_REGACCESS_0_ADDR_SHIFT)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_ADDR_RANGE           15:8
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_ADDR_WOFFSET         0
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_ADDR_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_ADDR_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_ADDR_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_ADDR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_ADDR_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_DATA_SHIFT            _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_DATA_FIELD           (_MK_SHIFT_CONST(0xff) << XUSB_CFG_ARU_ULPI_REGACCESS_0_DATA_SHIFT)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_DATA_RANGE           23:16
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_DATA_WOFFSET         0
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_DATA_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_DATA_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_DATA_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_DATA_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_ARU_ULPI_REGACCESS_0_DATA_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0                      _MK_ADDR_CONST(0x00000478)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_SECURE               0
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_WORD_COUNT           1
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_RESET_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_WRITE_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT0_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT0_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT0_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT0_RANGE          3:0
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT0_WOFFSET        0
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT0_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT0_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT0_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT0_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT0_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT1_SHIFT           _MK_SHIFT_CONST(4)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT1_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT1_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT1_RANGE          7:4
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT1_WOFFSET        0
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT1_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT1_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT1_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT1_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT1_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT2_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT2_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT2_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT2_RANGE          11:8
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT2_WOFFSET        0
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT2_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT2_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT2_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT2_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT2_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT3_SHIFT           _MK_SHIFT_CONST(12)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT3_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT3_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT3_RANGE          15:12
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT3_WOFFSET        0
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT3_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT3_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT3_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT3_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT3_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT4_SHIFT           _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT4_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT4_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT4_RANGE          19:16
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT4_WOFFSET        0
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT4_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT4_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT4_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT4_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT4_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT5_SHIFT           _MK_SHIFT_CONST(20)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT5_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT5_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT5_RANGE          23:20
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT5_WOFFSET        0
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT5_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT5_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT5_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT5_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT5_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT6_SHIFT           _MK_SHIFT_CONST(24)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT6_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT6_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT6_RANGE          27:24
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT6_WOFFSET        0
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT6_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT6_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT6_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT6_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT6_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT7_SHIFT           _MK_SHIFT_CONST(28)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT7_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT7_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT7_RANGE          31:28
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT7_WOFFSET        0
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT7_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT7_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT7_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT7_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HS_PLS_0_PORT7_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0                      _MK_ADDR_CONST(0x0000047C)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_SECURE               0
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_WORD_COUNT           1
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_RESET_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_WRITE_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT0_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT0_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT0_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT0_RANGE          3:0
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT0_WOFFSET        0
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT0_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT0_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT0_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT0_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT0_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT1_SHIFT           _MK_SHIFT_CONST(4)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT1_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT1_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT1_RANGE          7:4
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT1_WOFFSET        0
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT1_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT1_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT1_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT1_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT1_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT2_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT2_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT2_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT2_RANGE          11:8
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT2_WOFFSET        0
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT2_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT2_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT2_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT2_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT2_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT3_SHIFT           _MK_SHIFT_CONST(12)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT3_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT3_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT3_RANGE          15:12
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT3_WOFFSET        0
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT3_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT3_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT3_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT3_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT3_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT4_SHIFT           _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT4_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT4_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT4_RANGE          19:16
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT4_WOFFSET        0
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT4_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT4_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT4_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT4_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT4_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT5_SHIFT           _MK_SHIFT_CONST(20)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT5_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT5_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT5_RANGE          23:20
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT5_WOFFSET        0
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT5_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT5_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT5_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT5_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT5_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT6_SHIFT           _MK_SHIFT_CONST(24)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT6_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT6_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT6_RANGE          27:24
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT6_WOFFSET        0
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT6_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT6_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT6_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT6_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT6_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT7_SHIFT           _MK_SHIFT_CONST(28)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT7_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT7_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT7_RANGE          31:28
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT7_WOFFSET        0
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT7_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT7_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT7_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT7_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_FS_PLS_0_PORT7_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0                  _MK_ADDR_CONST(0x00000480)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_SECURE           0
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_WORD_COUNT       1
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_RESET_VAL        _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_RESET_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_SW_DEFAULT_VAL   _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_SW_DEFAULT_MASK  _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_READ_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_WRITE_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT0_SHIFT       _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT0_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT0_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT0_RANGE      3:0
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT0_WOFFSET    0
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT0_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT0_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT0_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT0_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT0_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT1_SHIFT       _MK_SHIFT_CONST(4)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT1_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT1_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT1_RANGE      7:4
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT1_WOFFSET    0
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT1_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT1_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT1_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT1_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT1_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT2_SHIFT       _MK_SHIFT_CONST(8)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT2_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT2_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT2_RANGE      11:8
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT2_WOFFSET    0
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT2_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT2_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT2_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT2_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT2_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT3_SHIFT       _MK_SHIFT_CONST(12)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT3_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT3_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT3_RANGE      15:12
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT3_WOFFSET    0
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT3_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT3_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT3_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT3_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT3_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT4_SHIFT       _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT4_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT4_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT4_RANGE      19:16
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT4_WOFFSET    0
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT4_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT4_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT4_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT4_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT4_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT5_SHIFT       _MK_SHIFT_CONST(20)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT5_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT5_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT5_RANGE      23:20
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT5_WOFFSET    0
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT5_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT5_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT5_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT5_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT5_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT6_SHIFT       _MK_SHIFT_CONST(24)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT6_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT6_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT6_RANGE      27:24
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT6_WOFFSET    0
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT6_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT6_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT6_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT6_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT6_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT7_SHIFT       _MK_SHIFT_CONST(28)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT7_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT7_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT7_RANGE      31:28
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT7_WOFFSET    0
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT7_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT7_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT7_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT7_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0_PORT7_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0                     _MK_ADDR_CONST(0x00000484)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_SECURE              0
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_WORD_COUNT          1
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_RESET_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_RESET_MASK          _MK_MASK_CONST(0x11111111)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_SW_DEFAULT_VAL      _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_SW_DEFAULT_MASK     _MK_MASK_CONST(0x11111111)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_READ_MASK           _MK_MASK_CONST(0x11111111)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_WRITE_MASK          _MK_MASK_CONST(0x11111111)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT0_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT0_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT0_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT0_RANGE         0:0
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT0_WOFFSET       0
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT0_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT0_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT0_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT0_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT0_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT1_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT1_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT1_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT1_RANGE         4:4
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT1_WOFFSET       0
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT1_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT1_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT1_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT1_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT1_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT2_SHIFT          _MK_SHIFT_CONST(8)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT2_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT2_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT2_RANGE         8:8
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT2_WOFFSET       0
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT2_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT2_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT2_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT2_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT2_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT3_SHIFT          _MK_SHIFT_CONST(12)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT3_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT3_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT3_RANGE         12:12
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT3_WOFFSET       0
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT3_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT3_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT3_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT3_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT3_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT4_SHIFT          _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT4_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT4_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT4_RANGE         16:16
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT4_WOFFSET       0
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT4_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT4_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT4_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT4_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT4_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT5_SHIFT          _MK_SHIFT_CONST(20)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT5_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT5_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT5_RANGE         20:20
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT5_WOFFSET       0
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT5_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT5_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT5_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT5_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT5_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT6_SHIFT          _MK_SHIFT_CONST(24)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT6_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT6_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT6_RANGE         24:24
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT6_WOFFSET       0
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT6_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT6_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT6_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT6_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT6_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT7_SHIFT          _MK_SHIFT_CONST(28)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT7_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT7_SHIFT)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT7_RANGE         28:28
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT7_WOFFSET       0
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT7_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT7_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT7_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT7_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_CONTEXT_HSFS_PP_0_PORT7_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_CTRL_0                            _MK_ADDR_CONST(0x000005C0)
#define XUSB_CFG_ARU_DBG_CTRL_0_SECURE                     0
#define XUSB_CFG_ARU_DBG_CTRL_0_WORD_COUNT                 1
#define XUSB_CFG_ARU_DBG_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_DBG_CTRL_0_RESET_MASK                 _MK_MASK_CONST(0x1ffff)
#define XUSB_CFG_ARU_DBG_CTRL_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_DBG_CTRL_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x1ffff)
#define XUSB_CFG_ARU_DBG_CTRL_0_READ_MASK                  _MK_MASK_CONST(0x1ffff)
#define XUSB_CFG_ARU_DBG_CTRL_0_WRITE_MASK                 _MK_MASK_CONST(0x1ffff)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE0_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE0_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE0_SHIFT)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE0_RANGE         3:0
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE0_WOFFSET       0
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE0_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE0_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE0_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE0_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE0_CORE          _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE0_FALCON        _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE0_SS            _MK_ENUM_CONST(0x00000002)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE0_HS            _MK_ENUM_CONST(0x00000003)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE0_FS            _MK_ENUM_CONST(0x00000004)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE0_SS_TX         _MK_ENUM_CONST(0x00000005)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE0_ULPI          _MK_ENUM_CONST(0x00000006)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE1_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE1_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE1_SHIFT)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE1_RANGE         7:4
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE1_WOFFSET       0
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE1_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE1_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE1_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE1_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE1_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE2_SHIFT          _MK_SHIFT_CONST(8)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE2_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE2_SHIFT)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE2_RANGE         11:8
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE2_WOFFSET       0
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE2_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE2_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE2_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE2_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE2_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE3_SHIFT          _MK_SHIFT_CONST(12)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE3_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE3_SHIFT)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE3_RANGE         15:12
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE3_WOFFSET       0
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE3_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE3_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE3_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE3_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_ARU_DBG_CTRL_0_CLKSEL_BYTE3_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_CTRL_0_INTERNAL_DBGBUS_SHIFT       _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_DBG_CTRL_0_INTERNAL_DBGBUS_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_CFG_ARU_DBG_CTRL_0_INTERNAL_DBGBUS_SHIFT)
#define XUSB_CFG_ARU_DBG_CTRL_0_INTERNAL_DBGBUS_RANGE      16:16
#define XUSB_CFG_ARU_DBG_CTRL_0_INTERNAL_DBGBUS_WOFFSET    0
#define XUSB_CFG_ARU_DBG_CTRL_0_INTERNAL_DBGBUS_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_CTRL_0_INTERNAL_DBGBUS_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_DBG_CTRL_0_INTERNAL_DBGBUS_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_CTRL_0_INTERNAL_DBGBUS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_ARU_DBG_CTRL_0_INTERNAL_DBGBUS_FALSE      _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_CTRL_0_INTERNAL_DBGBUS_TRUE       _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_DBG_OFFSET0_0                         _MK_ADDR_CONST(0x000005C4)
#define XUSB_CFG_ARU_DBG_OFFSET0_0_SECURE                  0
#define XUSB_CFG_ARU_DBG_OFFSET0_0_WORD_COUNT              1
#define XUSB_CFG_ARU_DBG_OFFSET0_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_DBG_OFFSET0_0_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_DBG_OFFSET0_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_DBG_OFFSET0_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_DBG_OFFSET0_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_DBG_OFFSET0_0_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_DBG_OFFSET0_0_REG0_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_DBG_OFFSET0_0_REG0_FIELD              (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_ARU_DBG_OFFSET0_0_REG0_SHIFT)
#define XUSB_CFG_ARU_DBG_OFFSET0_0_REG0_RANGE              15:0
#define XUSB_CFG_ARU_DBG_OFFSET0_0_REG0_WOFFSET            0
#define XUSB_CFG_ARU_DBG_OFFSET0_0_REG0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_OFFSET0_0_REG0_DEFAULT_MASK       (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_DBG_OFFSET0_0_REG0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_OFFSET0_0_REG0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_DBG_OFFSET0_0_REG0_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_OFFSET0_0_REG1_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_DBG_OFFSET0_0_REG1_FIELD              (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_ARU_DBG_OFFSET0_0_REG1_SHIFT)
#define XUSB_CFG_ARU_DBG_OFFSET0_0_REG1_RANGE              31:16
#define XUSB_CFG_ARU_DBG_OFFSET0_0_REG1_WOFFSET            0
#define XUSB_CFG_ARU_DBG_OFFSET0_0_REG1_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_OFFSET0_0_REG1_DEFAULT_MASK       (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_DBG_OFFSET0_0_REG1_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_OFFSET0_0_REG1_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_DBG_OFFSET0_0_REG1_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_OFFSET1_0                         _MK_ADDR_CONST(0x000005C8)
#define XUSB_CFG_ARU_DBG_OFFSET1_0_SECURE                  0
#define XUSB_CFG_ARU_DBG_OFFSET1_0_WORD_COUNT              1
#define XUSB_CFG_ARU_DBG_OFFSET1_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_DBG_OFFSET1_0_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_DBG_OFFSET1_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_DBG_OFFSET1_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_DBG_OFFSET1_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_DBG_OFFSET1_0_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_DBG_OFFSET1_0_REG2_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_DBG_OFFSET1_0_REG2_FIELD              (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_ARU_DBG_OFFSET1_0_REG2_SHIFT)
#define XUSB_CFG_ARU_DBG_OFFSET1_0_REG2_RANGE              15:0
#define XUSB_CFG_ARU_DBG_OFFSET1_0_REG2_WOFFSET            0
#define XUSB_CFG_ARU_DBG_OFFSET1_0_REG2_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_OFFSET1_0_REG2_DEFAULT_MASK       (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_DBG_OFFSET1_0_REG2_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_OFFSET1_0_REG2_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_DBG_OFFSET1_0_REG2_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_OFFSET1_0_REG3_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_DBG_OFFSET1_0_REG3_FIELD              (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_ARU_DBG_OFFSET1_0_REG3_SHIFT)
#define XUSB_CFG_ARU_DBG_OFFSET1_0_REG3_RANGE              31:16
#define XUSB_CFG_ARU_DBG_OFFSET1_0_REG3_WOFFSET            0
#define XUSB_CFG_ARU_DBG_OFFSET1_0_REG3_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_OFFSET1_0_REG3_DEFAULT_MASK       (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_DBG_OFFSET1_0_REG3_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_OFFSET1_0_REG3_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_ARU_DBG_OFFSET1_0_REG3_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_BYTESEL_0                         _MK_ADDR_CONST(0x000005CC)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_SECURE                  0
#define XUSB_CFG_ARU_DBG_BYTESEL_0_WORD_COUNT              1
#define XUSB_CFG_ARU_DBG_BYTESEL_0_RESET_VAL               _MK_MASK_CONST(0x3020100)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_RESET_MASK              _MK_MASK_CONST(0x3030303)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x3020100)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3030303)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_READ_MASK               _MK_MASK_CONST(0x3030303)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_WRITE_MASK              _MK_MASK_CONST(0x3030303)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE0_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE0_SHIFT)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE0_RANGE             1:0
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE0_WOFFSET           0
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE0_DEFAULT_MASK      (_MK_MASK_CONST(0x3)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x3)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE0_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE1_SHIFT              _MK_SHIFT_CONST(8)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE1_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE1_SHIFT)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE1_RANGE             9:8
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE1_WOFFSET           0
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE1_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE1_DEFAULT_MASK      (_MK_MASK_CONST(0x3)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE1_SW_DEFAULT        (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE1_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x3)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE1_INIT              _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE2_SHIFT              _MK_SHIFT_CONST(16)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE2_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE2_SHIFT)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE2_RANGE             17:16
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE2_WOFFSET           0
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE2_DEFAULT           (_MK_MASK_CONST(0x00000002)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE2_DEFAULT_MASK      (_MK_MASK_CONST(0x3)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE2_SW_DEFAULT        (_MK_MASK_CONST(0x00000002)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE2_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x3)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE2_INIT              _MK_ENUM_CONST(0x00000002)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE3_SHIFT              _MK_SHIFT_CONST(24)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE3_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE3_SHIFT)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE3_RANGE             25:24
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE3_WOFFSET           0
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE3_DEFAULT           (_MK_MASK_CONST(0x00000003)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE3_DEFAULT_MASK      (_MK_MASK_CONST(0x3)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE3_SW_DEFAULT        (_MK_MASK_CONST(0x00000003)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE3_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x3)
#define XUSB_CFG_ARU_DBG_BYTESEL_0_BYTE3_INIT              _MK_ENUM_CONST(0x00000003)
#define XUSB_CFG_ARU_DBG_OUTPUT_0                          _MK_ADDR_CONST(0x000005D0)
#define XUSB_CFG_ARU_DBG_OUTPUT_0_SECURE                   0
#define XUSB_CFG_ARU_DBG_OUTPUT_0_WORD_COUNT               1
#define XUSB_CFG_ARU_DBG_OUTPUT_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_DBG_OUTPUT_0_RESET_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_DBG_OUTPUT_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_DBG_OUTPUT_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_DBG_OUTPUT_0_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_ARU_DBG_OUTPUT_0_WRITE_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_ARU_DBG_OUTPUT_0_FIELD_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CFG_ARU_DBG_OUTPUT_0_FIELD_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_ARU_DBG_OUTPUT_0_FIELD_SHIFT)
#define XUSB_CFG_ARU_DBG_OUTPUT_0_FIELD_RANGE              31:0
#define XUSB_CFG_ARU_DBG_OUTPUT_0_FIELD_WOFFSET            0
#define XUSB_CFG_RB_BKDRREG0_0                             _MK_ADDR_CONST(0x00000600)
#define XUSB_CFG_RB_BKDRREG0_0_SECURE                      0
#define XUSB_CFG_RB_BKDRREG0_0_WORD_COUNT                  1
#define XUSB_CFG_RB_BKDRREG0_0_RESET_VAL                   _MK_MASK_CONST(0x1000020)
#define XUSB_CFG_RB_BKDRREG0_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRREG0_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x1000020)
#define XUSB_CFG_RB_BKDRREG0_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRREG0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRREG0_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRREG0_0_CAPLENGTH_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_CFG_RB_BKDRREG0_0_CAPLENGTH_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CFG_RB_BKDRREG0_0_CAPLENGTH_SHIFT)
#define XUSB_CFG_RB_BKDRREG0_0_CAPLENGTH_RANGE             7:0
#define XUSB_CFG_RB_BKDRREG0_0_CAPLENGTH_WOFFSET           0
#define XUSB_CFG_RB_BKDRREG0_0_CAPLENGTH_DEFAULT           (_MK_MASK_CONST(0x00000020)
#define XUSB_CFG_RB_BKDRREG0_0_CAPLENGTH_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CFG_RB_BKDRREG0_0_CAPLENGTH_SW_DEFAULT        (_MK_MASK_CONST(0x00000020)
#define XUSB_CFG_RB_BKDRREG0_0_CAPLENGTH_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CFG_RB_BKDRREG0_0_CAPLENGTH_INIT              _MK_ENUM_CONST(0x00000020)
#define XUSB_CFG_RB_BKDRREG0_0_RSVD_SHIFT                   _MK_SHIFT_CONST(8)
#define XUSB_CFG_RB_BKDRREG0_0_RSVD_FIELD                  (_MK_SHIFT_CONST(0xff) << XUSB_CFG_RB_BKDRREG0_0_RSVD_SHIFT)
#define XUSB_CFG_RB_BKDRREG0_0_RSVD_RANGE                  15:8
#define XUSB_CFG_RB_BKDRREG0_0_RSVD_WOFFSET                0
#define XUSB_CFG_RB_BKDRREG0_0_RSVD_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRREG0_0_RSVD_DEFAULT_MASK           (_MK_MASK_CONST(0xff)
#define XUSB_CFG_RB_BKDRREG0_0_RSVD_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRREG0_0_RSVD_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_CFG_RB_BKDRREG0_0_RSVD_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRREG0_0_HCIVERSION_SHIFT             _MK_SHIFT_CONST(16)
#define XUSB_CFG_RB_BKDRREG0_0_HCIVERSION_FIELD            (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_RB_BKDRREG0_0_HCIVERSION_SHIFT)
#define XUSB_CFG_RB_BKDRREG0_0_HCIVERSION_RANGE            31:16
#define XUSB_CFG_RB_BKDRREG0_0_HCIVERSION_WOFFSET          0
#define XUSB_CFG_RB_BKDRREG0_0_HCIVERSION_DEFAULT          (_MK_MASK_CONST(0x00000100)
#define XUSB_CFG_RB_BKDRREG0_0_HCIVERSION_DEFAULT_MASK     (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_RB_BKDRREG0_0_HCIVERSION_SW_DEFAULT       (_MK_MASK_CONST(0x00000100)
#define XUSB_CFG_RB_BKDRREG0_0_HCIVERSION_SW_DEFAULT_MASK  (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_RB_BKDRREG0_0_HCIVERSION_INIT             _MK_ENUM_CONST(0x00000100)
#define XUSB_CFG_RB_BKDRHCSP1_0                            _MK_ADDR_CONST(0x00000604)
#define XUSB_CFG_RB_BKDRHCSP1_0_SECURE                     0
#define XUSB_CFG_RB_BKDRHCSP1_0_WORD_COUNT                 1
#define XUSB_CFG_RB_BKDRHCSP1_0_RESET_VAL                  _MK_MASK_CONST(0x1ff)
#define XUSB_CFG_RB_BKDRHCSP1_0_RESET_MASK                 _MK_MASK_CONST(0x7fffff)
#define XUSB_CFG_RB_BKDRHCSP1_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x1ff)
#define XUSB_CFG_RB_BKDRHCSP1_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x7fffff)
#define XUSB_CFG_RB_BKDRHCSP1_0_READ_MASK                  _MK_MASK_CONST(0x7fffff)
#define XUSB_CFG_RB_BKDRHCSP1_0_WRITE_MASK                 _MK_MASK_CONST(0x7fffff)
#define XUSB_CFG_RB_BKDRHCSP1_0_MAXSLOTS_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_CFG_RB_BKDRHCSP1_0_MAXSLOTS_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_CFG_RB_BKDRHCSP1_0_MAXSLOTS_SHIFT)
#define XUSB_CFG_RB_BKDRHCSP1_0_MAXSLOTS_RANGE             7:0
#define XUSB_CFG_RB_BKDRHCSP1_0_MAXSLOTS_WOFFSET           0
#define XUSB_CFG_RB_BKDRHCSP1_0_MAXSLOTS_DEFAULT           (_MK_MASK_CONST(0x000000FF)
#define XUSB_CFG_RB_BKDRHCSP1_0_MAXSLOTS_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CFG_RB_BKDRHCSP1_0_MAXSLOTS_SW_DEFAULT        (_MK_MASK_CONST(0x000000FF)
#define XUSB_CFG_RB_BKDRHCSP1_0_MAXSLOTS_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CFG_RB_BKDRHCSP1_0_MAXSLOTS_INIT              _MK_ENUM_CONST(0x000000FF)
#define XUSB_CFG_RB_BKDRHCSP1_0_MAXINTRS_SHIFT              _MK_SHIFT_CONST(8)
#define XUSB_CFG_RB_BKDRHCSP1_0_MAXINTRS_FIELD             (_MK_SHIFT_CONST(0x7ff) << XUSB_CFG_RB_BKDRHCSP1_0_MAXINTRS_SHIFT)
#define XUSB_CFG_RB_BKDRHCSP1_0_MAXINTRS_RANGE             18:8
#define XUSB_CFG_RB_BKDRHCSP1_0_MAXINTRS_WOFFSET           0
#define XUSB_CFG_RB_BKDRHCSP1_0_MAXINTRS_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCSP1_0_MAXINTRS_DEFAULT_MASK      (_MK_MASK_CONST(0x7ff)
#define XUSB_CFG_RB_BKDRHCSP1_0_MAXINTRS_SW_DEFAULT        (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCSP1_0_MAXINTRS_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7ff)
#define XUSB_CFG_RB_BKDRHCSP1_0_MAXINTRS_INIT              _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCSP1_0_RSVD0_SHIFT                 _MK_SHIFT_CONST(19)
#define XUSB_CFG_RB_BKDRHCSP1_0_RSVD0_FIELD                (_MK_SHIFT_CONST(0xf) << XUSB_CFG_RB_BKDRHCSP1_0_RSVD0_SHIFT)
#define XUSB_CFG_RB_BKDRHCSP1_0_RSVD0_RANGE                22:19
#define XUSB_CFG_RB_BKDRHCSP1_0_RSVD0_WOFFSET              0
#define XUSB_CFG_RB_BKDRHCSP1_0_RSVD0_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCSP1_0_RSVD0_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_CFG_RB_BKDRHCSP1_0_RSVD0_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCSP1_0_RSVD0_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_CFG_RB_BKDRHCSP1_0_RSVD0_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCSP2_0                            _MK_ADDR_CONST(0x00000608)
#define XUSB_CFG_RB_BKDRHCSP2_0_SECURE                     0
#define XUSB_CFG_RB_BKDRHCSP2_0_WORD_COUNT                 1
#define XUSB_CFG_RB_BKDRHCSP2_0_RESET_VAL                  _MK_MASK_CONST(0xf8)
#define XUSB_CFG_RB_BKDRHCSP2_0_RESET_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRHCSP2_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0xf8)
#define XUSB_CFG_RB_BKDRHCSP2_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRHCSP2_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRHCSP2_0_WRITE_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRHCSP2_0_IST_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_RB_BKDRHCSP2_0_IST_FIELD                  (_MK_SHIFT_CONST(0xf) << XUSB_CFG_RB_BKDRHCSP2_0_IST_SHIFT)
#define XUSB_CFG_RB_BKDRHCSP2_0_IST_RANGE                  3:0
#define XUSB_CFG_RB_BKDRHCSP2_0_IST_WOFFSET                0
#define XUSB_CFG_RB_BKDRHCSP2_0_IST_DEFAULT                (_MK_MASK_CONST(0x00000008)
#define XUSB_CFG_RB_BKDRHCSP2_0_IST_DEFAULT_MASK           (_MK_MASK_CONST(0xf)
#define XUSB_CFG_RB_BKDRHCSP2_0_IST_SW_DEFAULT             (_MK_MASK_CONST(0x00000008)
#define XUSB_CFG_RB_BKDRHCSP2_0_IST_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_CFG_RB_BKDRHCSP2_0_IST_INIT                   _MK_ENUM_CONST(0x00000008)
#define XUSB_CFG_RB_BKDRHCSP2_0_ERST_MAX_SHIFT              _MK_SHIFT_CONST(4)
#define XUSB_CFG_RB_BKDRHCSP2_0_ERST_MAX_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_CFG_RB_BKDRHCSP2_0_ERST_MAX_SHIFT)
#define XUSB_CFG_RB_BKDRHCSP2_0_ERST_MAX_RANGE             7:4
#define XUSB_CFG_RB_BKDRHCSP2_0_ERST_MAX_WOFFSET           0
#define XUSB_CFG_RB_BKDRHCSP2_0_ERST_MAX_DEFAULT           (_MK_MASK_CONST(0x0000000F)
#define XUSB_CFG_RB_BKDRHCSP2_0_ERST_MAX_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_CFG_RB_BKDRHCSP2_0_ERST_MAX_SW_DEFAULT        (_MK_MASK_CONST(0x0000000F)
#define XUSB_CFG_RB_BKDRHCSP2_0_ERST_MAX_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_CFG_RB_BKDRHCSP2_0_ERST_MAX_INIT              _MK_ENUM_CONST(0x0000000F)
#define XUSB_CFG_RB_BKDRHCSP2_0_RSVD_SHIFT                  _MK_SHIFT_CONST(8)
#define XUSB_CFG_RB_BKDRHCSP2_0_RSVD_FIELD                 (_MK_SHIFT_CONST(0x1fff) << XUSB_CFG_RB_BKDRHCSP2_0_RSVD_SHIFT)
#define XUSB_CFG_RB_BKDRHCSP2_0_RSVD_RANGE                 20:8
#define XUSB_CFG_RB_BKDRHCSP2_0_RSVD_WOFFSET               0
#define XUSB_CFG_RB_BKDRHCSP2_0_RSVD_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCSP2_0_RSVD_DEFAULT_MASK          (_MK_MASK_CONST(0x1fff)
#define XUSB_CFG_RB_BKDRHCSP2_0_RSVD_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCSP2_0_RSVD_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1fff)
#define XUSB_CFG_RB_BKDRHCSP2_0_RSVD_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCSP2_0_MAXSPBHI_SHIFT              _MK_SHIFT_CONST(21)
#define XUSB_CFG_RB_BKDRHCSP2_0_MAXSPBHI_FIELD             (_MK_SHIFT_CONST(0x1f) << XUSB_CFG_RB_BKDRHCSP2_0_MAXSPBHI_SHIFT)
#define XUSB_CFG_RB_BKDRHCSP2_0_MAXSPBHI_RANGE             25:21
#define XUSB_CFG_RB_BKDRHCSP2_0_MAXSPBHI_WOFFSET           0
#define XUSB_CFG_RB_BKDRHCSP2_0_MAXSPBHI_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCSP2_0_MAXSPBHI_DEFAULT_MASK      (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_RB_BKDRHCSP2_0_MAXSPBHI_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCSP2_0_MAXSPBHI_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_RB_BKDRHCSP2_0_MAXSPBHI_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCSP2_0_SPR_SHIFT                   _MK_SHIFT_CONST(26)
#define XUSB_CFG_RB_BKDRHCSP2_0_SPR_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_RB_BKDRHCSP2_0_SPR_SHIFT)
#define XUSB_CFG_RB_BKDRHCSP2_0_SPR_RANGE                  26:26
#define XUSB_CFG_RB_BKDRHCSP2_0_SPR_WOFFSET                0
#define XUSB_CFG_RB_BKDRHCSP2_0_SPR_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCSP2_0_SPR_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CFG_RB_BKDRHCSP2_0_SPR_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCSP2_0_SPR_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CFG_RB_BKDRHCSP2_0_SPR_TRUE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCSP2_0_SPR_FALSE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCSP2_0_MAXSPBLO_SHIFT              _MK_SHIFT_CONST(27)
#define XUSB_CFG_RB_BKDRHCSP2_0_MAXSPBLO_FIELD             (_MK_SHIFT_CONST(0x1f) << XUSB_CFG_RB_BKDRHCSP2_0_MAXSPBLO_SHIFT)
#define XUSB_CFG_RB_BKDRHCSP2_0_MAXSPBLO_RANGE             31:27
#define XUSB_CFG_RB_BKDRHCSP2_0_MAXSPBLO_WOFFSET           0
#define XUSB_CFG_RB_BKDRHCSP2_0_MAXSPBLO_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCSP2_0_MAXSPBLO_DEFAULT_MASK      (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_RB_BKDRHCSP2_0_MAXSPBLO_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCSP2_0_MAXSPBLO_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_RB_BKDRHCSP2_0_MAXSPBLO_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCSP3_0                            _MK_ADDR_CONST(0x0000060C)
#define XUSB_CFG_RB_BKDRHCSP3_0_SECURE                     0
#define XUSB_CFG_RB_BKDRHCSP3_0_WORD_COUNT                 1
#define XUSB_CFG_RB_BKDRHCSP3_0_RESET_VAL                  _MK_MASK_CONST(0x400002)
#define XUSB_CFG_RB_BKDRHCSP3_0_RESET_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRHCSP3_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x400002)
#define XUSB_CFG_RB_BKDRHCSP3_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRHCSP3_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRHCSP3_0_WRITE_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRHCSP3_0_U1LAT_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_CFG_RB_BKDRHCSP3_0_U1LAT_FIELD                (_MK_SHIFT_CONST(0xff) << XUSB_CFG_RB_BKDRHCSP3_0_U1LAT_SHIFT)
#define XUSB_CFG_RB_BKDRHCSP3_0_U1LAT_RANGE                7:0
#define XUSB_CFG_RB_BKDRHCSP3_0_U1LAT_WOFFSET              0
#define XUSB_CFG_RB_BKDRHCSP3_0_U1LAT_DEFAULT              (_MK_MASK_CONST(0x00000002)
#define XUSB_CFG_RB_BKDRHCSP3_0_U1LAT_DEFAULT_MASK         (_MK_MASK_CONST(0xff)
#define XUSB_CFG_RB_BKDRHCSP3_0_U1LAT_SW_DEFAULT           (_MK_MASK_CONST(0x00000002)
#define XUSB_CFG_RB_BKDRHCSP3_0_U1LAT_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_CFG_RB_BKDRHCSP3_0_U1LAT_INIT                 _MK_ENUM_CONST(0x00000002)
#define XUSB_CFG_RB_BKDRHCSP3_0_RSVD_SHIFT                  _MK_SHIFT_CONST(8)
#define XUSB_CFG_RB_BKDRHCSP3_0_RSVD_FIELD                 (_MK_SHIFT_CONST(0xff) << XUSB_CFG_RB_BKDRHCSP3_0_RSVD_SHIFT)
#define XUSB_CFG_RB_BKDRHCSP3_0_RSVD_RANGE                 15:8
#define XUSB_CFG_RB_BKDRHCSP3_0_RSVD_WOFFSET               0
#define XUSB_CFG_RB_BKDRHCSP3_0_RSVD_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCSP3_0_RSVD_DEFAULT_MASK          (_MK_MASK_CONST(0xff)
#define XUSB_CFG_RB_BKDRHCSP3_0_RSVD_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCSP3_0_RSVD_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xff)
#define XUSB_CFG_RB_BKDRHCSP3_0_RSVD_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCSP3_0_U2LAT_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_CFG_RB_BKDRHCSP3_0_U2LAT_FIELD                (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_RB_BKDRHCSP3_0_U2LAT_SHIFT)
#define XUSB_CFG_RB_BKDRHCSP3_0_U2LAT_RANGE                31:16
#define XUSB_CFG_RB_BKDRHCSP3_0_U2LAT_WOFFSET              0
#define XUSB_CFG_RB_BKDRHCSP3_0_U2LAT_DEFAULT              (_MK_MASK_CONST(0x00000040)
#define XUSB_CFG_RB_BKDRHCSP3_0_U2LAT_DEFAULT_MASK         (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_RB_BKDRHCSP3_0_U2LAT_SW_DEFAULT           (_MK_MASK_CONST(0x00000040)
#define XUSB_CFG_RB_BKDRHCSP3_0_U2LAT_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_RB_BKDRHCSP3_0_U2LAT_INIT                 _MK_ENUM_CONST(0x00000040)
#define XUSB_CFG_RB_BKDRHCCP_0                             _MK_ADDR_CONST(0x00000610)
#define XUSB_CFG_RB_BKDRHCCP_0_SECURE                      0
#define XUSB_CFG_RB_BKDRHCCP_0_WORD_COUNT                  1
#define XUSB_CFG_RB_BKDRHCCP_0_RESET_VAL                   _MK_MASK_CONST(0x180f1a7)
#define XUSB_CFG_RB_BKDRHCCP_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRHCCP_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x180f1a7)
#define XUSB_CFG_RB_BKDRHCCP_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRHCCP_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRHCCP_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRHCCP_0_AC64_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_RB_BKDRHCCP_0_AC64_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_RB_BKDRHCCP_0_AC64_SHIFT)
#define XUSB_CFG_RB_BKDRHCCP_0_AC64_RANGE                  0:0
#define XUSB_CFG_RB_BKDRHCCP_0_AC64_WOFFSET                0
#define XUSB_CFG_RB_BKDRHCCP_0_AC64_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_AC64_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CFG_RB_BKDRHCCP_0_AC64_SW_DEFAULT             (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_AC64_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CFG_RB_BKDRHCCP_0_AC64_TRUE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_AC64_FALSE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCCP_0_BNC_SHIFT                    _MK_SHIFT_CONST(1)
#define XUSB_CFG_RB_BKDRHCCP_0_BNC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_RB_BKDRHCCP_0_BNC_SHIFT)
#define XUSB_CFG_RB_BKDRHCCP_0_BNC_RANGE                   1:1
#define XUSB_CFG_RB_BKDRHCCP_0_BNC_WOFFSET                 0
#define XUSB_CFG_RB_BKDRHCCP_0_BNC_DEFAULT                 (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_BNC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CFG_RB_BKDRHCCP_0_BNC_SW_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_BNC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CFG_RB_BKDRHCCP_0_BNC_TRUE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_BNC_FALSE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCCP_0_CSZ_SHIFT                    _MK_SHIFT_CONST(2)
#define XUSB_CFG_RB_BKDRHCCP_0_CSZ_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_RB_BKDRHCCP_0_CSZ_SHIFT)
#define XUSB_CFG_RB_BKDRHCCP_0_CSZ_RANGE                   2:2
#define XUSB_CFG_RB_BKDRHCCP_0_CSZ_WOFFSET                 0
#define XUSB_CFG_RB_BKDRHCCP_0_CSZ_DEFAULT                 (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_CSZ_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CFG_RB_BKDRHCCP_0_CSZ_SW_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_CSZ_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CFG_RB_BKDRHCCP_0_CSZ_64B                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_CSZ_32B                     _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCCP_0_PPC_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_CFG_RB_BKDRHCCP_0_PPC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_RB_BKDRHCCP_0_PPC_SHIFT)
#define XUSB_CFG_RB_BKDRHCCP_0_PPC_RANGE                   3:3
#define XUSB_CFG_RB_BKDRHCCP_0_PPC_WOFFSET                 0
#define XUSB_CFG_RB_BKDRHCCP_0_PPC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCCP_0_PPC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CFG_RB_BKDRHCCP_0_PPC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCCP_0_PPC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CFG_RB_BKDRHCCP_0_PPC_TRUE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_PPC_FALSE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCCP_0_PIND_SHIFT                   _MK_SHIFT_CONST(4)
#define XUSB_CFG_RB_BKDRHCCP_0_PIND_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_RB_BKDRHCCP_0_PIND_SHIFT)
#define XUSB_CFG_RB_BKDRHCCP_0_PIND_RANGE                  4:4
#define XUSB_CFG_RB_BKDRHCCP_0_PIND_WOFFSET                0
#define XUSB_CFG_RB_BKDRHCCP_0_PIND_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCCP_0_PIND_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CFG_RB_BKDRHCCP_0_PIND_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCCP_0_PIND_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CFG_RB_BKDRHCCP_0_PIND_TRUE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_PIND_FALSE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCCP_0_LHRC_SHIFT                   _MK_SHIFT_CONST(5)
#define XUSB_CFG_RB_BKDRHCCP_0_LHRC_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_RB_BKDRHCCP_0_LHRC_SHIFT)
#define XUSB_CFG_RB_BKDRHCCP_0_LHRC_RANGE                  5:5
#define XUSB_CFG_RB_BKDRHCCP_0_LHRC_WOFFSET                0
#define XUSB_CFG_RB_BKDRHCCP_0_LHRC_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_LHRC_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CFG_RB_BKDRHCCP_0_LHRC_SW_DEFAULT             (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_LHRC_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CFG_RB_BKDRHCCP_0_LHRC_TRUE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_LHRC_FALSE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCCP_0_LTC_SHIFT                    _MK_SHIFT_CONST(6)
#define XUSB_CFG_RB_BKDRHCCP_0_LTC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_RB_BKDRHCCP_0_LTC_SHIFT)
#define XUSB_CFG_RB_BKDRHCCP_0_LTC_RANGE                   6:6
#define XUSB_CFG_RB_BKDRHCCP_0_LTC_WOFFSET                 0
#define XUSB_CFG_RB_BKDRHCCP_0_LTC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCCP_0_LTC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CFG_RB_BKDRHCCP_0_LTC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCCP_0_LTC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CFG_RB_BKDRHCCP_0_LTC_TRUE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_LTC_FALSE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCCP_0_NSS_SHIFT                    _MK_SHIFT_CONST(7)
#define XUSB_CFG_RB_BKDRHCCP_0_NSS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_RB_BKDRHCCP_0_NSS_SHIFT)
#define XUSB_CFG_RB_BKDRHCCP_0_NSS_RANGE                   7:7
#define XUSB_CFG_RB_BKDRHCCP_0_NSS_WOFFSET                 0
#define XUSB_CFG_RB_BKDRHCCP_0_NSS_DEFAULT                 (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_NSS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CFG_RB_BKDRHCCP_0_NSS_SW_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_NSS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CFG_RB_BKDRHCCP_0_NSS_TRUE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_NSS_FALSE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCCP_0_PAE_SHIFT                    _MK_SHIFT_CONST(8)
#define XUSB_CFG_RB_BKDRHCCP_0_PAE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_RB_BKDRHCCP_0_PAE_SHIFT)
#define XUSB_CFG_RB_BKDRHCCP_0_PAE_RANGE                   8:8
#define XUSB_CFG_RB_BKDRHCCP_0_PAE_WOFFSET                 0
#define XUSB_CFG_RB_BKDRHCCP_0_PAE_DEFAULT                 (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_PAE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CFG_RB_BKDRHCCP_0_PAE_SW_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_PAE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CFG_RB_BKDRHCCP_0_PAE_TRUE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_RB_BKDRHCCP_0_PAE_FALSE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCCP_0_RSVD_SHIFT                   _MK_SHIFT_CONST(9)
#define XUSB_CFG_RB_BKDRHCCP_0_RSVD_FIELD                  (_MK_SHIFT_CONST(0x7) << XUSB_CFG_RB_BKDRHCCP_0_RSVD_SHIFT)
#define XUSB_CFG_RB_BKDRHCCP_0_RSVD_RANGE                  11:9
#define XUSB_CFG_RB_BKDRHCCP_0_RSVD_WOFFSET                0
#define XUSB_CFG_RB_BKDRHCCP_0_RSVD_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCCP_0_RSVD_DEFAULT_MASK           (_MK_MASK_CONST(0x7)
#define XUSB_CFG_RB_BKDRHCCP_0_RSVD_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCCP_0_RSVD_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x7)
#define XUSB_CFG_RB_BKDRHCCP_0_RSVD_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRHCCP_0_MAXPSASIZE_SHIFT             _MK_SHIFT_CONST(12)
#define XUSB_CFG_RB_BKDRHCCP_0_MAXPSASIZE_FIELD            (_MK_SHIFT_CONST(0xf) << XUSB_CFG_RB_BKDRHCCP_0_MAXPSASIZE_SHIFT)
#define XUSB_CFG_RB_BKDRHCCP_0_MAXPSASIZE_RANGE            15:12
#define XUSB_CFG_RB_BKDRHCCP_0_MAXPSASIZE_WOFFSET          0
#define XUSB_CFG_RB_BKDRHCCP_0_MAXPSASIZE_DEFAULT          (_MK_MASK_CONST(0x0000000F)
#define XUSB_CFG_RB_BKDRHCCP_0_MAXPSASIZE_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_CFG_RB_BKDRHCCP_0_MAXPSASIZE_SW_DEFAULT       (_MK_MASK_CONST(0x0000000F)
#define XUSB_CFG_RB_BKDRHCCP_0_MAXPSASIZE_SW_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_CFG_RB_BKDRHCCP_0_MAXPSASIZE_INIT             _MK_ENUM_CONST(0x0000000F)
#define XUSB_CFG_RB_BKDRHCCP_0_XECP_SHIFT                   _MK_SHIFT_CONST(16)
#define XUSB_CFG_RB_BKDRHCCP_0_XECP_FIELD                  (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_RB_BKDRHCCP_0_XECP_SHIFT)
#define XUSB_CFG_RB_BKDRHCCP_0_XECP_RANGE                  31:16
#define XUSB_CFG_RB_BKDRHCCP_0_XECP_WOFFSET                0
#define XUSB_CFG_RB_BKDRHCCP_0_XECP_DEFAULT                (_MK_MASK_CONST(0x00000180)
#define XUSB_CFG_RB_BKDRHCCP_0_XECP_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_RB_BKDRHCCP_0_XECP_SW_DEFAULT             (_MK_MASK_CONST(0x00000180)
#define XUSB_CFG_RB_BKDRHCCP_0_XECP_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_RB_BKDRHCCP_0_XECP_INIT                   _MK_ENUM_CONST(0x00000180)
#define XUSB_CFG_RB_BKDRDBOFF_0                            _MK_ADDR_CONST(0x00000614)
#define XUSB_CFG_RB_BKDRDBOFF_0_SECURE                     0
#define XUSB_CFG_RB_BKDRDBOFF_0_WORD_COUNT                 1
#define XUSB_CFG_RB_BKDRDBOFF_0_RESET_VAL                  _MK_MASK_CONST(0xc00)
#define XUSB_CFG_RB_BKDRDBOFF_0_RESET_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRDBOFF_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0xc00)
#define XUSB_CFG_RB_BKDRDBOFF_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRDBOFF_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRDBOFF_0_WRITE_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRDBOFF_0_RSVD_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_RB_BKDRDBOFF_0_RSVD_FIELD                 (_MK_SHIFT_CONST(0x3) << XUSB_CFG_RB_BKDRDBOFF_0_RSVD_SHIFT)
#define XUSB_CFG_RB_BKDRDBOFF_0_RSVD_RANGE                 1:0
#define XUSB_CFG_RB_BKDRDBOFF_0_RSVD_WOFFSET               0
#define XUSB_CFG_RB_BKDRDBOFF_0_RSVD_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRDBOFF_0_RSVD_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_CFG_RB_BKDRDBOFF_0_RSVD_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRDBOFF_0_RSVD_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x3)
#define XUSB_CFG_RB_BKDRDBOFF_0_RSVD_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRDBOFF_0_OFFSET_SHIFT                _MK_SHIFT_CONST(2)
#define XUSB_CFG_RB_BKDRDBOFF_0_OFFSET_FIELD               (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_RB_BKDRDBOFF_0_OFFSET_SHIFT)
#define XUSB_CFG_RB_BKDRDBOFF_0_OFFSET_RANGE               31:2
#define XUSB_CFG_RB_BKDRDBOFF_0_OFFSET_WOFFSET             0
#define XUSB_CFG_RB_BKDRDBOFF_0_OFFSET_DEFAULT             (_MK_MASK_CONST(0x00000300)
#define XUSB_CFG_RB_BKDRDBOFF_0_OFFSET_DEFAULT_MASK        (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_RB_BKDRDBOFF_0_OFFSET_SW_DEFAULT          (_MK_MASK_CONST(0x00000300)
#define XUSB_CFG_RB_BKDRDBOFF_0_OFFSET_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_RB_BKDRDBOFF_0_OFFSET_INIT                _MK_ENUM_CONST(0x00000300)
#define XUSB_CFG_RB_BKDRRTSOFF_0                           _MK_ADDR_CONST(0x00000618)
#define XUSB_CFG_RB_BKDRRTSOFF_0_SECURE                    0
#define XUSB_CFG_RB_BKDRRTSOFF_0_WORD_COUNT                1
#define XUSB_CFG_RB_BKDRRTSOFF_0_RESET_VAL                 _MK_MASK_CONST(0x800)
#define XUSB_CFG_RB_BKDRRTSOFF_0_RESET_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRRTSOFF_0_SW_DEFAULT_VAL            _MK_MASK_CONST(0x800)
#define XUSB_CFG_RB_BKDRRTSOFF_0_SW_DEFAULT_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRRTSOFF_0_READ_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRRTSOFF_0_WRITE_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRRTSOFF_0_RSVD_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_CFG_RB_BKDRRTSOFF_0_RSVD_FIELD                (_MK_SHIFT_CONST(0x1f) << XUSB_CFG_RB_BKDRRTSOFF_0_RSVD_SHIFT)
#define XUSB_CFG_RB_BKDRRTSOFF_0_RSVD_RANGE                4:0
#define XUSB_CFG_RB_BKDRRTSOFF_0_RSVD_WOFFSET              0
#define XUSB_CFG_RB_BKDRRTSOFF_0_RSVD_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRRTSOFF_0_RSVD_DEFAULT_MASK         (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_RB_BKDRRTSOFF_0_RSVD_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRRTSOFF_0_RSVD_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_RB_BKDRRTSOFF_0_RSVD_00                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRRTSOFF_0_OFFSET_SHIFT               _MK_SHIFT_CONST(5)
#define XUSB_CFG_RB_BKDRRTSOFF_0_OFFSET_FIELD              (_MK_SHIFT_CONST(0x7ffffff) << XUSB_CFG_RB_BKDRRTSOFF_0_OFFSET_SHIFT)
#define XUSB_CFG_RB_BKDRRTSOFF_0_OFFSET_RANGE              31:5
#define XUSB_CFG_RB_BKDRRTSOFF_0_OFFSET_WOFFSET            0
#define XUSB_CFG_RB_BKDRRTSOFF_0_OFFSET_DEFAULT            (_MK_MASK_CONST(0x00000040)
#define XUSB_CFG_RB_BKDRRTSOFF_0_OFFSET_DEFAULT_MASK       (_MK_MASK_CONST(0x7ffffff)
#define XUSB_CFG_RB_BKDRRTSOFF_0_OFFSET_SW_DEFAULT         (_MK_MASK_CONST(0x00000040)
#define XUSB_CFG_RB_BKDRRTSOFF_0_OFFSET_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ffffff)
#define XUSB_CFG_RB_BKDRRTSOFF_0_OFFSET_INIT               _MK_ENUM_CONST(0x00000040)
#define XUSB_CFG_RB_BKDRRSVD0_0                            _MK_ADDR_CONST(0x0000061C)
#define XUSB_CFG_RB_BKDRRSVD0_0_SECURE                     0
#define XUSB_CFG_RB_BKDRRSVD0_0_WORD_COUNT                 1
#define XUSB_CFG_RB_BKDRRSVD0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CFG_RB_BKDRRSVD0_0_RESET_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRRSVD0_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CFG_RB_BKDRRSVD0_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRRSVD0_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRRSVD0_0_WRITE_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRRSVD0_0_F_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_CFG_RB_BKDRRSVD0_0_F_FIELD                    (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_RB_BKDRRSVD0_0_F_SHIFT)
#define XUSB_CFG_RB_BKDRRSVD0_0_F_RANGE                    31:0
#define XUSB_CFG_RB_BKDRRSVD0_0_F_WOFFSET                  0
#define XUSB_CFG_RB_BKDRRSVD0_0_F_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRRSVD0_0_F_DEFAULT_MASK             (_MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRRSVD0_0_F_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_RB_BKDRRSVD0_0_F_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_RB_BKDRRSVD0_0_F_00                       _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_RB_COUNT0_0                               _MK_ADDR_CONST(0x00000620)
#define XUSB_CFG_RB_COUNT0_0_SECURE                        0
#define XUSB_CFG_RB_COUNT0_0_WORD_COUNT                    1
#define XUSB_CFG_RB_COUNT0_0_RESET_VAL                     _MK_MASK_CONST(0x26)
#define XUSB_CFG_RB_COUNT0_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define XUSB_CFG_RB_COUNT0_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x26)
#define XUSB_CFG_RB_COUNT0_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0xff)
#define XUSB_CFG_RB_COUNT0_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define XUSB_CFG_RB_COUNT0_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define XUSB_CFG_RB_COUNT0_0_IMOD_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_CFG_RB_COUNT0_0_IMOD_FIELD                    (_MK_SHIFT_CONST(0xff) << XUSB_CFG_RB_COUNT0_0_IMOD_SHIFT)
#define XUSB_CFG_RB_COUNT0_0_IMOD_RANGE                    7:0
#define XUSB_CFG_RB_COUNT0_0_IMOD_WOFFSET                  0
#define XUSB_CFG_RB_COUNT0_0_IMOD_DEFAULT                  (_MK_MASK_CONST(0x00000026)
#define XUSB_CFG_RB_COUNT0_0_IMOD_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_CFG_RB_COUNT0_0_IMOD_SW_DEFAULT               (_MK_MASK_CONST(0x00000026)
#define XUSB_CFG_RB_COUNT0_0_IMOD_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xff)
#define XUSB_CFG_RB_COUNT0_0_IMOD_250NS                    _MK_ENUM_CONST(0x00000026)
#define XUSB_CFG_SSBX_CTRL_0                               _MK_ADDR_CONST(0x00000600)
#define XUSB_CFG_SSBX_CTRL_0_SECURE                        0
#define XUSB_CFG_SSBX_CTRL_0_WORD_COUNT                    1
#define XUSB_CFG_SSBX_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x60)
#define XUSB_CFG_SSBX_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x7f)
#define XUSB_CFG_SSBX_CTRL_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x60)
#define XUSB_CFG_SSBX_CTRL_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0x7f)
#define XUSB_CFG_SSBX_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x7f)
#define XUSB_CFG_SSBX_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x7f)
#define XUSB_CFG_SSBX_CTRL_0_DIS_ASYNC_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSBX_CTRL_0_DIS_ASYNC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_CTRL_0_DIS_ASYNC_SHIFT)
#define XUSB_CFG_SSBX_CTRL_0_DIS_ASYNC_RANGE               0:0
#define XUSB_CFG_SSBX_CTRL_0_DIS_ASYNC_WOFFSET             0
#define XUSB_CFG_SSBX_CTRL_0_DIS_ASYNC_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_CTRL_0_DIS_ASYNC_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_CTRL_0_DIS_ASYNC_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_CTRL_0_DIS_ASYNC_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_CTRL_0_DIS_ASYNC_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_CTRL_0_DIS_ASYNC_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSBX_CTRL_0_DIS_PRDC_SHIFT                 _MK_SHIFT_CONST(1)
#define XUSB_CFG_SSBX_CTRL_0_DIS_PRDC_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_CTRL_0_DIS_PRDC_SHIFT)
#define XUSB_CFG_SSBX_CTRL_0_DIS_PRDC_RANGE                1:1
#define XUSB_CFG_SSBX_CTRL_0_DIS_PRDC_WOFFSET              0
#define XUSB_CFG_SSBX_CTRL_0_DIS_PRDC_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_CTRL_0_DIS_PRDC_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_CTRL_0_DIS_PRDC_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_CTRL_0_DIS_PRDC_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_CTRL_0_DIS_PRDC_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_CTRL_0_DIS_PRDC_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSBX_CTRL_0_DIS_OUT_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_CFG_SSBX_CTRL_0_DIS_OUT_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_CTRL_0_DIS_OUT_SHIFT)
#define XUSB_CFG_SSBX_CTRL_0_DIS_OUT_RANGE                 2:2
#define XUSB_CFG_SSBX_CTRL_0_DIS_OUT_WOFFSET               0
#define XUSB_CFG_SSBX_CTRL_0_DIS_OUT_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_CTRL_0_DIS_OUT_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_CTRL_0_DIS_OUT_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_CTRL_0_DIS_OUT_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_CTRL_0_DIS_OUT_FALSE                 _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_CTRL_0_DIS_OUT_TRUE                  _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSBX_CTRL_0_DIS_IN_SHIFT                   _MK_SHIFT_CONST(3)
#define XUSB_CFG_SSBX_CTRL_0_DIS_IN_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_CTRL_0_DIS_IN_SHIFT)
#define XUSB_CFG_SSBX_CTRL_0_DIS_IN_RANGE                  3:3
#define XUSB_CFG_SSBX_CTRL_0_DIS_IN_WOFFSET                0
#define XUSB_CFG_SSBX_CTRL_0_DIS_IN_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_CTRL_0_DIS_IN_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_CTRL_0_DIS_IN_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_CTRL_0_DIS_IN_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_CTRL_0_DIS_IN_FALSE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_CTRL_0_DIS_IN_TRUE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSBX_CTRL_0_CTX_FORCE_FETCH_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CFG_SSBX_CTRL_0_CTX_FORCE_FETCH_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_CTRL_0_CTX_FORCE_FETCH_SHIFT)
#define XUSB_CFG_SSBX_CTRL_0_CTX_FORCE_FETCH_RANGE         4:4
#define XUSB_CFG_SSBX_CTRL_0_CTX_FORCE_FETCH_WOFFSET       0
#define XUSB_CFG_SSBX_CTRL_0_CTX_FORCE_FETCH_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_CTRL_0_CTX_FORCE_FETCH_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_CTRL_0_CTX_FORCE_FETCH_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_CTRL_0_CTX_FORCE_FETCH_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_CTRL_0_CTX_FORCE_FETCH_FALSE         _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_CTRL_0_CTX_FORCE_FETCH_TRUE          _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSBX_CTRL_0_LOCAL_ROTATE_SHIFT             _MK_SHIFT_CONST(5)
#define XUSB_CFG_SSBX_CTRL_0_LOCAL_ROTATE_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_CTRL_0_LOCAL_ROTATE_SHIFT)
#define XUSB_CFG_SSBX_CTRL_0_LOCAL_ROTATE_RANGE            5:5
#define XUSB_CFG_SSBX_CTRL_0_LOCAL_ROTATE_WOFFSET          0
#define XUSB_CFG_SSBX_CTRL_0_LOCAL_ROTATE_DEFAULT          (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_CTRL_0_LOCAL_ROTATE_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_CTRL_0_LOCAL_ROTATE_SW_DEFAULT       (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_CTRL_0_LOCAL_ROTATE_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_CTRL_0_LOCAL_ROTATE_DIS              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_CTRL_0_LOCAL_ROTATE_EN               _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSBX_CTRL_0_CYA_RTY_SHIFT                  _MK_SHIFT_CONST(6)
#define XUSB_CFG_SSBX_CTRL_0_CYA_RTY_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_CTRL_0_CYA_RTY_SHIFT)
#define XUSB_CFG_SSBX_CTRL_0_CYA_RTY_RANGE                 6:6
#define XUSB_CFG_SSBX_CTRL_0_CYA_RTY_WOFFSET               0
#define XUSB_CFG_SSBX_CTRL_0_CYA_RTY_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_CTRL_0_CYA_RTY_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_CTRL_0_CYA_RTY_SW_DEFAULT            (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_CTRL_0_CYA_RTY_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_CTRL_0_CYA_RTY_DIS                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_CTRL_0_CYA_RTY_EN                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSBX_PING_0                               _MK_ADDR_CONST(0x00000604)
#define XUSB_CFG_SSBX_PING_0_SECURE                        0
#define XUSB_CFG_SSBX_PING_0_WORD_COUNT                    1
#define XUSB_CFG_SSBX_PING_0_RESET_VAL                     _MK_MASK_CONST(0x805)
#define XUSB_CFG_SSBX_PING_0_RESET_MASK                    _MK_MASK_CONST(0xff07)
#define XUSB_CFG_SSBX_PING_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x805)
#define XUSB_CFG_SSBX_PING_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0xff07)
#define XUSB_CFG_SSBX_PING_0_READ_MASK                     _MK_MASK_CONST(0xff07)
#define XUSB_CFG_SSBX_PING_0_WRITE_MASK                    _MK_MASK_CONST(0xff07)
#define XUSB_CFG_SSBX_PING_0_ACCEL_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSBX_PING_0_ACCEL_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_PING_0_ACCEL_SHIFT)
#define XUSB_CFG_SSBX_PING_0_ACCEL_RANGE                   0:0
#define XUSB_CFG_SSBX_PING_0_ACCEL_WOFFSET                 0
#define XUSB_CFG_SSBX_PING_0_ACCEL_DEFAULT                 (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_PING_0_ACCEL_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_PING_0_ACCEL_SW_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_PING_0_ACCEL_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_PING_0_ACCEL_OFF                     _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_PING_0_ACCEL_ON                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSBX_PING_0_GUESS_SHIFT                    _MK_SHIFT_CONST(1)
#define XUSB_CFG_SSBX_PING_0_GUESS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_PING_0_GUESS_SHIFT)
#define XUSB_CFG_SSBX_PING_0_GUESS_RANGE                   1:1
#define XUSB_CFG_SSBX_PING_0_GUESS_WOFFSET                 0
#define XUSB_CFG_SSBX_PING_0_GUESS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_PING_0_GUESS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_PING_0_GUESS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_PING_0_GUESS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_PING_0_GUESS_OFF                     _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_PING_0_GUESS_ON                      _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSBX_PING_0_CMPL_SHIFT                     _MK_SHIFT_CONST(2)
#define XUSB_CFG_SSBX_PING_0_CMPL_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_PING_0_CMPL_SHIFT)
#define XUSB_CFG_SSBX_PING_0_CMPL_RANGE                    2:2
#define XUSB_CFG_SSBX_PING_0_CMPL_WOFFSET                  0
#define XUSB_CFG_SSBX_PING_0_CMPL_DEFAULT                  (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_PING_0_CMPL_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_PING_0_CMPL_SW_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_PING_0_CMPL_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_PING_0_CMPL_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_PING_0_CMPL_ON                       _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSBX_PING_0_INV_DURATION_SHIFT             _MK_SHIFT_CONST(8)
#define XUSB_CFG_SSBX_PING_0_INV_DURATION_FIELD            (_MK_SHIFT_CONST(0xff) << XUSB_CFG_SSBX_PING_0_INV_DURATION_SHIFT)
#define XUSB_CFG_SSBX_PING_0_INV_DURATION_RANGE            15:8
#define XUSB_CFG_SSBX_PING_0_INV_DURATION_WOFFSET          0
#define XUSB_CFG_SSBX_PING_0_INV_DURATION_DEFAULT          (_MK_MASK_CONST(0x00000008)
#define XUSB_CFG_SSBX_PING_0_INV_DURATION_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSBX_PING_0_INV_DURATION_SW_DEFAULT       (_MK_MASK_CONST(0x00000008)
#define XUSB_CFG_SSBX_PING_0_INV_DURATION_SW_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSBX_PING_0_INV_DURATION_INIT             _MK_ENUM_CONST(0x00000008)
#define XUSB_CFG_SSBX_THREADS_0                            _MK_ADDR_CONST(0x00000608)
#define XUSB_CFG_SSBX_THREADS_0_SECURE                     0
#define XUSB_CFG_SSBX_THREADS_0_WORD_COUNT                 1
#define XUSB_CFG_SSBX_THREADS_0_RESET_VAL                  _MK_MASK_CONST(0x20200)
#define XUSB_CFG_SSBX_THREADS_0_RESET_MASK                 _MK_MASK_CONST(0x3f3f3f)
#define XUSB_CFG_SSBX_THREADS_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x20200)
#define XUSB_CFG_SSBX_THREADS_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x3f3f3f)
#define XUSB_CFG_SSBX_THREADS_0_READ_MASK                  _MK_MASK_CONST(0x3f3f3f)
#define XUSB_CFG_SSBX_THREADS_0_WRITE_MASK                 _MK_MASK_CONST(0x3f3f3f)
#define XUSB_CFG_SSBX_THREADS_0_MAX_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSBX_THREADS_0_MAX_FIELD                  (_MK_SHIFT_CONST(0x3f) << XUSB_CFG_SSBX_THREADS_0_MAX_SHIFT)
#define XUSB_CFG_SSBX_THREADS_0_MAX_RANGE                  5:0
#define XUSB_CFG_SSBX_THREADS_0_MAX_WOFFSET                0
#define XUSB_CFG_SSBX_THREADS_0_MAX_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_THREADS_0_MAX_DEFAULT_MASK           (_MK_MASK_CONST(0x3f)
#define XUSB_CFG_SSBX_THREADS_0_MAX_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_THREADS_0_MAX_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3f)
#define XUSB_CFG_SSBX_THREADS_0_MAX_INIT                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_THREADS_0_MAX_IN_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_CFG_SSBX_THREADS_0_MAX_IN_FIELD               (_MK_SHIFT_CONST(0x3f) << XUSB_CFG_SSBX_THREADS_0_MAX_IN_SHIFT)
#define XUSB_CFG_SSBX_THREADS_0_MAX_IN_RANGE               13:8
#define XUSB_CFG_SSBX_THREADS_0_MAX_IN_WOFFSET             0
#define XUSB_CFG_SSBX_THREADS_0_MAX_IN_DEFAULT             (_MK_MASK_CONST(0x00000002)
#define XUSB_CFG_SSBX_THREADS_0_MAX_IN_DEFAULT_MASK        (_MK_MASK_CONST(0x3f)
#define XUSB_CFG_SSBX_THREADS_0_MAX_IN_SW_DEFAULT          (_MK_MASK_CONST(0x00000002)
#define XUSB_CFG_SSBX_THREADS_0_MAX_IN_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x3f)
#define XUSB_CFG_SSBX_THREADS_0_MAX_IN_INIT                _MK_ENUM_CONST(0x00000002)
#define XUSB_CFG_SSBX_THREADS_0_MAX_OUT_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_CFG_SSBX_THREADS_0_MAX_OUT_FIELD              (_MK_SHIFT_CONST(0x3f) << XUSB_CFG_SSBX_THREADS_0_MAX_OUT_SHIFT)
#define XUSB_CFG_SSBX_THREADS_0_MAX_OUT_RANGE              21:16
#define XUSB_CFG_SSBX_THREADS_0_MAX_OUT_WOFFSET            0
#define XUSB_CFG_SSBX_THREADS_0_MAX_OUT_DEFAULT            (_MK_MASK_CONST(0x00000002)
#define XUSB_CFG_SSBX_THREADS_0_MAX_OUT_DEFAULT_MASK       (_MK_MASK_CONST(0x3f)
#define XUSB_CFG_SSBX_THREADS_0_MAX_OUT_SW_DEFAULT         (_MK_MASK_CONST(0x00000002)
#define XUSB_CFG_SSBX_THREADS_0_MAX_OUT_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3f)
#define XUSB_CFG_SSBX_THREADS_0_MAX_OUT_INIT               _MK_ENUM_CONST(0x00000002)
#define XUSB_CFG_SSBX_TRBFETCH_0                           _MK_ADDR_CONST(0x0000060C)
#define XUSB_CFG_SSBX_TRBFETCH_0_SECURE                    0
#define XUSB_CFG_SSBX_TRBFETCH_0_WORD_COUNT                1
#define XUSB_CFG_SSBX_TRBFETCH_0_RESET_VAL                 _MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_TRBFETCH_0_RESET_MASK                _MK_MASK_CONST(0xf)
#define XUSB_CFG_SSBX_TRBFETCH_0_SW_DEFAULT_VAL            _MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_TRBFETCH_0_SW_DEFAULT_MASK           _MK_MASK_CONST(0xf)
#define XUSB_CFG_SSBX_TRBFETCH_0_READ_MASK                 _MK_MASK_CONST(0xf)
#define XUSB_CFG_SSBX_TRBFETCH_0_WRITE_MASK                _MK_MASK_CONST(0xf)
#define XUSB_CFG_SSBX_TRBFETCH_0_NUMSKIP_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSBX_TRBFETCH_0_NUMSKIP_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_CFG_SSBX_TRBFETCH_0_NUMSKIP_SHIFT)
#define XUSB_CFG_SSBX_TRBFETCH_0_NUMSKIP_RANGE             1:0
#define XUSB_CFG_SSBX_TRBFETCH_0_NUMSKIP_WOFFSET           0
#define XUSB_CFG_SSBX_TRBFETCH_0_NUMSKIP_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_TRBFETCH_0_NUMSKIP_DEFAULT_MASK      (_MK_MASK_CONST(0x3)
#define XUSB_CFG_SSBX_TRBFETCH_0_NUMSKIP_SW_DEFAULT        (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_TRBFETCH_0_NUMSKIP_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x3)
#define XUSB_CFG_SSBX_TRBFETCH_0_NUMSKIP_INIT              _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSBX_TRBFETCH_0_IDT_IN_SHIFT               _MK_SHIFT_CONST(2)
#define XUSB_CFG_SSBX_TRBFETCH_0_IDT_IN_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_TRBFETCH_0_IDT_IN_SHIFT)
#define XUSB_CFG_SSBX_TRBFETCH_0_IDT_IN_RANGE              2:2
#define XUSB_CFG_SSBX_TRBFETCH_0_IDT_IN_WOFFSET            0
#define XUSB_CFG_SSBX_TRBFETCH_0_IDT_IN_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_TRBFETCH_0_IDT_IN_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_TRBFETCH_0_IDT_IN_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_TRBFETCH_0_IDT_IN_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_TRBFETCH_0_IDT_IN_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_TRBFETCH_0_ISOBURST2_SHIFT            _MK_SHIFT_CONST(3)
#define XUSB_CFG_SSBX_TRBFETCH_0_ISOBURST2_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_TRBFETCH_0_ISOBURST2_SHIFT)
#define XUSB_CFG_SSBX_TRBFETCH_0_ISOBURST2_RANGE           3:3
#define XUSB_CFG_SSBX_TRBFETCH_0_ISOBURST2_WOFFSET         0
#define XUSB_CFG_SSBX_TRBFETCH_0_ISOBURST2_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_TRBFETCH_0_ISOBURST2_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_TRBFETCH_0_ISOBURST2_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_TRBFETCH_0_ISOBURST2_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_TRBFETCH_0_ISOBURST2_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_DATABUF_0                            _MK_ADDR_CONST(0x00000610)
#define XUSB_CFG_SSBX_DATABUF_0_SECURE                     0
#define XUSB_CFG_SSBX_DATABUF_0_WORD_COUNT                 1
#define XUSB_CFG_SSBX_DATABUF_0_RESET_VAL                  _MK_MASK_CONST(0x404)
#define XUSB_CFG_SSBX_DATABUF_0_RESET_MASK                 _MK_MASK_CONST(0x3f3f)
#define XUSB_CFG_SSBX_DATABUF_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x404)
#define XUSB_CFG_SSBX_DATABUF_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x3f3f)
#define XUSB_CFG_SSBX_DATABUF_0_READ_MASK                  _MK_MASK_CONST(0x3f3f)
#define XUSB_CFG_SSBX_DATABUF_0_WRITE_MASK                 _MK_MASK_CONST(0x3f3f)
#define XUSB_CFG_SSBX_DATABUF_0_MAXIN_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSBX_DATABUF_0_MAXIN_FIELD                (_MK_SHIFT_CONST(0x3f) << XUSB_CFG_SSBX_DATABUF_0_MAXIN_SHIFT)
#define XUSB_CFG_SSBX_DATABUF_0_MAXIN_RANGE                5:0
#define XUSB_CFG_SSBX_DATABUF_0_MAXIN_WOFFSET              0
#define XUSB_CFG_SSBX_DATABUF_0_MAXIN_DEFAULT              (_MK_MASK_CONST(0x00000004)
#define XUSB_CFG_SSBX_DATABUF_0_MAXIN_DEFAULT_MASK         (_MK_MASK_CONST(0x3f)
#define XUSB_CFG_SSBX_DATABUF_0_MAXIN_SW_DEFAULT           (_MK_MASK_CONST(0x00000004)
#define XUSB_CFG_SSBX_DATABUF_0_MAXIN_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x3f)
#define XUSB_CFG_SSBX_DATABUF_0_MAXIN_INIT                 _MK_ENUM_CONST(0x00000004)
#define XUSB_CFG_SSBX_DATABUF_0_MAXOUT_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_CFG_SSBX_DATABUF_0_MAXOUT_FIELD               (_MK_SHIFT_CONST(0x3f) << XUSB_CFG_SSBX_DATABUF_0_MAXOUT_SHIFT)
#define XUSB_CFG_SSBX_DATABUF_0_MAXOUT_RANGE               13:8
#define XUSB_CFG_SSBX_DATABUF_0_MAXOUT_WOFFSET             0
#define XUSB_CFG_SSBX_DATABUF_0_MAXOUT_DEFAULT             (_MK_MASK_CONST(0x00000004)
#define XUSB_CFG_SSBX_DATABUF_0_MAXOUT_DEFAULT_MASK        (_MK_MASK_CONST(0x3f)
#define XUSB_CFG_SSBX_DATABUF_0_MAXOUT_SW_DEFAULT          (_MK_MASK_CONST(0x00000004)
#define XUSB_CFG_SSBX_DATABUF_0_MAXOUT_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x3f)
#define XUSB_CFG_SSBX_DATABUF_0_MAXOUT_INIT                _MK_ENUM_CONST(0x00000004)
#define XUSB_CFG_SSBX_UPSTREAM0_0                          _MK_ADDR_CONST(0x00000614)
#define XUSB_CFG_SSBX_UPSTREAM0_0_SECURE                   0
#define XUSB_CFG_SSBX_UPSTREAM0_0_WORD_COUNT               1
#define XUSB_CFG_SSBX_UPSTREAM0_0_RESET_VAL                _MK_MASK_CONST(0x4040404)
#define XUSB_CFG_SSBX_UPSTREAM0_0_RESET_MASK               _MK_MASK_CONST(0xe0e0e0e)
#define XUSB_CFG_SSBX_UPSTREAM0_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x4040404)
#define XUSB_CFG_SSBX_UPSTREAM0_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xe0e0e0e)
#define XUSB_CFG_SSBX_UPSTREAM0_0_READ_MASK                _MK_MASK_CONST(0xe0e0e0e)
#define XUSB_CFG_SSBX_UPSTREAM0_0_WRITE_MASK               _MK_MASK_CONST(0xe0e0e0e)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_NS_SHIFT     _MK_SHIFT_CONST(1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_NS_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_NS_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_NS_RANGE    1:1
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_NS_WOFFSET  0
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_NS_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_NS_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_NS_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_NS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_NS_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_RO_SHIFT     _MK_SHIFT_CONST(2)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_RO_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_RO_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_RO_RANGE    2:2
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_RO_WOFFSET  0
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_RO_DEFAULT  (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_RO_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_RO_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_RO_INIT     _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_TC_SHIFT     _MK_SHIFT_CONST(3)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_TC_FIELD    (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_TC_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_TC_RANGE    3:3
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_TC_WOFFSET  0
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_TC_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_TC_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_TC_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_TC_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCIN_FETCH_TC_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_NS_SHIFT    _MK_SHIFT_CONST(9)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_NS_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_NS_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_NS_RANGE   9:9
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_NS_WOFFSET 0
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_NS_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_NS_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_NS_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_NS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_NS_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_RO_SHIFT    _MK_SHIFT_CONST(10)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_RO_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_RO_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_RO_RANGE   10:10
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_RO_WOFFSET 0
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_RO_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_RO_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_RO_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_RO_INIT    _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_TC_SHIFT    _MK_SHIFT_CONST(11)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_TC_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_TC_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_TC_RANGE   11:11
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_TC_WOFFSET 0
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_TC_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_TC_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_TC_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_TC_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_PRDCOUT_FETCH_TC_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_NS_SHIFT    _MK_SHIFT_CONST(17)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_NS_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_NS_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_NS_RANGE   17:17
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_NS_WOFFSET 0
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_NS_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_NS_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_NS_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_NS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_NS_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_RO_SHIFT    _MK_SHIFT_CONST(18)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_RO_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_RO_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_RO_RANGE   18:18
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_RO_WOFFSET 0
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_RO_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_RO_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_RO_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_RO_INIT    _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_TC_SHIFT    _MK_SHIFT_CONST(19)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_TC_FIELD   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_TC_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_TC_RANGE   19:19
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_TC_WOFFSET 0
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_TC_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_TC_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_TC_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_TC_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCIN_FETCH_TC_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_NS_SHIFT   _MK_SHIFT_CONST(25)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_NS_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_NS_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_NS_RANGE  25:25
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_NS_WOFFSET 0
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_NS_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_NS_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_NS_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_NS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_NS_INIT   _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_RO_SHIFT   _MK_SHIFT_CONST(26)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_RO_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_RO_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_RO_RANGE  26:26
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_RO_WOFFSET 0
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_RO_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_RO_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_RO_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_RO_INIT   _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_TC_SHIFT   _MK_SHIFT_CONST(27)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_TC_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_TC_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_TC_RANGE  27:27
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_TC_WOFFSET 0
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_TC_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_TC_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_TC_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_TC_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM0_0_ASYNCOUT_FETCH_TC_INIT   _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0                          _MK_ADDR_CONST(0x00000618)
#define XUSB_CFG_SSBX_UPSTREAM1_0_SECURE                   0
#define XUSB_CFG_SSBX_UPSTREAM1_0_WORD_COUNT               1
#define XUSB_CFG_SSBX_UPSTREAM1_0_RESET_VAL                _MK_MASK_CONST(0x400)
#define XUSB_CFG_SSBX_UPSTREAM1_0_RESET_MASK               _MK_MASK_CONST(0xe0e0e0e)
#define XUSB_CFG_SSBX_UPSTREAM1_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x400)
#define XUSB_CFG_SSBX_UPSTREAM1_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xe0e0e0e)
#define XUSB_CFG_SSBX_UPSTREAM1_0_READ_MASK                _MK_MASK_CONST(0xe0e0e0e)
#define XUSB_CFG_SSBX_UPSTREAM1_0_WRITE_MASK               _MK_MASK_CONST(0xe0e0e0e)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_NS_SHIFT            _MK_SHIFT_CONST(1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_NS_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_NS_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_NS_RANGE           1:1
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_NS_WOFFSET         0
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_NS_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_NS_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_NS_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_NS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_NS_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_RO_SHIFT            _MK_SHIFT_CONST(2)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_RO_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_RO_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_RO_RANGE           2:2
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_RO_WOFFSET         0
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_RO_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_RO_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_RO_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_RO_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_TC_SHIFT            _MK_SHIFT_CONST(3)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_TC_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_TC_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_TC_RANGE           3:3
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_TC_WOFFSET         0
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_TC_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_TC_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_TC_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_TC_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_COMPL_TC_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_NS_SHIFT        _MK_SHIFT_CONST(9)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_NS_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_NS_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_NS_RANGE       9:9
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_NS_WOFFSET     0
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_NS_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_NS_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_NS_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_NS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_NS_INIT        _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_RO_SHIFT        _MK_SHIFT_CONST(10)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_RO_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_RO_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_RO_RANGE       10:10
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_RO_WOFFSET     0
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_RO_DEFAULT     (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_RO_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_RO_SW_DEFAULT  (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_RO_INIT        _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_TC_SHIFT        _MK_SHIFT_CONST(11)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_TC_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_TC_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_TC_RANGE       11:11
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_TC_WOFFSET     0
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_TC_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_TC_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_TC_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_TC_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGFETCH_TC_INIT        _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_NS_SHIFT        _MK_SHIFT_CONST(17)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_NS_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_NS_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_NS_RANGE       17:17
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_NS_WOFFSET     0
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_NS_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_NS_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_NS_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_NS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_NS_INIT        _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_RO_SHIFT        _MK_SHIFT_CONST(18)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_RO_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_RO_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_RO_RANGE       18:18
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_RO_WOFFSET     0
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_RO_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_RO_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_RO_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_RO_INIT        _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_TC_SHIFT        _MK_SHIFT_CONST(19)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_TC_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_TC_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_TC_RANGE       19:19
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_TC_WOFFSET     0
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_TC_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_TC_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_TC_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_TC_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGSCHED_TC_INIT        _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_NS_SHIFT          _MK_SHIFT_CONST(25)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_NS_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_NS_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_NS_RANGE         25:25
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_NS_WOFFSET       0
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_NS_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_NS_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_NS_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_NS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_NS_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_RO_SHIFT          _MK_SHIFT_CONST(26)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_RO_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_RO_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_RO_RANGE         26:26
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_RO_WOFFSET       0
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_RO_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_RO_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_RO_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_RO_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_TC_SHIFT          _MK_SHIFT_CONST(27)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_TC_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_TC_SHIFT)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_TC_RANGE         27:27
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_TC_WOFFSET       0
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_TC_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_TC_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_TC_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_TC_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_UPSTREAM1_0_PINGRSP_TC_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_DMA_0                                _MK_ADDR_CONST(0x0000061C)
#define XUSB_CFG_SSBX_DMA_0_SECURE                         0
#define XUSB_CFG_SSBX_DMA_0_WORD_COUNT                     1
#define XUSB_CFG_SSBX_DMA_0_RESET_VAL                      _MK_MASK_CONST(0x10100110)
#define XUSB_CFG_SSBX_DMA_0_RESET_MASK                     _MK_MASK_CONST(0x1f1f031f)
#define XUSB_CFG_SSBX_DMA_0_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x10100110)
#define XUSB_CFG_SSBX_DMA_0_SW_DEFAULT_MASK                _MK_MASK_CONST(0x1f1f031f)
#define XUSB_CFG_SSBX_DMA_0_READ_MASK                      _MK_MASK_CONST(0x1f1f031f)
#define XUSB_CFG_SSBX_DMA_0_WRITE_MASK                     _MK_MASK_CONST(0x1f1f031f)
#define XUSB_CFG_SSBX_DMA_0_RD_MAX_ALOM_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSBX_DMA_0_RD_MAX_ALOM_FIELD              (_MK_SHIFT_CONST(0x1f) << XUSB_CFG_SSBX_DMA_0_RD_MAX_ALOM_SHIFT)
#define XUSB_CFG_SSBX_DMA_0_RD_MAX_ALOM_RANGE              4:0
#define XUSB_CFG_SSBX_DMA_0_RD_MAX_ALOM_WOFFSET            0
#define XUSB_CFG_SSBX_DMA_0_RD_MAX_ALOM_DEFAULT            (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_SSBX_DMA_0_RD_MAX_ALOM_DEFAULT_MASK       (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_SSBX_DMA_0_RD_MAX_ALOM_SW_DEFAULT         (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_SSBX_DMA_0_RD_MAX_ALOM_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_SSBX_DMA_0_RD_MAX_ALOM_INIT               _MK_ENUM_CONST(0x00000010)
#define XUSB_CFG_SSBX_DMA_0_RD_UPSTREAM_RO_SHIFT            _MK_SHIFT_CONST(8)
#define XUSB_CFG_SSBX_DMA_0_RD_UPSTREAM_RO_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_DMA_0_RD_UPSTREAM_RO_SHIFT)
#define XUSB_CFG_SSBX_DMA_0_RD_UPSTREAM_RO_RANGE           8:8
#define XUSB_CFG_SSBX_DMA_0_RD_UPSTREAM_RO_WOFFSET         0
#define XUSB_CFG_SSBX_DMA_0_RD_UPSTREAM_RO_DEFAULT         (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_DMA_0_RD_UPSTREAM_RO_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_DMA_0_RD_UPSTREAM_RO_SW_DEFAULT      (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_DMA_0_RD_UPSTREAM_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_DMA_0_RD_UPSTREAM_RO_INIT            _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSBX_DMA_0_WR_UPSTREAM_RO_SHIFT            _MK_SHIFT_CONST(9)
#define XUSB_CFG_SSBX_DMA_0_WR_UPSTREAM_RO_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_DMA_0_WR_UPSTREAM_RO_SHIFT)
#define XUSB_CFG_SSBX_DMA_0_WR_UPSTREAM_RO_RANGE           9:9
#define XUSB_CFG_SSBX_DMA_0_WR_UPSTREAM_RO_WOFFSET         0
#define XUSB_CFG_SSBX_DMA_0_WR_UPSTREAM_RO_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_DMA_0_WR_UPSTREAM_RO_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_DMA_0_WR_UPSTREAM_RO_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_DMA_0_WR_UPSTREAM_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_DMA_0_WR_UPSTREAM_RO_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_DMA_0_RD_LIMIT_SHIFT                  _MK_SHIFT_CONST(16)
#define XUSB_CFG_SSBX_DMA_0_RD_LIMIT_FIELD                 (_MK_SHIFT_CONST(0x1f) << XUSB_CFG_SSBX_DMA_0_RD_LIMIT_SHIFT)
#define XUSB_CFG_SSBX_DMA_0_RD_LIMIT_RANGE                 20:16
#define XUSB_CFG_SSBX_DMA_0_RD_LIMIT_WOFFSET               0
#define XUSB_CFG_SSBX_DMA_0_RD_LIMIT_DEFAULT               (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_SSBX_DMA_0_RD_LIMIT_DEFAULT_MASK          (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_SSBX_DMA_0_RD_LIMIT_SW_DEFAULT            (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_SSBX_DMA_0_RD_LIMIT_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_SSBX_DMA_0_RD_LIMIT_INIT                  _MK_ENUM_CONST(0x00000010)
#define XUSB_CFG_SSBX_DMA_0_WR_MAX_ALOM_SHIFT               _MK_SHIFT_CONST(24)
#define XUSB_CFG_SSBX_DMA_0_WR_MAX_ALOM_FIELD              (_MK_SHIFT_CONST(0x1f) << XUSB_CFG_SSBX_DMA_0_WR_MAX_ALOM_SHIFT)
#define XUSB_CFG_SSBX_DMA_0_WR_MAX_ALOM_RANGE              28:24
#define XUSB_CFG_SSBX_DMA_0_WR_MAX_ALOM_WOFFSET            0
#define XUSB_CFG_SSBX_DMA_0_WR_MAX_ALOM_DEFAULT            (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_SSBX_DMA_0_WR_MAX_ALOM_DEFAULT_MASK       (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_SSBX_DMA_0_WR_MAX_ALOM_SW_DEFAULT         (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_SSBX_DMA_0_WR_MAX_ALOM_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_SSBX_DMA_0_WR_MAX_ALOM_INIT               _MK_ENUM_CONST(0x00000010)
#define XUSB_CFG_SSBX_EVENTS_0                             _MK_ADDR_CONST(0x00000620)
#define XUSB_CFG_SSBX_EVENTS_0_SECURE                      0
#define XUSB_CFG_SSBX_EVENTS_0_WORD_COUNT                  1
#define XUSB_CFG_SSBX_EVENTS_0_RESET_VAL                   _MK_MASK_CONST(0x2)
#define XUSB_CFG_SSBX_EVENTS_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define XUSB_CFG_SSBX_EVENTS_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x2)
#define XUSB_CFG_SSBX_EVENTS_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0x3)
#define XUSB_CFG_SSBX_EVENTS_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define XUSB_CFG_SSBX_EVENTS_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define XUSB_CFG_SSBX_EVENTS_0_RETIREFLOW_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSBX_EVENTS_0_RETIREFLOW_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_EVENTS_0_RETIREFLOW_SHIFT)
#define XUSB_CFG_SSBX_EVENTS_0_RETIREFLOW_RANGE            0:0
#define XUSB_CFG_SSBX_EVENTS_0_RETIREFLOW_WOFFSET          0
#define XUSB_CFG_SSBX_EVENTS_0_RETIREFLOW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_EVENTS_0_RETIREFLOW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_EVENTS_0_RETIREFLOW_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSBX_EVENTS_0_RETIREFLOW_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_EVENTS_0_RETIREFLOW_INIT             _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSBX_EVENTS_0_RING_END_CHECK_SHIFT         _MK_SHIFT_CONST(1)
#define XUSB_CFG_SSBX_EVENTS_0_RING_END_CHECK_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_EVENTS_0_RING_END_CHECK_SHIFT)
#define XUSB_CFG_SSBX_EVENTS_0_RING_END_CHECK_RANGE        1:1
#define XUSB_CFG_SSBX_EVENTS_0_RING_END_CHECK_WOFFSET      0
#define XUSB_CFG_SSBX_EVENTS_0_RING_END_CHECK_DEFAULT      (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_EVENTS_0_RING_END_CHECK_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_EVENTS_0_RING_END_CHECK_SW_DEFAULT   (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSBX_EVENTS_0_RING_END_CHECK_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSBX_EVENTS_0_RING_END_CHECK_INIT         _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0                 _MK_ADDR_CONST(0x00000624)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_SECURE          0
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_WORD_COUNT      1
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_RESET_VAL       _MK_MASK_CONST(0xb4005a)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_RESET_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_SW_DEFAULT_VAL  _MK_MASK_CONST(0xb4005a)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_READ_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_WRITE_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_PRDCIN_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_PRDCIN_FIELD    (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_PRDCIN_SHIFT)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_PRDCIN_RANGE    15:0
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_PRDCIN_WOFFSET  0
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_PRDCIN_DEFAULT  (_MK_MASK_CONST(0x0000005A)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_PRDCIN_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_PRDCIN_SW_DEFAULT (_MK_MASK_CONST(0x0000005A)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_PRDCIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_PRDCIN_INIT     _MK_ENUM_CONST(0x0000005A)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_PRDCOUT_SHIFT    _MK_SHIFT_CONST(16)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_PRDCOUT_FIELD   (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_PRDCOUT_SHIFT)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_PRDCOUT_RANGE   31:16
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_PRDCOUT_WOFFSET 0
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_PRDCOUT_DEFAULT (_MK_MASK_CONST(0x000000B4)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_PRDCOUT_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_PRDCOUT_SW_DEFAULT (_MK_MASK_CONST(0x000000B4)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_PRDCOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0_PRDCOUT_INIT    _MK_ENUM_CONST(0x000000B4)
#define XUSB_CFG_SSBX_IDLE_0                               _MK_ADDR_CONST(0x00000640)
#define XUSB_CFG_SSBX_IDLE_0_SECURE                        0
#define XUSB_CFG_SSBX_IDLE_0_WORD_COUNT                    1
#define XUSB_CFG_SSBX_IDLE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_SSBX_IDLE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_SSBX_IDLE_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_SSBX_IDLE_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_SSBX_IDLE_0_READ_MASK                     _MK_MASK_CONST(0xf7f1f)
#define XUSB_CFG_SSBX_IDLE_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_SSBX_IDLE_0_EPFETCH_BULKIN_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSBX_IDLE_0_EPFETCH_BULKIN_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_IDLE_0_EPFETCH_BULKIN_SHIFT)
#define XUSB_CFG_SSBX_IDLE_0_EPFETCH_BULKIN_RANGE          0:0
#define XUSB_CFG_SSBX_IDLE_0_EPFETCH_BULKIN_WOFFSET        0
#define XUSB_CFG_SSBX_IDLE_0_EPFETCH_BULKOUT_SHIFT          _MK_SHIFT_CONST(1)
#define XUSB_CFG_SSBX_IDLE_0_EPFETCH_BULKOUT_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_IDLE_0_EPFETCH_BULKOUT_SHIFT)
#define XUSB_CFG_SSBX_IDLE_0_EPFETCH_BULKOUT_RANGE         1:1
#define XUSB_CFG_SSBX_IDLE_0_EPFETCH_BULKOUT_WOFFSET       0
#define XUSB_CFG_SSBX_IDLE_0_EPFETCH_PRDCIN_SHIFT           _MK_SHIFT_CONST(2)
#define XUSB_CFG_SSBX_IDLE_0_EPFETCH_PRDCIN_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_IDLE_0_EPFETCH_PRDCIN_SHIFT)
#define XUSB_CFG_SSBX_IDLE_0_EPFETCH_PRDCIN_RANGE          2:2
#define XUSB_CFG_SSBX_IDLE_0_EPFETCH_PRDCIN_WOFFSET        0
#define XUSB_CFG_SSBX_IDLE_0_EPFETCH_PRDCOUT_SHIFT          _MK_SHIFT_CONST(3)
#define XUSB_CFG_SSBX_IDLE_0_EPFETCH_PRDCOUT_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_IDLE_0_EPFETCH_PRDCOUT_SHIFT)
#define XUSB_CFG_SSBX_IDLE_0_EPFETCH_PRDCOUT_RANGE         3:3
#define XUSB_CFG_SSBX_IDLE_0_EPFETCH_PRDCOUT_WOFFSET       0
#define XUSB_CFG_SSBX_IDLE_0_EPFETCH_PING_SHIFT             _MK_SHIFT_CONST(4)
#define XUSB_CFG_SSBX_IDLE_0_EPFETCH_PING_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_IDLE_0_EPFETCH_PING_SHIFT)
#define XUSB_CFG_SSBX_IDLE_0_EPFETCH_PING_RANGE            4:4
#define XUSB_CFG_SSBX_IDLE_0_EPFETCH_PING_WOFFSET          0
#define XUSB_CFG_SSBX_IDLE_0_DATABUF_SHIFT                  _MK_SHIFT_CONST(8)
#define XUSB_CFG_SSBX_IDLE_0_DATABUF_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_IDLE_0_DATABUF_SHIFT)
#define XUSB_CFG_SSBX_IDLE_0_DATABUF_RANGE                 8:8
#define XUSB_CFG_SSBX_IDLE_0_DATABUF_WOFFSET               0
#define XUSB_CFG_SSBX_IDLE_0_DMA_RD_SHIFT                   _MK_SHIFT_CONST(9)
#define XUSB_CFG_SSBX_IDLE_0_DMA_RD_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_IDLE_0_DMA_RD_SHIFT)
#define XUSB_CFG_SSBX_IDLE_0_DMA_RD_RANGE                  9:9
#define XUSB_CFG_SSBX_IDLE_0_DMA_RD_WOFFSET                0
#define XUSB_CFG_SSBX_IDLE_0_DMA_WR_SHIFT                   _MK_SHIFT_CONST(10)
#define XUSB_CFG_SSBX_IDLE_0_DMA_WR_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_IDLE_0_DMA_WR_SHIFT)
#define XUSB_CFG_SSBX_IDLE_0_DMA_WR_RANGE                  10:10
#define XUSB_CFG_SSBX_IDLE_0_DMA_WR_WOFFSET                0
#define XUSB_CFG_SSBX_IDLE_0_UPSTREAM_ARB_SHIFT             _MK_SHIFT_CONST(11)
#define XUSB_CFG_SSBX_IDLE_0_UPSTREAM_ARB_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_IDLE_0_UPSTREAM_ARB_SHIFT)
#define XUSB_CFG_SSBX_IDLE_0_UPSTREAM_ARB_RANGE            11:11
#define XUSB_CFG_SSBX_IDLE_0_UPSTREAM_ARB_WOFFSET          0
#define XUSB_CFG_SSBX_IDLE_0_COMPL_SHIFT                    _MK_SHIFT_CONST(12)
#define XUSB_CFG_SSBX_IDLE_0_COMPL_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_IDLE_0_COMPL_SHIFT)
#define XUSB_CFG_SSBX_IDLE_0_COMPL_RANGE                   12:12
#define XUSB_CFG_SSBX_IDLE_0_COMPL_WOFFSET                 0
#define XUSB_CFG_SSBX_IDLE_0_PING_PROC_SHIFT                _MK_SHIFT_CONST(13)
#define XUSB_CFG_SSBX_IDLE_0_PING_PROC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_IDLE_0_PING_PROC_SHIFT)
#define XUSB_CFG_SSBX_IDLE_0_PING_PROC_RANGE               13:13
#define XUSB_CFG_SSBX_IDLE_0_PING_PROC_WOFFSET             0
#define XUSB_CFG_SSBX_IDLE_0_ASYNC_SHIFT                    _MK_SHIFT_CONST(14)
#define XUSB_CFG_SSBX_IDLE_0_ASYNC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_IDLE_0_ASYNC_SHIFT)
#define XUSB_CFG_SSBX_IDLE_0_ASYNC_RANGE                   14:14
#define XUSB_CFG_SSBX_IDLE_0_ASYNC_WOFFSET                 0
#define XUSB_CFG_SSBX_IDLE_0_THREAD0_SHIFT                  _MK_SHIFT_CONST(16)
#define XUSB_CFG_SSBX_IDLE_0_THREAD0_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_IDLE_0_THREAD0_SHIFT)
#define XUSB_CFG_SSBX_IDLE_0_THREAD0_RANGE                 16:16
#define XUSB_CFG_SSBX_IDLE_0_THREAD0_WOFFSET               0
#define XUSB_CFG_SSBX_IDLE_0_THREAD1_SHIFT                  _MK_SHIFT_CONST(17)
#define XUSB_CFG_SSBX_IDLE_0_THREAD1_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_IDLE_0_THREAD1_SHIFT)
#define XUSB_CFG_SSBX_IDLE_0_THREAD1_RANGE                 17:17
#define XUSB_CFG_SSBX_IDLE_0_THREAD1_WOFFSET               0
#define XUSB_CFG_SSBX_IDLE_0_THREAD2_SHIFT                  _MK_SHIFT_CONST(18)
#define XUSB_CFG_SSBX_IDLE_0_THREAD2_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_IDLE_0_THREAD2_SHIFT)
#define XUSB_CFG_SSBX_IDLE_0_THREAD2_RANGE                 18:18
#define XUSB_CFG_SSBX_IDLE_0_THREAD2_WOFFSET               0
#define XUSB_CFG_SSBX_IDLE_0_THREAD3_SHIFT                  _MK_SHIFT_CONST(19)
#define XUSB_CFG_SSBX_IDLE_0_THREAD3_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSBX_IDLE_0_THREAD3_SHIFT)
#define XUSB_CFG_SSBX_IDLE_0_THREAD3_RANGE                 19:19
#define XUSB_CFG_SSBX_IDLE_0_THREAD3_WOFFSET               0
#define XUSB_CFG_HSBX_CTRL_0                               _MK_ADDR_CONST(0x00000600)
#define XUSB_CFG_HSBX_CTRL_0_SECURE                        0
#define XUSB_CFG_HSBX_CTRL_0_WORD_COUNT                    1
#define XUSB_CFG_HSBX_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x30)
#define XUSB_CFG_HSBX_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x30)
#define XUSB_CFG_HSBX_CTRL_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x30)
#define XUSB_CFG_HSBX_CTRL_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0x30)
#define XUSB_CFG_HSBX_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x30)
#define XUSB_CFG_HSBX_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x30)
#define XUSB_CFG_HSBX_CTRL_0_CTX_FORCE_FETCH_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CFG_HSBX_CTRL_0_CTX_FORCE_FETCH_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_CTRL_0_CTX_FORCE_FETCH_SHIFT)
#define XUSB_CFG_HSBX_CTRL_0_CTX_FORCE_FETCH_RANGE         4:4
#define XUSB_CFG_HSBX_CTRL_0_CTX_FORCE_FETCH_WOFFSET       0
#define XUSB_CFG_HSBX_CTRL_0_CTX_FORCE_FETCH_DEFAULT       (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSBX_CTRL_0_CTX_FORCE_FETCH_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_CTRL_0_CTX_FORCE_FETCH_SW_DEFAULT    (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSBX_CTRL_0_CTX_FORCE_FETCH_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_CTRL_0_CTX_FORCE_FETCH_FALSE         _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSBX_CTRL_0_CTX_FORCE_FETCH_TRUE          _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_HSBX_CTRL_0_LOCAL_ROTATE_SHIFT             _MK_SHIFT_CONST(5)
#define XUSB_CFG_HSBX_CTRL_0_LOCAL_ROTATE_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_CTRL_0_LOCAL_ROTATE_SHIFT)
#define XUSB_CFG_HSBX_CTRL_0_LOCAL_ROTATE_RANGE            5:5
#define XUSB_CFG_HSBX_CTRL_0_LOCAL_ROTATE_WOFFSET          0
#define XUSB_CFG_HSBX_CTRL_0_LOCAL_ROTATE_DEFAULT          (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSBX_CTRL_0_LOCAL_ROTATE_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_CTRL_0_LOCAL_ROTATE_SW_DEFAULT       (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSBX_CTRL_0_LOCAL_ROTATE_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_CTRL_0_LOCAL_ROTATE_INIT             _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_HSBX_CTRL_0_LOCAL_ROTATE_DIS              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSBX_CTRL_0_LOCAL_ROTATE_EN               _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_HSBX_THREADS_0                            _MK_ADDR_CONST(0x00000608)
#define XUSB_CFG_HSBX_THREADS_0_SECURE                     0
#define XUSB_CFG_HSBX_THREADS_0_WORD_COUNT                 1
#define XUSB_CFG_HSBX_THREADS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CFG_HSBX_THREADS_0_RESET_MASK                 _MK_MASK_CONST(0x3f)
#define XUSB_CFG_HSBX_THREADS_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CFG_HSBX_THREADS_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x3f)
#define XUSB_CFG_HSBX_THREADS_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define XUSB_CFG_HSBX_THREADS_0_WRITE_MASK                 _MK_MASK_CONST(0x3f)
#define XUSB_CFG_HSBX_THREADS_0_MAX_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSBX_THREADS_0_MAX_FIELD                  (_MK_SHIFT_CONST(0x3f) << XUSB_CFG_HSBX_THREADS_0_MAX_SHIFT)
#define XUSB_CFG_HSBX_THREADS_0_MAX_RANGE                  5:0
#define XUSB_CFG_HSBX_THREADS_0_MAX_WOFFSET                0
#define XUSB_CFG_HSBX_THREADS_0_MAX_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_THREADS_0_MAX_DEFAULT_MASK           (_MK_MASK_CONST(0x3f)
#define XUSB_CFG_HSBX_THREADS_0_MAX_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_THREADS_0_MAX_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3f)
#define XUSB_CFG_HSBX_THREADS_0_MAX_INIT                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSBX_TRBFETCH_0                           _MK_ADDR_CONST(0x0000060C)
#define XUSB_CFG_HSBX_TRBFETCH_0_SECURE                    0
#define XUSB_CFG_HSBX_TRBFETCH_0_WORD_COUNT                1
#define XUSB_CFG_HSBX_TRBFETCH_0_RESET_VAL                 _MK_MASK_CONST(0x2)
#define XUSB_CFG_HSBX_TRBFETCH_0_RESET_MASK                _MK_MASK_CONST(0x7)
#define XUSB_CFG_HSBX_TRBFETCH_0_SW_DEFAULT_VAL            _MK_MASK_CONST(0x2)
#define XUSB_CFG_HSBX_TRBFETCH_0_SW_DEFAULT_MASK           _MK_MASK_CONST(0x7)
#define XUSB_CFG_HSBX_TRBFETCH_0_READ_MASK                 _MK_MASK_CONST(0x7)
#define XUSB_CFG_HSBX_TRBFETCH_0_WRITE_MASK                _MK_MASK_CONST(0x7)
#define XUSB_CFG_HSBX_TRBFETCH_0_NUMSKIP_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSBX_TRBFETCH_0_NUMSKIP_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_CFG_HSBX_TRBFETCH_0_NUMSKIP_SHIFT)
#define XUSB_CFG_HSBX_TRBFETCH_0_NUMSKIP_RANGE             1:0
#define XUSB_CFG_HSBX_TRBFETCH_0_NUMSKIP_WOFFSET           0
#define XUSB_CFG_HSBX_TRBFETCH_0_NUMSKIP_DEFAULT           (_MK_MASK_CONST(0x00000002)
#define XUSB_CFG_HSBX_TRBFETCH_0_NUMSKIP_DEFAULT_MASK      (_MK_MASK_CONST(0x3)
#define XUSB_CFG_HSBX_TRBFETCH_0_NUMSKIP_SW_DEFAULT        (_MK_MASK_CONST(0x00000002)
#define XUSB_CFG_HSBX_TRBFETCH_0_NUMSKIP_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x3)
#define XUSB_CFG_HSBX_TRBFETCH_0_NUMSKIP_INIT              _MK_ENUM_CONST(0x00000002)
#define XUSB_CFG_HSBX_TRBFETCH_0_IDT_IN_SHIFT               _MK_SHIFT_CONST(2)
#define XUSB_CFG_HSBX_TRBFETCH_0_IDT_IN_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_TRBFETCH_0_IDT_IN_SHIFT)
#define XUSB_CFG_HSBX_TRBFETCH_0_IDT_IN_RANGE              2:2
#define XUSB_CFG_HSBX_TRBFETCH_0_IDT_IN_WOFFSET            0
#define XUSB_CFG_HSBX_TRBFETCH_0_IDT_IN_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_TRBFETCH_0_IDT_IN_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_TRBFETCH_0_IDT_IN_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_TRBFETCH_0_IDT_IN_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_TRBFETCH_0_IDT_IN_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM0_0                          _MK_ADDR_CONST(0x00000614)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SECURE                   0
#define XUSB_CFG_HSBX_UPSTREAM0_0_WORD_COUNT               1
#define XUSB_CFG_HSBX_UPSTREAM0_0_RESET_VAL                _MK_MASK_CONST(0x40404)
#define XUSB_CFG_HSBX_UPSTREAM0_0_RESET_MASK               _MK_MASK_CONST(0xe0e0e)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x40404)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xe0e0e)
#define XUSB_CFG_HSBX_UPSTREAM0_0_READ_MASK                _MK_MASK_CONST(0xe0e0e)
#define XUSB_CFG_HSBX_UPSTREAM0_0_WRITE_MASK               _MK_MASK_CONST(0xe0e0e)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_NS_SHIFT  _MK_SHIFT_CONST(1)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_NS_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_NS_SHIFT)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_NS_RANGE 1:1
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_NS_WOFFSET 0
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_NS_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_NS_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_NS_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_NS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_NS_INIT  _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_RO_SHIFT  _MK_SHIFT_CONST(2)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_RO_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_RO_SHIFT)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_RO_RANGE 2:2
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_RO_WOFFSET 0
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_RO_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_RO_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_RO_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_RO_INIT  _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_TC_SHIFT  _MK_SHIFT_CONST(3)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_TC_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_TC_SHIFT)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_TC_RANGE 3:3
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_TC_WOFFSET 0
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_TC_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_TC_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_TC_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_TC_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM0_0_PRDCINOUT_FETCH_TC_INIT  _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_NS_SHIFT  _MK_SHIFT_CONST(9)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_NS_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_NS_SHIFT)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_NS_RANGE 9:9
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_NS_WOFFSET 0
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_NS_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_NS_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_NS_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_NS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_NS_INIT _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_RO_SHIFT  _MK_SHIFT_CONST(10)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_RO_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_RO_SHIFT)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_RO_RANGE 10:10
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_RO_WOFFSET 0
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_RO_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_RO_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_RO_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_RO_INIT _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_TC_SHIFT  _MK_SHIFT_CONST(11)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_TC_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_TC_SHIFT)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_TC_RANGE 11:11
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_TC_WOFFSET 0
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_TC_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_TC_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_TC_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_TC_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM0_0_SPLITINOUT_FETCH_TC_INIT _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_NS_SHIFT  _MK_SHIFT_CONST(17)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_NS_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_NS_SHIFT)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_NS_RANGE 17:17
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_NS_WOFFSET 0
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_NS_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_NS_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_NS_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_NS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_NS_INIT _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_RO_SHIFT  _MK_SHIFT_CONST(18)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_RO_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_RO_SHIFT)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_RO_RANGE 18:18
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_RO_WOFFSET 0
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_RO_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_RO_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_RO_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_RO_INIT _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_TC_SHIFT  _MK_SHIFT_CONST(19)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_TC_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_TC_SHIFT)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_TC_RANGE 19:19
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_TC_WOFFSET 0
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_TC_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_TC_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_TC_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_TC_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_TC_INIT _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM1_0                          _MK_ADDR_CONST(0x00000618)
#define XUSB_CFG_HSBX_UPSTREAM1_0_SECURE                   0
#define XUSB_CFG_HSBX_UPSTREAM1_0_WORD_COUNT               1
#define XUSB_CFG_HSBX_UPSTREAM1_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_HSBX_UPSTREAM1_0_RESET_MASK               _MK_MASK_CONST(0xe)
#define XUSB_CFG_HSBX_UPSTREAM1_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CFG_HSBX_UPSTREAM1_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xe)
#define XUSB_CFG_HSBX_UPSTREAM1_0_READ_MASK                _MK_MASK_CONST(0xe)
#define XUSB_CFG_HSBX_UPSTREAM1_0_WRITE_MASK               _MK_MASK_CONST(0xe)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_NS_SHIFT            _MK_SHIFT_CONST(1)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_NS_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_NS_SHIFT)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_NS_RANGE           1:1
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_NS_WOFFSET         0
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_NS_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_NS_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_NS_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_NS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_NS_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_RO_SHIFT            _MK_SHIFT_CONST(2)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_RO_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_RO_SHIFT)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_RO_RANGE           2:2
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_RO_WOFFSET         0
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_RO_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_RO_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_RO_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_RO_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_TC_SHIFT            _MK_SHIFT_CONST(3)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_TC_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_TC_SHIFT)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_TC_RANGE           3:3
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_TC_WOFFSET         0
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_TC_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_TC_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_TC_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_TC_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_UPSTREAM1_0_COMPL_TC_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSBX_DMA_0                                _MK_ADDR_CONST(0x0000061C)
#define XUSB_CFG_HSBX_DMA_0_SECURE                         0
#define XUSB_CFG_HSBX_DMA_0_WORD_COUNT                     1
#define XUSB_CFG_HSBX_DMA_0_RESET_VAL                      _MK_MASK_CONST(0x10100110)
#define XUSB_CFG_HSBX_DMA_0_RESET_MASK                     _MK_MASK_CONST(0x1f1f031f)
#define XUSB_CFG_HSBX_DMA_0_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x10100110)
#define XUSB_CFG_HSBX_DMA_0_SW_DEFAULT_MASK                _MK_MASK_CONST(0x1f1f031f)
#define XUSB_CFG_HSBX_DMA_0_READ_MASK                      _MK_MASK_CONST(0x1f1f031f)
#define XUSB_CFG_HSBX_DMA_0_WRITE_MASK                     _MK_MASK_CONST(0x1f1f031f)
#define XUSB_CFG_HSBX_DMA_0_RD_MAX_ALOM_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSBX_DMA_0_RD_MAX_ALOM_FIELD              (_MK_SHIFT_CONST(0x1f) << XUSB_CFG_HSBX_DMA_0_RD_MAX_ALOM_SHIFT)
#define XUSB_CFG_HSBX_DMA_0_RD_MAX_ALOM_RANGE              4:0
#define XUSB_CFG_HSBX_DMA_0_RD_MAX_ALOM_WOFFSET            0
#define XUSB_CFG_HSBX_DMA_0_RD_MAX_ALOM_DEFAULT            (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_HSBX_DMA_0_RD_MAX_ALOM_DEFAULT_MASK       (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_HSBX_DMA_0_RD_MAX_ALOM_SW_DEFAULT         (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_HSBX_DMA_0_RD_MAX_ALOM_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_HSBX_DMA_0_RD_MAX_ALOM_INIT               _MK_ENUM_CONST(0x00000010)
#define XUSB_CFG_HSBX_DMA_0_RD_UPSTREAM_RO_SHIFT            _MK_SHIFT_CONST(8)
#define XUSB_CFG_HSBX_DMA_0_RD_UPSTREAM_RO_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_DMA_0_RD_UPSTREAM_RO_SHIFT)
#define XUSB_CFG_HSBX_DMA_0_RD_UPSTREAM_RO_RANGE           8:8
#define XUSB_CFG_HSBX_DMA_0_RD_UPSTREAM_RO_WOFFSET         0
#define XUSB_CFG_HSBX_DMA_0_RD_UPSTREAM_RO_DEFAULT         (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSBX_DMA_0_RD_UPSTREAM_RO_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_DMA_0_RD_UPSTREAM_RO_SW_DEFAULT      (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSBX_DMA_0_RD_UPSTREAM_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_DMA_0_RD_UPSTREAM_RO_INIT            _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_HSBX_DMA_0_WR_UPSTREAM_RO_SHIFT            _MK_SHIFT_CONST(9)
#define XUSB_CFG_HSBX_DMA_0_WR_UPSTREAM_RO_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_DMA_0_WR_UPSTREAM_RO_SHIFT)
#define XUSB_CFG_HSBX_DMA_0_WR_UPSTREAM_RO_RANGE           9:9
#define XUSB_CFG_HSBX_DMA_0_WR_UPSTREAM_RO_WOFFSET         0
#define XUSB_CFG_HSBX_DMA_0_WR_UPSTREAM_RO_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_DMA_0_WR_UPSTREAM_RO_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_DMA_0_WR_UPSTREAM_RO_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_DMA_0_WR_UPSTREAM_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_DMA_0_WR_UPSTREAM_RO_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSBX_DMA_0_RD_LIMIT_SHIFT                  _MK_SHIFT_CONST(16)
#define XUSB_CFG_HSBX_DMA_0_RD_LIMIT_FIELD                 (_MK_SHIFT_CONST(0x1f) << XUSB_CFG_HSBX_DMA_0_RD_LIMIT_SHIFT)
#define XUSB_CFG_HSBX_DMA_0_RD_LIMIT_RANGE                 20:16
#define XUSB_CFG_HSBX_DMA_0_RD_LIMIT_WOFFSET               0
#define XUSB_CFG_HSBX_DMA_0_RD_LIMIT_DEFAULT               (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_HSBX_DMA_0_RD_LIMIT_DEFAULT_MASK          (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_HSBX_DMA_0_RD_LIMIT_SW_DEFAULT            (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_HSBX_DMA_0_RD_LIMIT_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_HSBX_DMA_0_RD_LIMIT_INIT                  _MK_ENUM_CONST(0x00000010)
#define XUSB_CFG_HSBX_DMA_0_WR_MAX_ALOM_SHIFT               _MK_SHIFT_CONST(24)
#define XUSB_CFG_HSBX_DMA_0_WR_MAX_ALOM_FIELD              (_MK_SHIFT_CONST(0x1f) << XUSB_CFG_HSBX_DMA_0_WR_MAX_ALOM_SHIFT)
#define XUSB_CFG_HSBX_DMA_0_WR_MAX_ALOM_RANGE              28:24
#define XUSB_CFG_HSBX_DMA_0_WR_MAX_ALOM_WOFFSET            0
#define XUSB_CFG_HSBX_DMA_0_WR_MAX_ALOM_DEFAULT            (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_HSBX_DMA_0_WR_MAX_ALOM_DEFAULT_MASK       (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_HSBX_DMA_0_WR_MAX_ALOM_SW_DEFAULT         (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_HSBX_DMA_0_WR_MAX_ALOM_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_HSBX_DMA_0_WR_MAX_ALOM_INIT               _MK_ENUM_CONST(0x00000010)
#define XUSB_CFG_HSBX_EVENTS_0                             _MK_ADDR_CONST(0x00000620)
#define XUSB_CFG_HSBX_EVENTS_0_SECURE                      0
#define XUSB_CFG_HSBX_EVENTS_0_WORD_COUNT                  1
#define XUSB_CFG_HSBX_EVENTS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_HSBX_EVENTS_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define XUSB_CFG_HSBX_EVENTS_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CFG_HSBX_EVENTS_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0x3)
#define XUSB_CFG_HSBX_EVENTS_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define XUSB_CFG_HSBX_EVENTS_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define XUSB_CFG_HSBX_EVENTS_0_RETIREFLOW_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSBX_EVENTS_0_RETIREFLOW_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_EVENTS_0_RETIREFLOW_SHIFT)
#define XUSB_CFG_HSBX_EVENTS_0_RETIREFLOW_RANGE            0:0
#define XUSB_CFG_HSBX_EVENTS_0_RETIREFLOW_WOFFSET          0
#define XUSB_CFG_HSBX_EVENTS_0_RETIREFLOW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_EVENTS_0_RETIREFLOW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_EVENTS_0_RETIREFLOW_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_EVENTS_0_RETIREFLOW_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_EVENTS_0_RETIREFLOW_INIT             _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSBX_EVENTS_0_RING_END_CHECK_SHIFT         _MK_SHIFT_CONST(1)
#define XUSB_CFG_HSBX_EVENTS_0_RING_END_CHECK_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_EVENTS_0_RING_END_CHECK_SHIFT)
#define XUSB_CFG_HSBX_EVENTS_0_RING_END_CHECK_RANGE        1:1
#define XUSB_CFG_HSBX_EVENTS_0_RING_END_CHECK_WOFFSET      0
#define XUSB_CFG_HSBX_EVENTS_0_RING_END_CHECK_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_EVENTS_0_RING_END_CHECK_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_EVENTS_0_RING_END_CHECK_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_EVENTS_0_RING_END_CHECK_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_EVENTS_0_RING_END_CHECK_INIT         _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0                 _MK_ADDR_CONST(0x00000624)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_SECURE          0
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_WORD_COUNT      1
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_RESET_VAL       _MK_MASK_CONST(0xb400b4)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_RESET_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_SW_DEFAULT_VAL  _MK_MASK_CONST(0xb400b4)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_READ_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_WRITE_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_PRDC_SHIFT       _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_PRDC_FIELD      (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_PRDC_SHIFT)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_PRDC_RANGE      15:0
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_PRDC_WOFFSET    0
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_PRDC_DEFAULT    (_MK_MASK_CONST(0x000000B4)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_PRDC_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_PRDC_SW_DEFAULT (_MK_MASK_CONST(0x000000B4)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_PRDC_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_PRDC_INIT       _MK_ENUM_CONST(0x000000B4)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_SPLIT_SHIFT      _MK_SHIFT_CONST(16)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_SPLIT_FIELD     (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_SPLIT_SHIFT)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_SPLIT_RANGE     31:16
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_SPLIT_WOFFSET   0
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_SPLIT_DEFAULT   (_MK_MASK_CONST(0x000000B4)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_SPLIT_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_SPLIT_SW_DEFAULT (_MK_MASK_CONST(0x000000B4)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_SPLIT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0_SPLIT_INIT      _MK_ENUM_CONST(0x000000B4)
#define XUSB_CFG_HSBX_NAK_MOD_0                            _MK_ADDR_CONST(0x00000628)
#define XUSB_CFG_HSBX_NAK_MOD_0_SECURE                     0
#define XUSB_CFG_HSBX_NAK_MOD_0_WORD_COUNT                 1
#define XUSB_CFG_HSBX_NAK_MOD_0_RESET_VAL                  _MK_MASK_CONST(0xb0000f00)
#define XUSB_CFG_HSBX_NAK_MOD_0_RESET_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_HSBX_NAK_MOD_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0xb0000f00)
#define XUSB_CFG_HSBX_NAK_MOD_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_HSBX_NAK_MOD_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_HSBX_NAK_MOD_0_WRITE_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_HSBX_NAK_MOD_0_COUNTER_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSBX_NAK_MOD_0_COUNTER_FIELD              (_MK_SHIFT_CONST(0xfffffff) << XUSB_CFG_HSBX_NAK_MOD_0_COUNTER_SHIFT)
#define XUSB_CFG_HSBX_NAK_MOD_0_COUNTER_RANGE              27:0
#define XUSB_CFG_HSBX_NAK_MOD_0_COUNTER_WOFFSET            0
#define XUSB_CFG_HSBX_NAK_MOD_0_COUNTER_DEFAULT            (_MK_MASK_CONST(0x00000F00)
#define XUSB_CFG_HSBX_NAK_MOD_0_COUNTER_DEFAULT_MASK       (_MK_MASK_CONST(0xfffffff)
#define XUSB_CFG_HSBX_NAK_MOD_0_COUNTER_SW_DEFAULT         (_MK_MASK_CONST(0x00000F00)
#define XUSB_CFG_HSBX_NAK_MOD_0_COUNTER_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xfffffff)
#define XUSB_CFG_HSBX_NAK_MOD_0_COUNTER_INIT               _MK_ENUM_CONST(0x00000F00)
#define XUSB_CFG_HSBX_NAK_MOD_0_PING_BULK_SHIFT             _MK_SHIFT_CONST(28)
#define XUSB_CFG_HSBX_NAK_MOD_0_PING_BULK_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_NAK_MOD_0_PING_BULK_SHIFT)
#define XUSB_CFG_HSBX_NAK_MOD_0_PING_BULK_RANGE            28:28
#define XUSB_CFG_HSBX_NAK_MOD_0_PING_BULK_WOFFSET          0
#define XUSB_CFG_HSBX_NAK_MOD_0_PING_BULK_DEFAULT          (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSBX_NAK_MOD_0_PING_BULK_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_NAK_MOD_0_PING_BULK_SW_DEFAULT       (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSBX_NAK_MOD_0_PING_BULK_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_NAK_MOD_0_PING_BULK_INIT             _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_HSBX_NAK_MOD_0_PING_BULK_YES              _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_HSBX_NAK_MOD_0_PING_CNTRL_SHIFT            _MK_SHIFT_CONST(29)
#define XUSB_CFG_HSBX_NAK_MOD_0_PING_CNTRL_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_NAK_MOD_0_PING_CNTRL_SHIFT)
#define XUSB_CFG_HSBX_NAK_MOD_0_PING_CNTRL_RANGE           29:29
#define XUSB_CFG_HSBX_NAK_MOD_0_PING_CNTRL_WOFFSET         0
#define XUSB_CFG_HSBX_NAK_MOD_0_PING_CNTRL_DEFAULT         (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSBX_NAK_MOD_0_PING_CNTRL_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_NAK_MOD_0_PING_CNTRL_SW_DEFAULT      (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSBX_NAK_MOD_0_PING_CNTRL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_NAK_MOD_0_PING_CNTRL_INIT            _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_HSBX_NAK_MOD_0_PING_CNTRL_YES             _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_HSBX_NAK_MOD_0_EN_LOCALROTATE_SHIFT        _MK_SHIFT_CONST(30)
#define XUSB_CFG_HSBX_NAK_MOD_0_EN_LOCALROTATE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_NAK_MOD_0_EN_LOCALROTATE_SHIFT)
#define XUSB_CFG_HSBX_NAK_MOD_0_EN_LOCALROTATE_RANGE       30:30
#define XUSB_CFG_HSBX_NAK_MOD_0_EN_LOCALROTATE_WOFFSET     0
#define XUSB_CFG_HSBX_NAK_MOD_0_EN_LOCALROTATE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_NAK_MOD_0_EN_LOCALROTATE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_NAK_MOD_0_EN_LOCALROTATE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSBX_NAK_MOD_0_EN_LOCALROTATE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_NAK_MOD_0_EN_LOCALROTATE_INIT        _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSBX_NAK_MOD_0_EN_LOCALROTATE_YES         _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_HSBX_NAK_MOD_0_EN_SHIFT                    _MK_SHIFT_CONST(31)
#define XUSB_CFG_HSBX_NAK_MOD_0_EN_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_NAK_MOD_0_EN_SHIFT)
#define XUSB_CFG_HSBX_NAK_MOD_0_EN_RANGE                   31:31
#define XUSB_CFG_HSBX_NAK_MOD_0_EN_WOFFSET                 0
#define XUSB_CFG_HSBX_NAK_MOD_0_EN_DEFAULT                 (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSBX_NAK_MOD_0_EN_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_NAK_MOD_0_EN_SW_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSBX_NAK_MOD_0_EN_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSBX_NAK_MOD_0_EN_INIT                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_HSBX_NAK_MOD_0_EN_YES                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_HSBX_IDLE_0                               _MK_ADDR_CONST(0x00000640)
#define XUSB_CFG_HSBX_IDLE_0_SECURE                        0
#define XUSB_CFG_HSBX_IDLE_0_WORD_COUNT                    1
#define XUSB_CFG_HSBX_IDLE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_HSBX_IDLE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_HSBX_IDLE_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_HSBX_IDLE_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_HSBX_IDLE_0_READ_MASK                     _MK_MASK_CONST(0x31f07)
#define XUSB_CFG_HSBX_IDLE_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_HSBX_IDLE_0_EPFETCH_BULKINOUT_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSBX_IDLE_0_EPFETCH_BULKINOUT_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_IDLE_0_EPFETCH_BULKINOUT_SHIFT)
#define XUSB_CFG_HSBX_IDLE_0_EPFETCH_BULKINOUT_RANGE       0:0
#define XUSB_CFG_HSBX_IDLE_0_EPFETCH_BULKINOUT_WOFFSET     0
#define XUSB_CFG_HSBX_IDLE_0_EPFETCH_PRDCINOUT_SHIFT        _MK_SHIFT_CONST(1)
#define XUSB_CFG_HSBX_IDLE_0_EPFETCH_PRDCINOUT_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_IDLE_0_EPFETCH_PRDCINOUT_SHIFT)
#define XUSB_CFG_HSBX_IDLE_0_EPFETCH_PRDCINOUT_RANGE       1:1
#define XUSB_CFG_HSBX_IDLE_0_EPFETCH_PRDCINOUT_WOFFSET     0
#define XUSB_CFG_HSBX_IDLE_0_EPFETCH_SPLITINOUT_SHIFT       _MK_SHIFT_CONST(2)
#define XUSB_CFG_HSBX_IDLE_0_EPFETCH_SPLITINOUT_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_IDLE_0_EPFETCH_SPLITINOUT_SHIFT)
#define XUSB_CFG_HSBX_IDLE_0_EPFETCH_SPLITINOUT_RANGE      2:2
#define XUSB_CFG_HSBX_IDLE_0_EPFETCH_SPLITINOUT_WOFFSET    0
#define XUSB_CFG_HSBX_IDLE_0_DATABUF_SHIFT                  _MK_SHIFT_CONST(8)
#define XUSB_CFG_HSBX_IDLE_0_DATABUF_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_IDLE_0_DATABUF_SHIFT)
#define XUSB_CFG_HSBX_IDLE_0_DATABUF_RANGE                 8:8
#define XUSB_CFG_HSBX_IDLE_0_DATABUF_WOFFSET               0
#define XUSB_CFG_HSBX_IDLE_0_DMA_RD_SHIFT                   _MK_SHIFT_CONST(9)
#define XUSB_CFG_HSBX_IDLE_0_DMA_RD_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_IDLE_0_DMA_RD_SHIFT)
#define XUSB_CFG_HSBX_IDLE_0_DMA_RD_RANGE                  9:9
#define XUSB_CFG_HSBX_IDLE_0_DMA_RD_WOFFSET                0
#define XUSB_CFG_HSBX_IDLE_0_DMA_WR_SHIFT                   _MK_SHIFT_CONST(10)
#define XUSB_CFG_HSBX_IDLE_0_DMA_WR_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_IDLE_0_DMA_WR_SHIFT)
#define XUSB_CFG_HSBX_IDLE_0_DMA_WR_RANGE                  10:10
#define XUSB_CFG_HSBX_IDLE_0_DMA_WR_WOFFSET                0
#define XUSB_CFG_HSBX_IDLE_0_UPSTREAM_ARB_SHIFT             _MK_SHIFT_CONST(11)
#define XUSB_CFG_HSBX_IDLE_0_UPSTREAM_ARB_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_IDLE_0_UPSTREAM_ARB_SHIFT)
#define XUSB_CFG_HSBX_IDLE_0_UPSTREAM_ARB_RANGE            11:11
#define XUSB_CFG_HSBX_IDLE_0_UPSTREAM_ARB_WOFFSET          0
#define XUSB_CFG_HSBX_IDLE_0_COMPL_SHIFT                    _MK_SHIFT_CONST(12)
#define XUSB_CFG_HSBX_IDLE_0_COMPL_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_IDLE_0_COMPL_SHIFT)
#define XUSB_CFG_HSBX_IDLE_0_COMPL_RANGE                   12:12
#define XUSB_CFG_HSBX_IDLE_0_COMPL_WOFFSET                 0
#define XUSB_CFG_HSBX_IDLE_0_THREAD0_SHIFT                  _MK_SHIFT_CONST(16)
#define XUSB_CFG_HSBX_IDLE_0_THREAD0_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_IDLE_0_THREAD0_SHIFT)
#define XUSB_CFG_HSBX_IDLE_0_THREAD0_RANGE                 16:16
#define XUSB_CFG_HSBX_IDLE_0_THREAD0_WOFFSET               0
#define XUSB_CFG_HSBX_IDLE_0_THREAD1_SHIFT                  _MK_SHIFT_CONST(17)
#define XUSB_CFG_HSBX_IDLE_0_THREAD1_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSBX_IDLE_0_THREAD1_SHIFT)
#define XUSB_CFG_HSBX_IDLE_0_THREAD1_RANGE                 17:17
#define XUSB_CFG_HSBX_IDLE_0_THREAD1_WOFFSET               0
#define XUSB_CFG_FSBX_CTRL_0                               _MK_ADDR_CONST(0x00000600)
#define XUSB_CFG_FSBX_CTRL_0_SECURE                        0
#define XUSB_CFG_FSBX_CTRL_0_WORD_COUNT                    1
#define XUSB_CFG_FSBX_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x30)
#define XUSB_CFG_FSBX_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x30)
#define XUSB_CFG_FSBX_CTRL_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x30)
#define XUSB_CFG_FSBX_CTRL_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0x30)
#define XUSB_CFG_FSBX_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x30)
#define XUSB_CFG_FSBX_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x30)
#define XUSB_CFG_FSBX_CTRL_0_CTX_FORCE_FETCH_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_CFG_FSBX_CTRL_0_CTX_FORCE_FETCH_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_CTRL_0_CTX_FORCE_FETCH_SHIFT)
#define XUSB_CFG_FSBX_CTRL_0_CTX_FORCE_FETCH_RANGE         4:4
#define XUSB_CFG_FSBX_CTRL_0_CTX_FORCE_FETCH_WOFFSET       0
#define XUSB_CFG_FSBX_CTRL_0_CTX_FORCE_FETCH_DEFAULT       (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_FSBX_CTRL_0_CTX_FORCE_FETCH_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_CTRL_0_CTX_FORCE_FETCH_SW_DEFAULT    (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_FSBX_CTRL_0_CTX_FORCE_FETCH_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_CTRL_0_CTX_FORCE_FETCH_FALSE         _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSBX_CTRL_0_CTX_FORCE_FETCH_TRUE          _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_FSBX_CTRL_0_LOCAL_ROTATE_SHIFT             _MK_SHIFT_CONST(5)
#define XUSB_CFG_FSBX_CTRL_0_LOCAL_ROTATE_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_CTRL_0_LOCAL_ROTATE_SHIFT)
#define XUSB_CFG_FSBX_CTRL_0_LOCAL_ROTATE_RANGE            5:5
#define XUSB_CFG_FSBX_CTRL_0_LOCAL_ROTATE_WOFFSET          0
#define XUSB_CFG_FSBX_CTRL_0_LOCAL_ROTATE_DEFAULT          (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_FSBX_CTRL_0_LOCAL_ROTATE_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_CTRL_0_LOCAL_ROTATE_SW_DEFAULT       (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_FSBX_CTRL_0_LOCAL_ROTATE_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_CTRL_0_LOCAL_ROTATE_INIT             _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_FSBX_CTRL_0_LOCAL_ROTATE_DIS              _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSBX_CTRL_0_LOCAL_ROTATE_EN               _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_FSBX_THREADS_0                            _MK_ADDR_CONST(0x00000608)
#define XUSB_CFG_FSBX_THREADS_0_SECURE                     0
#define XUSB_CFG_FSBX_THREADS_0_WORD_COUNT                 1
#define XUSB_CFG_FSBX_THREADS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_CFG_FSBX_THREADS_0_RESET_MASK                 _MK_MASK_CONST(0x3f)
#define XUSB_CFG_FSBX_THREADS_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_CFG_FSBX_THREADS_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x3f)
#define XUSB_CFG_FSBX_THREADS_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define XUSB_CFG_FSBX_THREADS_0_WRITE_MASK                 _MK_MASK_CONST(0x3f)
#define XUSB_CFG_FSBX_THREADS_0_MAX_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSBX_THREADS_0_MAX_FIELD                  (_MK_SHIFT_CONST(0x3f) << XUSB_CFG_FSBX_THREADS_0_MAX_SHIFT)
#define XUSB_CFG_FSBX_THREADS_0_MAX_RANGE                  5:0
#define XUSB_CFG_FSBX_THREADS_0_MAX_WOFFSET                0
#define XUSB_CFG_FSBX_THREADS_0_MAX_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_THREADS_0_MAX_DEFAULT_MASK           (_MK_MASK_CONST(0x3f)
#define XUSB_CFG_FSBX_THREADS_0_MAX_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_THREADS_0_MAX_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3f)
#define XUSB_CFG_FSBX_THREADS_0_MAX_INIT                   _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSBX_TRBFETCH_0                           _MK_ADDR_CONST(0x0000060C)
#define XUSB_CFG_FSBX_TRBFETCH_0_SECURE                    0
#define XUSB_CFG_FSBX_TRBFETCH_0_WORD_COUNT                1
#define XUSB_CFG_FSBX_TRBFETCH_0_RESET_VAL                 _MK_MASK_CONST(0x2)
#define XUSB_CFG_FSBX_TRBFETCH_0_RESET_MASK                _MK_MASK_CONST(0x7)
#define XUSB_CFG_FSBX_TRBFETCH_0_SW_DEFAULT_VAL            _MK_MASK_CONST(0x2)
#define XUSB_CFG_FSBX_TRBFETCH_0_SW_DEFAULT_MASK           _MK_MASK_CONST(0x7)
#define XUSB_CFG_FSBX_TRBFETCH_0_READ_MASK                 _MK_MASK_CONST(0x7)
#define XUSB_CFG_FSBX_TRBFETCH_0_WRITE_MASK                _MK_MASK_CONST(0x7)
#define XUSB_CFG_FSBX_TRBFETCH_0_NUMSKIP_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSBX_TRBFETCH_0_NUMSKIP_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_CFG_FSBX_TRBFETCH_0_NUMSKIP_SHIFT)
#define XUSB_CFG_FSBX_TRBFETCH_0_NUMSKIP_RANGE             1:0
#define XUSB_CFG_FSBX_TRBFETCH_0_NUMSKIP_WOFFSET           0
#define XUSB_CFG_FSBX_TRBFETCH_0_NUMSKIP_DEFAULT           (_MK_MASK_CONST(0x00000002)
#define XUSB_CFG_FSBX_TRBFETCH_0_NUMSKIP_DEFAULT_MASK      (_MK_MASK_CONST(0x3)
#define XUSB_CFG_FSBX_TRBFETCH_0_NUMSKIP_SW_DEFAULT        (_MK_MASK_CONST(0x00000002)
#define XUSB_CFG_FSBX_TRBFETCH_0_NUMSKIP_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x3)
#define XUSB_CFG_FSBX_TRBFETCH_0_NUMSKIP_INIT              _MK_ENUM_CONST(0x00000002)
#define XUSB_CFG_FSBX_TRBFETCH_0_IDT_IN_SHIFT               _MK_SHIFT_CONST(2)
#define XUSB_CFG_FSBX_TRBFETCH_0_IDT_IN_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_TRBFETCH_0_IDT_IN_SHIFT)
#define XUSB_CFG_FSBX_TRBFETCH_0_IDT_IN_RANGE              2:2
#define XUSB_CFG_FSBX_TRBFETCH_0_IDT_IN_WOFFSET            0
#define XUSB_CFG_FSBX_TRBFETCH_0_IDT_IN_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_TRBFETCH_0_IDT_IN_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_TRBFETCH_0_IDT_IN_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_TRBFETCH_0_IDT_IN_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_TRBFETCH_0_IDT_IN_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM0_0                          _MK_ADDR_CONST(0x00000614)
#define XUSB_CFG_FSBX_UPSTREAM0_0_SECURE                   0
#define XUSB_CFG_FSBX_UPSTREAM0_0_WORD_COUNT               1
#define XUSB_CFG_FSBX_UPSTREAM0_0_RESET_VAL                _MK_MASK_CONST(0x40004)
#define XUSB_CFG_FSBX_UPSTREAM0_0_RESET_MASK               _MK_MASK_CONST(0xe000e)
#define XUSB_CFG_FSBX_UPSTREAM0_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x40004)
#define XUSB_CFG_FSBX_UPSTREAM0_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xe000e)
#define XUSB_CFG_FSBX_UPSTREAM0_0_READ_MASK                _MK_MASK_CONST(0xe000e)
#define XUSB_CFG_FSBX_UPSTREAM0_0_WRITE_MASK               _MK_MASK_CONST(0xe000e)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_NS_SHIFT  _MK_SHIFT_CONST(1)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_NS_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_NS_SHIFT)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_NS_RANGE 1:1
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_NS_WOFFSET 0
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_NS_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_NS_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_NS_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_NS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_NS_INIT  _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_RO_SHIFT  _MK_SHIFT_CONST(2)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_RO_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_RO_SHIFT)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_RO_RANGE 2:2
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_RO_WOFFSET 0
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_RO_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_RO_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_RO_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_RO_INIT  _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_TC_SHIFT  _MK_SHIFT_CONST(3)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_TC_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_TC_SHIFT)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_TC_RANGE 3:3
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_TC_WOFFSET 0
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_TC_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_TC_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_TC_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_TC_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_UPSTREAM0_0_PRDCINOUT_FETCH_TC_INIT  _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_NS_SHIFT  _MK_SHIFT_CONST(17)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_NS_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_NS_SHIFT)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_NS_RANGE 17:17
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_NS_WOFFSET 0
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_NS_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_NS_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_NS_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_NS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_NS_INIT _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_RO_SHIFT  _MK_SHIFT_CONST(18)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_RO_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_RO_SHIFT)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_RO_RANGE 18:18
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_RO_WOFFSET 0
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_RO_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_RO_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_RO_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_RO_INIT _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_TC_SHIFT  _MK_SHIFT_CONST(19)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_TC_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_TC_SHIFT)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_TC_RANGE 19:19
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_TC_WOFFSET 0
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_TC_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_TC_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_TC_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_TC_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_UPSTREAM0_0_ASYNCINOUT_FETCH_TC_INIT _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM1_0                          _MK_ADDR_CONST(0x00000618)
#define XUSB_CFG_FSBX_UPSTREAM1_0_SECURE                   0
#define XUSB_CFG_FSBX_UPSTREAM1_0_WORD_COUNT               1
#define XUSB_CFG_FSBX_UPSTREAM1_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_FSBX_UPSTREAM1_0_RESET_MASK               _MK_MASK_CONST(0xe)
#define XUSB_CFG_FSBX_UPSTREAM1_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CFG_FSBX_UPSTREAM1_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xe)
#define XUSB_CFG_FSBX_UPSTREAM1_0_READ_MASK                _MK_MASK_CONST(0xe)
#define XUSB_CFG_FSBX_UPSTREAM1_0_WRITE_MASK               _MK_MASK_CONST(0xe)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_NS_SHIFT            _MK_SHIFT_CONST(1)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_NS_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_NS_SHIFT)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_NS_RANGE           1:1
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_NS_WOFFSET         0
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_NS_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_NS_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_NS_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_NS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_NS_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_RO_SHIFT            _MK_SHIFT_CONST(2)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_RO_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_RO_SHIFT)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_RO_RANGE           2:2
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_RO_WOFFSET         0
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_RO_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_RO_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_RO_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_RO_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_TC_SHIFT            _MK_SHIFT_CONST(3)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_TC_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_TC_SHIFT)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_TC_RANGE           3:3
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_TC_WOFFSET         0
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_TC_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_TC_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_TC_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_TC_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_UPSTREAM1_0_COMPL_TC_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSBX_DMA_0                                _MK_ADDR_CONST(0x0000061C)
#define XUSB_CFG_FSBX_DMA_0_SECURE                         0
#define XUSB_CFG_FSBX_DMA_0_WORD_COUNT                     1
#define XUSB_CFG_FSBX_DMA_0_RESET_VAL                      _MK_MASK_CONST(0x10100110)
#define XUSB_CFG_FSBX_DMA_0_RESET_MASK                     _MK_MASK_CONST(0x1f1f031f)
#define XUSB_CFG_FSBX_DMA_0_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x10100110)
#define XUSB_CFG_FSBX_DMA_0_SW_DEFAULT_MASK                _MK_MASK_CONST(0x1f1f031f)
#define XUSB_CFG_FSBX_DMA_0_READ_MASK                      _MK_MASK_CONST(0x1f1f031f)
#define XUSB_CFG_FSBX_DMA_0_WRITE_MASK                     _MK_MASK_CONST(0x1f1f031f)
#define XUSB_CFG_FSBX_DMA_0_RD_MAX_ALOM_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSBX_DMA_0_RD_MAX_ALOM_FIELD              (_MK_SHIFT_CONST(0x1f) << XUSB_CFG_FSBX_DMA_0_RD_MAX_ALOM_SHIFT)
#define XUSB_CFG_FSBX_DMA_0_RD_MAX_ALOM_RANGE              4:0
#define XUSB_CFG_FSBX_DMA_0_RD_MAX_ALOM_WOFFSET            0
#define XUSB_CFG_FSBX_DMA_0_RD_MAX_ALOM_DEFAULT            (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_FSBX_DMA_0_RD_MAX_ALOM_DEFAULT_MASK       (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_FSBX_DMA_0_RD_MAX_ALOM_SW_DEFAULT         (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_FSBX_DMA_0_RD_MAX_ALOM_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_FSBX_DMA_0_RD_MAX_ALOM_INIT               _MK_ENUM_CONST(0x00000010)
#define XUSB_CFG_FSBX_DMA_0_RD_UPSTREAM_RO_SHIFT            _MK_SHIFT_CONST(8)
#define XUSB_CFG_FSBX_DMA_0_RD_UPSTREAM_RO_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_DMA_0_RD_UPSTREAM_RO_SHIFT)
#define XUSB_CFG_FSBX_DMA_0_RD_UPSTREAM_RO_RANGE           8:8
#define XUSB_CFG_FSBX_DMA_0_RD_UPSTREAM_RO_WOFFSET         0
#define XUSB_CFG_FSBX_DMA_0_RD_UPSTREAM_RO_DEFAULT         (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_FSBX_DMA_0_RD_UPSTREAM_RO_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_DMA_0_RD_UPSTREAM_RO_SW_DEFAULT      (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_FSBX_DMA_0_RD_UPSTREAM_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_DMA_0_RD_UPSTREAM_RO_INIT            _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_FSBX_DMA_0_WR_UPSTREAM_RO_SHIFT            _MK_SHIFT_CONST(9)
#define XUSB_CFG_FSBX_DMA_0_WR_UPSTREAM_RO_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_DMA_0_WR_UPSTREAM_RO_SHIFT)
#define XUSB_CFG_FSBX_DMA_0_WR_UPSTREAM_RO_RANGE           9:9
#define XUSB_CFG_FSBX_DMA_0_WR_UPSTREAM_RO_WOFFSET         0
#define XUSB_CFG_FSBX_DMA_0_WR_UPSTREAM_RO_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_DMA_0_WR_UPSTREAM_RO_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_DMA_0_WR_UPSTREAM_RO_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_DMA_0_WR_UPSTREAM_RO_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_DMA_0_WR_UPSTREAM_RO_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSBX_DMA_0_RD_LIMIT_SHIFT                  _MK_SHIFT_CONST(16)
#define XUSB_CFG_FSBX_DMA_0_RD_LIMIT_FIELD                 (_MK_SHIFT_CONST(0x1f) << XUSB_CFG_FSBX_DMA_0_RD_LIMIT_SHIFT)
#define XUSB_CFG_FSBX_DMA_0_RD_LIMIT_RANGE                 20:16
#define XUSB_CFG_FSBX_DMA_0_RD_LIMIT_WOFFSET               0
#define XUSB_CFG_FSBX_DMA_0_RD_LIMIT_DEFAULT               (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_FSBX_DMA_0_RD_LIMIT_DEFAULT_MASK          (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_FSBX_DMA_0_RD_LIMIT_SW_DEFAULT            (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_FSBX_DMA_0_RD_LIMIT_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_FSBX_DMA_0_RD_LIMIT_INIT                  _MK_ENUM_CONST(0x00000010)
#define XUSB_CFG_FSBX_DMA_0_WR_MAX_ALOM_SHIFT               _MK_SHIFT_CONST(24)
#define XUSB_CFG_FSBX_DMA_0_WR_MAX_ALOM_FIELD              (_MK_SHIFT_CONST(0x1f) << XUSB_CFG_FSBX_DMA_0_WR_MAX_ALOM_SHIFT)
#define XUSB_CFG_FSBX_DMA_0_WR_MAX_ALOM_RANGE              28:24
#define XUSB_CFG_FSBX_DMA_0_WR_MAX_ALOM_WOFFSET            0
#define XUSB_CFG_FSBX_DMA_0_WR_MAX_ALOM_DEFAULT            (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_FSBX_DMA_0_WR_MAX_ALOM_DEFAULT_MASK       (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_FSBX_DMA_0_WR_MAX_ALOM_SW_DEFAULT         (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_FSBX_DMA_0_WR_MAX_ALOM_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_FSBX_DMA_0_WR_MAX_ALOM_INIT               _MK_ENUM_CONST(0x00000010)
#define XUSB_CFG_FSBX_EVENTS_0                             _MK_ADDR_CONST(0x00000620)
#define XUSB_CFG_FSBX_EVENTS_0_SECURE                      0
#define XUSB_CFG_FSBX_EVENTS_0_WORD_COUNT                  1
#define XUSB_CFG_FSBX_EVENTS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_FSBX_EVENTS_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define XUSB_CFG_FSBX_EVENTS_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_CFG_FSBX_EVENTS_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0x3)
#define XUSB_CFG_FSBX_EVENTS_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define XUSB_CFG_FSBX_EVENTS_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define XUSB_CFG_FSBX_EVENTS_0_RETIREFLOW_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSBX_EVENTS_0_RETIREFLOW_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_EVENTS_0_RETIREFLOW_SHIFT)
#define XUSB_CFG_FSBX_EVENTS_0_RETIREFLOW_RANGE            0:0
#define XUSB_CFG_FSBX_EVENTS_0_RETIREFLOW_WOFFSET          0
#define XUSB_CFG_FSBX_EVENTS_0_RETIREFLOW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_EVENTS_0_RETIREFLOW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_EVENTS_0_RETIREFLOW_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_EVENTS_0_RETIREFLOW_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_EVENTS_0_RETIREFLOW_INIT             _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSBX_EVENTS_0_RING_END_CHECK_SHIFT         _MK_SHIFT_CONST(1)
#define XUSB_CFG_FSBX_EVENTS_0_RING_END_CHECK_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_EVENTS_0_RING_END_CHECK_SHIFT)
#define XUSB_CFG_FSBX_EVENTS_0_RING_END_CHECK_RANGE        1:1
#define XUSB_CFG_FSBX_EVENTS_0_RING_END_CHECK_WOFFSET      0
#define XUSB_CFG_FSBX_EVENTS_0_RING_END_CHECK_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_EVENTS_0_RING_END_CHECK_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_EVENTS_0_RING_END_CHECK_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_EVENTS_0_RING_END_CHECK_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_EVENTS_0_RING_END_CHECK_INIT         _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSBX_EPFETCH_EARLYSTART_0                 _MK_ADDR_CONST(0x00000624)
#define XUSB_CFG_FSBX_EPFETCH_EARLYSTART_0_SECURE          0
#define XUSB_CFG_FSBX_EPFETCH_EARLYSTART_0_WORD_COUNT      1
#define XUSB_CFG_FSBX_EPFETCH_EARLYSTART_0_RESET_VAL       _MK_MASK_CONST(0xb4)
#define XUSB_CFG_FSBX_EPFETCH_EARLYSTART_0_RESET_MASK      _MK_MASK_CONST(0xffff)
#define XUSB_CFG_FSBX_EPFETCH_EARLYSTART_0_SW_DEFAULT_VAL  _MK_MASK_CONST(0xb4)
#define XUSB_CFG_FSBX_EPFETCH_EARLYSTART_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xffff)
#define XUSB_CFG_FSBX_EPFETCH_EARLYSTART_0_READ_MASK       _MK_MASK_CONST(0xffff)
#define XUSB_CFG_FSBX_EPFETCH_EARLYSTART_0_WRITE_MASK      _MK_MASK_CONST(0xffff)
#define XUSB_CFG_FSBX_EPFETCH_EARLYSTART_0_PRDC_SHIFT       _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSBX_EPFETCH_EARLYSTART_0_PRDC_FIELD      (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_FSBX_EPFETCH_EARLYSTART_0_PRDC_SHIFT)
#define XUSB_CFG_FSBX_EPFETCH_EARLYSTART_0_PRDC_RANGE      15:0
#define XUSB_CFG_FSBX_EPFETCH_EARLYSTART_0_PRDC_WOFFSET    0
#define XUSB_CFG_FSBX_EPFETCH_EARLYSTART_0_PRDC_DEFAULT    (_MK_MASK_CONST(0x000000B4)
#define XUSB_CFG_FSBX_EPFETCH_EARLYSTART_0_PRDC_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_FSBX_EPFETCH_EARLYSTART_0_PRDC_SW_DEFAULT (_MK_MASK_CONST(0x000000B4)
#define XUSB_CFG_FSBX_EPFETCH_EARLYSTART_0_PRDC_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_FSBX_EPFETCH_EARLYSTART_0_PRDC_INIT       _MK_ENUM_CONST(0x000000B4)
#define XUSB_CFG_FSBX_NAK_MOD_0                            _MK_ADDR_CONST(0x00000628)
#define XUSB_CFG_FSBX_NAK_MOD_0_SECURE                     0
#define XUSB_CFG_FSBX_NAK_MOD_0_WORD_COUNT                 1
#define XUSB_CFG_FSBX_NAK_MOD_0_RESET_VAL                  _MK_MASK_CONST(0x80000f00)
#define XUSB_CFG_FSBX_NAK_MOD_0_RESET_MASK                 _MK_MASK_CONST(0xcfffffff)
#define XUSB_CFG_FSBX_NAK_MOD_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x80000f00)
#define XUSB_CFG_FSBX_NAK_MOD_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0xcfffffff)
#define XUSB_CFG_FSBX_NAK_MOD_0_READ_MASK                  _MK_MASK_CONST(0xcfffffff)
#define XUSB_CFG_FSBX_NAK_MOD_0_WRITE_MASK                 _MK_MASK_CONST(0xcfffffff)
#define XUSB_CFG_FSBX_NAK_MOD_0_COUNTER_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSBX_NAK_MOD_0_COUNTER_FIELD              (_MK_SHIFT_CONST(0xfffffff) << XUSB_CFG_FSBX_NAK_MOD_0_COUNTER_SHIFT)
#define XUSB_CFG_FSBX_NAK_MOD_0_COUNTER_RANGE              27:0
#define XUSB_CFG_FSBX_NAK_MOD_0_COUNTER_WOFFSET            0
#define XUSB_CFG_FSBX_NAK_MOD_0_COUNTER_DEFAULT            (_MK_MASK_CONST(0x00000F00)
#define XUSB_CFG_FSBX_NAK_MOD_0_COUNTER_DEFAULT_MASK       (_MK_MASK_CONST(0xfffffff)
#define XUSB_CFG_FSBX_NAK_MOD_0_COUNTER_SW_DEFAULT         (_MK_MASK_CONST(0x00000F00)
#define XUSB_CFG_FSBX_NAK_MOD_0_COUNTER_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xfffffff)
#define XUSB_CFG_FSBX_NAK_MOD_0_COUNTER_INIT               _MK_ENUM_CONST(0x00000F00)
#define XUSB_CFG_FSBX_NAK_MOD_0_EN_LOCALROTATE_SHIFT        _MK_SHIFT_CONST(30)
#define XUSB_CFG_FSBX_NAK_MOD_0_EN_LOCALROTATE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_NAK_MOD_0_EN_LOCALROTATE_SHIFT)
#define XUSB_CFG_FSBX_NAK_MOD_0_EN_LOCALROTATE_RANGE       30:30
#define XUSB_CFG_FSBX_NAK_MOD_0_EN_LOCALROTATE_WOFFSET     0
#define XUSB_CFG_FSBX_NAK_MOD_0_EN_LOCALROTATE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_NAK_MOD_0_EN_LOCALROTATE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_NAK_MOD_0_EN_LOCALROTATE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSBX_NAK_MOD_0_EN_LOCALROTATE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_NAK_MOD_0_EN_LOCALROTATE_INIT        _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSBX_NAK_MOD_0_EN_LOCALROTATE_YES         _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_FSBX_NAK_MOD_0_EN_SHIFT                    _MK_SHIFT_CONST(31)
#define XUSB_CFG_FSBX_NAK_MOD_0_EN_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_NAK_MOD_0_EN_SHIFT)
#define XUSB_CFG_FSBX_NAK_MOD_0_EN_RANGE                   31:31
#define XUSB_CFG_FSBX_NAK_MOD_0_EN_WOFFSET                 0
#define XUSB_CFG_FSBX_NAK_MOD_0_EN_DEFAULT                 (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_FSBX_NAK_MOD_0_EN_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_NAK_MOD_0_EN_SW_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_FSBX_NAK_MOD_0_EN_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSBX_NAK_MOD_0_EN_INIT                    _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_FSBX_NAK_MOD_0_EN_YES                     _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_FSBX_IDLE_0                               _MK_ADDR_CONST(0x00000640)
#define XUSB_CFG_FSBX_IDLE_0_SECURE                        0
#define XUSB_CFG_FSBX_IDLE_0_WORD_COUNT                    1
#define XUSB_CFG_FSBX_IDLE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_FSBX_IDLE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_FSBX_IDLE_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_FSBX_IDLE_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_FSBX_IDLE_0_READ_MASK                     _MK_MASK_CONST(0x31f03)
#define XUSB_CFG_FSBX_IDLE_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_FSBX_IDLE_0_EPFETCH_BULKINOUT_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSBX_IDLE_0_EPFETCH_BULKINOUT_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_IDLE_0_EPFETCH_BULKINOUT_SHIFT)
#define XUSB_CFG_FSBX_IDLE_0_EPFETCH_BULKINOUT_RANGE       0:0
#define XUSB_CFG_FSBX_IDLE_0_EPFETCH_BULKINOUT_WOFFSET     0
#define XUSB_CFG_FSBX_IDLE_0_EPFETCH_PRDCINOUT_SHIFT        _MK_SHIFT_CONST(1)
#define XUSB_CFG_FSBX_IDLE_0_EPFETCH_PRDCINOUT_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_IDLE_0_EPFETCH_PRDCINOUT_SHIFT)
#define XUSB_CFG_FSBX_IDLE_0_EPFETCH_PRDCINOUT_RANGE       1:1
#define XUSB_CFG_FSBX_IDLE_0_EPFETCH_PRDCINOUT_WOFFSET     0
#define XUSB_CFG_FSBX_IDLE_0_DATABUF_SHIFT                  _MK_SHIFT_CONST(8)
#define XUSB_CFG_FSBX_IDLE_0_DATABUF_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_IDLE_0_DATABUF_SHIFT)
#define XUSB_CFG_FSBX_IDLE_0_DATABUF_RANGE                 8:8
#define XUSB_CFG_FSBX_IDLE_0_DATABUF_WOFFSET               0
#define XUSB_CFG_FSBX_IDLE_0_DMA_RD_SHIFT                   _MK_SHIFT_CONST(9)
#define XUSB_CFG_FSBX_IDLE_0_DMA_RD_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_IDLE_0_DMA_RD_SHIFT)
#define XUSB_CFG_FSBX_IDLE_0_DMA_RD_RANGE                  9:9
#define XUSB_CFG_FSBX_IDLE_0_DMA_RD_WOFFSET                0
#define XUSB_CFG_FSBX_IDLE_0_DMA_WR_SHIFT                   _MK_SHIFT_CONST(10)
#define XUSB_CFG_FSBX_IDLE_0_DMA_WR_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_IDLE_0_DMA_WR_SHIFT)
#define XUSB_CFG_FSBX_IDLE_0_DMA_WR_RANGE                  10:10
#define XUSB_CFG_FSBX_IDLE_0_DMA_WR_WOFFSET                0
#define XUSB_CFG_FSBX_IDLE_0_UPSTREAM_ARB_SHIFT             _MK_SHIFT_CONST(11)
#define XUSB_CFG_FSBX_IDLE_0_UPSTREAM_ARB_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_IDLE_0_UPSTREAM_ARB_SHIFT)
#define XUSB_CFG_FSBX_IDLE_0_UPSTREAM_ARB_RANGE            11:11
#define XUSB_CFG_FSBX_IDLE_0_UPSTREAM_ARB_WOFFSET          0
#define XUSB_CFG_FSBX_IDLE_0_COMPL_SHIFT                    _MK_SHIFT_CONST(12)
#define XUSB_CFG_FSBX_IDLE_0_COMPL_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_IDLE_0_COMPL_SHIFT)
#define XUSB_CFG_FSBX_IDLE_0_COMPL_RANGE                   12:12
#define XUSB_CFG_FSBX_IDLE_0_COMPL_WOFFSET                 0
#define XUSB_CFG_FSBX_IDLE_0_THREAD0_SHIFT                  _MK_SHIFT_CONST(16)
#define XUSB_CFG_FSBX_IDLE_0_THREAD0_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_IDLE_0_THREAD0_SHIFT)
#define XUSB_CFG_FSBX_IDLE_0_THREAD0_RANGE                 16:16
#define XUSB_CFG_FSBX_IDLE_0_THREAD0_WOFFSET               0
#define XUSB_CFG_FSBX_IDLE_0_THREAD1_SHIFT                  _MK_SHIFT_CONST(17)
#define XUSB_CFG_FSBX_IDLE_0_THREAD1_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSBX_IDLE_0_THREAD1_SHIFT)
#define XUSB_CFG_FSBX_IDLE_0_THREAD1_RANGE                 17:17
#define XUSB_CFG_FSBX_IDLE_0_THREAD1_WOFFSET               0
#define XUSB_CFG_SSPX_CORE_MIN_TX1_0                       _MK_ADDR_CONST(0x00000600)
#define XUSB_CFG_SSPX_CORE_MIN_TX1_0_SECURE                0
#define XUSB_CFG_SSPX_CORE_MIN_TX1_0_WORD_COUNT            1
#define XUSB_CFG_SSPX_CORE_MIN_TX1_0_RESET_VAL             _MK_MASK_CONST(0x10000)
#define XUSB_CFG_SSPX_CORE_MIN_TX1_0_RESET_MASK            _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_SSPX_CORE_MIN_TX1_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x10000)
#define XUSB_CFG_SSPX_CORE_MIN_TX1_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_SSPX_CORE_MIN_TX1_0_READ_MASK             _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_SSPX_CORE_MIN_TX1_0_WRITE_MASK            _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_SSPX_CORE_MIN_TX1_0_TSEQ_CNT_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_MIN_TX1_0_TSEQ_CNT_FIELD        (_MK_SHIFT_CONST(0xffffff) << XUSB_CFG_SSPX_CORE_MIN_TX1_0_TSEQ_CNT_SHIFT)
#define XUSB_CFG_SSPX_CORE_MIN_TX1_0_TSEQ_CNT_RANGE        23:0
#define XUSB_CFG_SSPX_CORE_MIN_TX1_0_TSEQ_CNT_WOFFSET      0
#define XUSB_CFG_SSPX_CORE_MIN_TX1_0_TSEQ_CNT_DEFAULT      (_MK_MASK_CONST(0x00010000)
#define XUSB_CFG_SSPX_CORE_MIN_TX1_0_TSEQ_CNT_DEFAULT_MASK (_MK_MASK_CONST(0xffffff)
#define XUSB_CFG_SSPX_CORE_MIN_TX1_0_TSEQ_CNT_SW_DEFAULT   (_MK_MASK_CONST(0x00010000)
#define XUSB_CFG_SSPX_CORE_MIN_TX1_0_TSEQ_CNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffff)
#define XUSB_CFG_SSPX_CORE_MIN_TX1_0_TSEQ_CNT_INIT         _MK_ENUM_CONST(0x00010000)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0                       _MK_ADDR_CONST(0x00000604)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_SECURE                0
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_WORD_COUNT            1
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_RESET_VAL             _MK_MASK_CONST(0x100010)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_RESET_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x100010)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_READ_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_WRITE_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_TS2_CNT_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_TS2_CNT_FIELD         (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_SSPX_CORE_MIN_TX2_0_TS2_CNT_SHIFT)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_TS2_CNT_RANGE         15:0
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_TS2_CNT_WOFFSET       0
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_TS2_CNT_DEFAULT       (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_TS2_CNT_DEFAULT_MASK  (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_TS2_CNT_SW_DEFAULT    (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_TS2_CNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_TS2_CNT_INIT          _MK_ENUM_CONST(0x00000010)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_IDLES_CNT_SHIFT        _MK_SHIFT_CONST(16)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_IDLES_CNT_FIELD       (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_SSPX_CORE_MIN_TX2_0_IDLES_CNT_SHIFT)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_IDLES_CNT_RANGE       31:16
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_IDLES_CNT_WOFFSET     0
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_IDLES_CNT_DEFAULT     (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_IDLES_CNT_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_IDLES_CNT_SW_DEFAULT  (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_IDLES_CNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_SSPX_CORE_MIN_TX2_0_IDLES_CNT_INIT        _MK_ENUM_CONST(0x00000010)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0                        _MK_ADDR_CONST(0x00000608)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_SECURE                 0
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_WORD_COUNT             1
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_RESET_VAL              _MK_MASK_CONST(0x8020808)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_RESET_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_SW_DEFAULT_VAL         _MK_MASK_CONST(0x8020808)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_WRITE_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS1_CNT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS1_CNT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_CFG_SSPX_CORE_MIN_RX_0_TS1_CNT_SHIFT)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS1_CNT_RANGE          7:0
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS1_CNT_WOFFSET        0
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS1_CNT_DEFAULT        (_MK_MASK_CONST(0x00000008)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS1_CNT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS1_CNT_SW_DEFAULT     (_MK_MASK_CONST(0x00000008)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS1_CNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS1_CNT_INIT           _MK_ENUM_CONST(0x00000008)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS2_CNT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS2_CNT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_CFG_SSPX_CORE_MIN_RX_0_TS2_CNT_SHIFT)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS2_CNT_RANGE          15:8
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS2_CNT_WOFFSET        0
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS2_CNT_DEFAULT        (_MK_MASK_CONST(0x00000008)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS2_CNT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS2_CNT_SW_DEFAULT     (_MK_MASK_CONST(0x00000008)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS2_CNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS2_CNT_INIT           _MK_ENUM_CONST(0x00000008)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS2HOTRST_CNT_SHIFT     _MK_SHIFT_CONST(16)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS2HOTRST_CNT_FIELD    (_MK_SHIFT_CONST(0xff) << XUSB_CFG_SSPX_CORE_MIN_RX_0_TS2HOTRST_CNT_SHIFT)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS2HOTRST_CNT_RANGE    23:16
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS2HOTRST_CNT_WOFFSET  0
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS2HOTRST_CNT_DEFAULT  (_MK_MASK_CONST(0x00000002)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS2HOTRST_CNT_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS2HOTRST_CNT_SW_DEFAULT (_MK_MASK_CONST(0x00000002)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS2HOTRST_CNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_TS2HOTRST_CNT_INIT     _MK_ENUM_CONST(0x00000002)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_IDLES_CNT_SHIFT         _MK_SHIFT_CONST(24)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_IDLES_CNT_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_CFG_SSPX_CORE_MIN_RX_0_IDLES_CNT_SHIFT)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_IDLES_CNT_RANGE        31:24
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_IDLES_CNT_WOFFSET      0
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_IDLES_CNT_DEFAULT      (_MK_MASK_CONST(0x00000008)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_IDLES_CNT_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_IDLES_CNT_SW_DEFAULT   (_MK_MASK_CONST(0x00000008)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_IDLES_CNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_MIN_RX_0_IDLES_CNT_INIT         _MK_ENUM_CONST(0x00000008)
#define XUSB_CFG_SSPX_CORE_CTRL_0                          _MK_ADDR_CONST(0x0000060C)
#define XUSB_CFG_SSPX_CORE_CTRL_0_SECURE                   0
#define XUSB_CFG_SSPX_CORE_CTRL_0_WORD_COUNT               1
#define XUSB_CFG_SSPX_CORE_CTRL_0_RESET_VAL                _MK_MASK_CONST(0x1620069)
#define XUSB_CFG_SSPX_CORE_CTRL_0_RESET_MASK               _MK_MASK_CONST(0x3ff00fd)
#define XUSB_CFG_SSPX_CORE_CTRL_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1620069)
#define XUSB_CFG_SSPX_CORE_CTRL_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3ff00fd)
#define XUSB_CFG_SSPX_CORE_CTRL_0_READ_MASK                _MK_MASK_CONST(0x3ff00fd)
#define XUSB_CFG_SSPX_CORE_CTRL_0_WRITE_MASK               _MK_MASK_CONST(0x3ff00fd)
#define XUSB_CFG_SSPX_CORE_CTRL_0_SCRAMBLER_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CTRL_0_SCRAMBLER_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSPX_CORE_CTRL_0_SCRAMBLER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CTRL_0_SCRAMBLER_RANGE          0:0
#define XUSB_CFG_SSPX_CORE_CTRL_0_SCRAMBLER_WOFFSET        0
#define XUSB_CFG_SSPX_CORE_CTRL_0_SCRAMBLER_DEFAULT        (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_CTRL_0_SCRAMBLER_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_CTRL_0_SCRAMBLER_SW_DEFAULT     (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_CTRL_0_SCRAMBLER_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_CTRL_0_SCRAMBLER_ON             _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_CTRL_0_SCRAMBLER_OFF            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_CTRL_0_INIT_RDVAL_SHIFT          _MK_SHIFT_CONST(2)
#define XUSB_CFG_SSPX_CORE_CTRL_0_INIT_RDVAL_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSPX_CORE_CTRL_0_INIT_RDVAL_SHIFT)
#define XUSB_CFG_SSPX_CORE_CTRL_0_INIT_RDVAL_RANGE         2:2
#define XUSB_CFG_SSPX_CORE_CTRL_0_INIT_RDVAL_WOFFSET       0
#define XUSB_CFG_SSPX_CORE_CTRL_0_INIT_RDVAL_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_CTRL_0_INIT_RDVAL_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_CTRL_0_INIT_RDVAL_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_CTRL_0_INIT_RDVAL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_CTRL_0_INIT_RDVAL_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_CTRL_0_DYN_SYMLOCK_EN_SHIFT      _MK_SHIFT_CONST(3)
#define XUSB_CFG_SSPX_CORE_CTRL_0_DYN_SYMLOCK_EN_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSPX_CORE_CTRL_0_DYN_SYMLOCK_EN_SHIFT)
#define XUSB_CFG_SSPX_CORE_CTRL_0_DYN_SYMLOCK_EN_RANGE     3:3
#define XUSB_CFG_SSPX_CORE_CTRL_0_DYN_SYMLOCK_EN_WOFFSET   0
#define XUSB_CFG_SSPX_CORE_CTRL_0_DYN_SYMLOCK_EN_DEFAULT   (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_CTRL_0_DYN_SYMLOCK_EN_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_CTRL_0_DYN_SYMLOCK_EN_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_CTRL_0_DYN_SYMLOCK_EN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_CTRL_0_DYN_SYMLOCK_EN_INIT      _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_CTRL_0_TXLFPS_DIV4_SHIFT         _MK_SHIFT_CONST(4)
#define XUSB_CFG_SSPX_CORE_CTRL_0_TXLFPS_DIV4_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSPX_CORE_CTRL_0_TXLFPS_DIV4_SHIFT)
#define XUSB_CFG_SSPX_CORE_CTRL_0_TXLFPS_DIV4_RANGE        4:4
#define XUSB_CFG_SSPX_CORE_CTRL_0_TXLFPS_DIV4_WOFFSET      0
#define XUSB_CFG_SSPX_CORE_CTRL_0_TXLFPS_DIV4_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_CTRL_0_TXLFPS_DIV4_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_CTRL_0_TXLFPS_DIV4_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_CTRL_0_TXLFPS_DIV4_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_CTRL_0_TXLFPS_DIV4_INIT         _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_CTRL_0_PORTCAP_CHK_EN_SHIFT      _MK_SHIFT_CONST(5)
#define XUSB_CFG_SSPX_CORE_CTRL_0_PORTCAP_CHK_EN_FIELD     (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSPX_CORE_CTRL_0_PORTCAP_CHK_EN_SHIFT)
#define XUSB_CFG_SSPX_CORE_CTRL_0_PORTCAP_CHK_EN_RANGE     5:5
#define XUSB_CFG_SSPX_CORE_CTRL_0_PORTCAP_CHK_EN_WOFFSET   0
#define XUSB_CFG_SSPX_CORE_CTRL_0_PORTCAP_CHK_EN_DEFAULT   (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_CTRL_0_PORTCAP_CHK_EN_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_CTRL_0_PORTCAP_CHK_EN_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_CTRL_0_PORTCAP_CHK_EN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_CTRL_0_PORTCAP_CHK_EN_INIT      _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_CTRL_0_PORTCAP_NUMBUF_CHK_EN_SHIFT  _MK_SHIFT_CONST(6)
#define XUSB_CFG_SSPX_CORE_CTRL_0_PORTCAP_NUMBUF_CHK_EN_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSPX_CORE_CTRL_0_PORTCAP_NUMBUF_CHK_EN_SHIFT)
#define XUSB_CFG_SSPX_CORE_CTRL_0_PORTCAP_NUMBUF_CHK_EN_RANGE 6:6
#define XUSB_CFG_SSPX_CORE_CTRL_0_PORTCAP_NUMBUF_CHK_EN_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CTRL_0_PORTCAP_NUMBUF_CHK_EN_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_CTRL_0_PORTCAP_NUMBUF_CHK_EN_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_CTRL_0_PORTCAP_NUMBUF_CHK_EN_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_CTRL_0_PORTCAP_NUMBUF_CHK_EN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_CTRL_0_PORTCAP_NUMBUF_CHK_EN_INIT _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_CTRL_0_U3_LFPS_INITIATE_ONLY_SHIFT  _MK_SHIFT_CONST(7)
#define XUSB_CFG_SSPX_CORE_CTRL_0_U3_LFPS_INITIATE_ONLY_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSPX_CORE_CTRL_0_U3_LFPS_INITIATE_ONLY_SHIFT)
#define XUSB_CFG_SSPX_CORE_CTRL_0_U3_LFPS_INITIATE_ONLY_RANGE 7:7
#define XUSB_CFG_SSPX_CORE_CTRL_0_U3_LFPS_INITIATE_ONLY_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CTRL_0_U3_LFPS_INITIATE_ONLY_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_CTRL_0_U3_LFPS_INITIATE_ONLY_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_CTRL_0_U3_LFPS_INITIATE_ONLY_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_CTRL_0_U3_LFPS_INITIATE_ONLY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_CTRL_0_U3_LFPS_INITIATE_ONLY_INIT _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_CTRL_0_SKIP_CNT_SHIFT            _MK_SHIFT_CONST(16)
#define XUSB_CFG_SSPX_CORE_CTRL_0_SKIP_CNT_FIELD           (_MK_SHIFT_CONST(0x3ff) << XUSB_CFG_SSPX_CORE_CTRL_0_SKIP_CNT_SHIFT)
#define XUSB_CFG_SSPX_CORE_CTRL_0_SKIP_CNT_RANGE           25:16
#define XUSB_CFG_SSPX_CORE_CTRL_0_SKIP_CNT_WOFFSET         0
#define XUSB_CFG_SSPX_CORE_CTRL_0_SKIP_CNT_DEFAULT         (_MK_MASK_CONST(0x00000162)
#define XUSB_CFG_SSPX_CORE_CTRL_0_SKIP_CNT_DEFAULT_MASK    (_MK_MASK_CONST(0x3ff)
#define XUSB_CFG_SSPX_CORE_CTRL_0_SKIP_CNT_SW_DEFAULT      (_MK_MASK_CONST(0x00000162)
#define XUSB_CFG_SSPX_CORE_CTRL_0_SKIP_CNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CFG_SSPX_CORE_CTRL_0_SKIP_CNT_INIT            _MK_ENUM_CONST(0x00000162)
#define XUSB_CFG_SSPX_CORE_CNT0_0                          _MK_ADDR_CONST(0x00000610)
#define XUSB_CFG_SSPX_CORE_CNT0_0_SECURE                   0
#define XUSB_CFG_SSPX_CORE_CNT0_0_WORD_COUNT               1
#define XUSB_CFG_SSPX_CORE_CNT0_0_RESET_VAL                _MK_MASK_CONST(0x4c5412)
#define XUSB_CFG_SSPX_CORE_CNT0_0_RESET_MASK               _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_SSPX_CORE_CNT0_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x4c5412)
#define XUSB_CFG_SSPX_CORE_CNT0_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_SSPX_CORE_CNT0_0_READ_MASK                _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_SSPX_CORE_CNT0_0_WRITE_MASK               _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_SSPX_CORE_CNT0_0_PING_TBRST_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT0_0_PING_TBRST_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_CFG_SSPX_CORE_CNT0_0_PING_TBRST_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT0_0_PING_TBRST_RANGE         7:0
#define XUSB_CFG_SSPX_CORE_CNT0_0_PING_TBRST_WOFFSET       0
#define XUSB_CFG_SSPX_CORE_CNT0_0_PING_TBRST_DEFAULT       (_MK_MASK_CONST(0x00000012)
#define XUSB_CFG_SSPX_CORE_CNT0_0_PING_TBRST_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT0_0_PING_TBRST_SW_DEFAULT    (_MK_MASK_CONST(0x00000012)
#define XUSB_CFG_SSPX_CORE_CNT0_0_PING_TBRST_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT0_0_PING_TBRST_INIT          _MK_ENUM_CONST(0x00000012)
#define XUSB_CFG_SSPX_CORE_CNT0_0_U1HSHK_TBRST_SHIFT        _MK_SHIFT_CONST(8)
#define XUSB_CFG_SSPX_CORE_CNT0_0_U1HSHK_TBRST_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_CFG_SSPX_CORE_CNT0_0_U1HSHK_TBRST_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT0_0_U1HSHK_TBRST_RANGE       15:8
#define XUSB_CFG_SSPX_CORE_CNT0_0_U1HSHK_TBRST_WOFFSET     0
#define XUSB_CFG_SSPX_CORE_CNT0_0_U1HSHK_TBRST_DEFAULT     (_MK_MASK_CONST(0x00000054)
#define XUSB_CFG_SSPX_CORE_CNT0_0_U1HSHK_TBRST_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT0_0_U1HSHK_TBRST_SW_DEFAULT  (_MK_MASK_CONST(0x00000054)
#define XUSB_CFG_SSPX_CORE_CNT0_0_U1HSHK_TBRST_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT0_0_U1HSHK_TBRST_INIT        _MK_ENUM_CONST(0x00000054)
#define XUSB_CFG_SSPX_CORE_CNT0_0_U1EXIT_TBRSTMIN_SHIFT     _MK_SHIFT_CONST(16)
#define XUSB_CFG_SSPX_CORE_CNT0_0_U1EXIT_TBRSTMIN_FIELD    (_MK_SHIFT_CONST(0xff) << XUSB_CFG_SSPX_CORE_CNT0_0_U1EXIT_TBRSTMIN_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT0_0_U1EXIT_TBRSTMIN_RANGE    23:16
#define XUSB_CFG_SSPX_CORE_CNT0_0_U1EXIT_TBRSTMIN_WOFFSET  0
#define XUSB_CFG_SSPX_CORE_CNT0_0_U1EXIT_TBRSTMIN_DEFAULT  (_MK_MASK_CONST(0x0000004C)
#define XUSB_CFG_SSPX_CORE_CNT0_0_U1EXIT_TBRSTMIN_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT0_0_U1EXIT_TBRSTMIN_SW_DEFAULT (_MK_MASK_CONST(0x0000004C)
#define XUSB_CFG_SSPX_CORE_CNT0_0_U1EXIT_TBRSTMIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT0_0_U1EXIT_TBRSTMIN_INIT     _MK_ENUM_CONST(0x0000004C)
#define XUSB_CFG_SSPX_CORE_CNT1_0                          _MK_ADDR_CONST(0x00000614)
#define XUSB_CFG_SSPX_CORE_CNT1_0_SECURE                   0
#define XUSB_CFG_SSPX_CORE_CNT1_0_WORD_COUNT               1
#define XUSB_CFG_SSPX_CORE_CNT1_0_RESET_VAL                _MK_MASK_CONST(0x78)
#define XUSB_CFG_SSPX_CORE_CNT1_0_RESET_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT1_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x78)
#define XUSB_CFG_SSPX_CORE_CNT1_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT1_0_READ_MASK                _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT1_0_WRITE_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT1_0_POLLING_TBRST_SHIFT       _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT1_0_POLLING_TBRST_FIELD      (_MK_SHIFT_CONST(0xfffff) << XUSB_CFG_SSPX_CORE_CNT1_0_POLLING_TBRST_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT1_0_POLLING_TBRST_RANGE      19:0
#define XUSB_CFG_SSPX_CORE_CNT1_0_POLLING_TBRST_WOFFSET    0
#define XUSB_CFG_SSPX_CORE_CNT1_0_POLLING_TBRST_DEFAULT    (_MK_MASK_CONST(0x00000078)
#define XUSB_CFG_SSPX_CORE_CNT1_0_POLLING_TBRST_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT1_0_POLLING_TBRST_SW_DEFAULT (_MK_MASK_CONST(0x00000078)
#define XUSB_CFG_SSPX_CORE_CNT1_0_POLLING_TBRST_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT1_0_POLLING_TBRST_INIT       _MK_ENUM_CONST(0x00000078)
#define XUSB_CFG_SSPX_CORE_CNT2_0                          _MK_ADDR_CONST(0x00000618)
#define XUSB_CFG_SSPX_CORE_CNT2_0_SECURE                   0
#define XUSB_CFG_SSPX_CORE_CNT2_0_WORD_COUNT               1
#define XUSB_CFG_SSPX_CORE_CNT2_0_RESET_VAL                _MK_MASK_CONST(0x168)
#define XUSB_CFG_SSPX_CORE_CNT2_0_RESET_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT2_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x168)
#define XUSB_CFG_SSPX_CORE_CNT2_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT2_0_READ_MASK                _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT2_0_WRITE_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT2_0_PM_LC_TIMER_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT2_0_PM_LC_TIMER_FIELD        (_MK_SHIFT_CONST(0xfffff) << XUSB_CFG_SSPX_CORE_CNT2_0_PM_LC_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT2_0_PM_LC_TIMER_RANGE        19:0
#define XUSB_CFG_SSPX_CORE_CNT2_0_PM_LC_TIMER_WOFFSET      0
#define XUSB_CFG_SSPX_CORE_CNT2_0_PM_LC_TIMER_DEFAULT      (_MK_MASK_CONST(0x00000168)
#define XUSB_CFG_SSPX_CORE_CNT2_0_PM_LC_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT2_0_PM_LC_TIMER_SW_DEFAULT   (_MK_MASK_CONST(0x00000168)
#define XUSB_CFG_SSPX_CORE_CNT2_0_PM_LC_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT2_0_PM_LC_TIMER_INIT         _MK_ENUM_CONST(0x00000168)
#define XUSB_CFG_SSPX_CORE_CNT3_0                          _MK_ADDR_CONST(0x0000061C)
#define XUSB_CFG_SSPX_CORE_CNT3_0_SECURE                   0
#define XUSB_CFG_SSPX_CORE_CNT3_0_WORD_COUNT               1
#define XUSB_CFG_SSPX_CORE_CNT3_0_RESET_VAL                _MK_MASK_CONST(0x168)
#define XUSB_CFG_SSPX_CORE_CNT3_0_RESET_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT3_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x168)
#define XUSB_CFG_SSPX_CORE_CNT3_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT3_0_READ_MASK                _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT3_0_WRITE_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT3_0_PEND_HP_TIMER_SHIFT       _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT3_0_PEND_HP_TIMER_FIELD      (_MK_SHIFT_CONST(0xfffff) << XUSB_CFG_SSPX_CORE_CNT3_0_PEND_HP_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT3_0_PEND_HP_TIMER_RANGE      19:0
#define XUSB_CFG_SSPX_CORE_CNT3_0_PEND_HP_TIMER_WOFFSET    0
#define XUSB_CFG_SSPX_CORE_CNT3_0_PEND_HP_TIMER_DEFAULT    (_MK_MASK_CONST(0x00000168)
#define XUSB_CFG_SSPX_CORE_CNT3_0_PEND_HP_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT3_0_PEND_HP_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x00000168)
#define XUSB_CFG_SSPX_CORE_CNT3_0_PEND_HP_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT3_0_PEND_HP_TIMER_INIT       _MK_ENUM_CONST(0x00000168)
#define XUSB_CFG_SSPX_CORE_CNT4_0                          _MK_ADDR_CONST(0x00000620)
#define XUSB_CFG_SSPX_CORE_CNT4_0_SECURE                   0
#define XUSB_CFG_SSPX_CORE_CNT4_0_WORD_COUNT               1
#define XUSB_CFG_SSPX_CORE_CNT4_0_RESET_VAL                _MK_MASK_CONST(0x2d0)
#define XUSB_CFG_SSPX_CORE_CNT4_0_RESET_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT4_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x2d0)
#define XUSB_CFG_SSPX_CORE_CNT4_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT4_0_READ_MASK                _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT4_0_WRITE_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT4_0_PM_ENTRY_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT4_0_PM_ENTRY_FIELD           (_MK_SHIFT_CONST(0xfffff) << XUSB_CFG_SSPX_CORE_CNT4_0_PM_ENTRY_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT4_0_PM_ENTRY_RANGE           19:0
#define XUSB_CFG_SSPX_CORE_CNT4_0_PM_ENTRY_WOFFSET         0
#define XUSB_CFG_SSPX_CORE_CNT4_0_PM_ENTRY_DEFAULT         (_MK_MASK_CONST(0x000002D0)
#define XUSB_CFG_SSPX_CORE_CNT4_0_PM_ENTRY_DEFAULT_MASK    (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT4_0_PM_ENTRY_SW_DEFAULT      (_MK_MASK_CONST(0x000002D0)
#define XUSB_CFG_SSPX_CORE_CNT4_0_PM_ENTRY_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT4_0_PM_ENTRY_INIT            _MK_ENUM_CONST(0x000002D0)
#define XUSB_CFG_SSPX_CORE_CNT5_0                          _MK_ADDR_CONST(0x00000624)
#define XUSB_CFG_SSPX_CORE_CNT5_0_SECURE                   0
#define XUSB_CFG_SSPX_CORE_CNT5_0_WORD_COUNT               1
#define XUSB_CFG_SSPX_CORE_CNT5_0_RESET_VAL                _MK_MASK_CONST(0x4b0)
#define XUSB_CFG_SSPX_CORE_CNT5_0_RESET_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT5_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x4b0)
#define XUSB_CFG_SSPX_CORE_CNT5_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT5_0_READ_MASK                _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT5_0_WRITE_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT5_0_POLLING_TRPT_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT5_0_POLLING_TRPT_FIELD       (_MK_SHIFT_CONST(0xfffff) << XUSB_CFG_SSPX_CORE_CNT5_0_POLLING_TRPT_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT5_0_POLLING_TRPT_RANGE       19:0
#define XUSB_CFG_SSPX_CORE_CNT5_0_POLLING_TRPT_WOFFSET     0
#define XUSB_CFG_SSPX_CORE_CNT5_0_POLLING_TRPT_DEFAULT     (_MK_MASK_CONST(0x000004B0)
#define XUSB_CFG_SSPX_CORE_CNT5_0_POLLING_TRPT_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT5_0_POLLING_TRPT_SW_DEFAULT  (_MK_MASK_CONST(0x000004B0)
#define XUSB_CFG_SSPX_CORE_CNT5_0_POLLING_TRPT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT5_0_POLLING_TRPT_INIT        _MK_ENUM_CONST(0x000004B0)
#define XUSB_CFG_SSPX_CORE_CNT6_0                          _MK_ADDR_CONST(0x00000628)
#define XUSB_CFG_SSPX_CORE_CNT6_0_SECURE                   0
#define XUSB_CFG_SSPX_CORE_CNT6_0_WORD_COUNT               1
#define XUSB_CFG_SSPX_CORE_CNT6_0_RESET_VAL                _MK_MASK_CONST(0x4b0)
#define XUSB_CFG_SSPX_CORE_CNT6_0_RESET_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT6_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x4b0)
#define XUSB_CFG_SSPX_CORE_CNT6_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT6_0_READ_MASK                _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT6_0_WRITE_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT6_0_LDN_LUP_TIMER_SHIFT       _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT6_0_LDN_LUP_TIMER_FIELD      (_MK_SHIFT_CONST(0xfffff) << XUSB_CFG_SSPX_CORE_CNT6_0_LDN_LUP_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT6_0_LDN_LUP_TIMER_RANGE      19:0
#define XUSB_CFG_SSPX_CORE_CNT6_0_LDN_LUP_TIMER_WOFFSET    0
#define XUSB_CFG_SSPX_CORE_CNT6_0_LDN_LUP_TIMER_DEFAULT    (_MK_MASK_CONST(0x000004B0)
#define XUSB_CFG_SSPX_CORE_CNT6_0_LDN_LUP_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT6_0_LDN_LUP_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x000004B0)
#define XUSB_CFG_SSPX_CORE_CNT6_0_LDN_LUP_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT6_0_LDN_LUP_TIMER_INIT       _MK_ENUM_CONST(0x000004B0)
#define XUSB_CFG_SSPX_CORE_CNT7_0                          _MK_ADDR_CONST(0x0000062C)
#define XUSB_CFG_SSPX_CORE_CNT7_0_SECURE                   0
#define XUSB_CFG_SSPX_CORE_CNT7_0_WORD_COUNT               1
#define XUSB_CFG_SSPX_CORE_CNT7_0_RESET_VAL                _MK_MASK_CONST(0x2ee0)
#define XUSB_CFG_SSPX_CORE_CNT7_0_RESET_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT7_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x2ee0)
#define XUSB_CFG_SSPX_CORE_CNT7_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT7_0_READ_MASK                _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT7_0_WRITE_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT7_0_U2U3LP_HSHK_TBRST_SHIFT   _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT7_0_U2U3LP_HSHK_TBRST_FIELD  (_MK_SHIFT_CONST(0xfffff) << XUSB_CFG_SSPX_CORE_CNT7_0_U2U3LP_HSHK_TBRST_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT7_0_U2U3LP_HSHK_TBRST_RANGE  19:0
#define XUSB_CFG_SSPX_CORE_CNT7_0_U2U3LP_HSHK_TBRST_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT7_0_U2U3LP_HSHK_TBRST_DEFAULT (_MK_MASK_CONST(0x00002EE0)
#define XUSB_CFG_SSPX_CORE_CNT7_0_U2U3LP_HSHK_TBRST_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT7_0_U2U3LP_HSHK_TBRST_SW_DEFAULT (_MK_MASK_CONST(0x00002EE0)
#define XUSB_CFG_SSPX_CORE_CNT7_0_U2U3LP_HSHK_TBRST_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT7_0_U2U3LP_HSHK_TBRST_INIT   _MK_ENUM_CONST(0x00002EE0)
#define XUSB_CFG_SSPX_CORE_CNT8_0                          _MK_ADDR_CONST(0x00000630)
#define XUSB_CFG_SSPX_CORE_CNT8_0_SECURE                   0
#define XUSB_CFG_SSPX_CORE_CNT8_0_WORD_COUNT               1
#define XUSB_CFG_SSPX_CORE_CNT8_0_RESET_VAL                _MK_MASK_CONST(0x1d4c0)
#define XUSB_CFG_SSPX_CORE_CNT8_0_RESET_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT8_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1d4c0)
#define XUSB_CFG_SSPX_CORE_CNT8_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT8_0_READ_MASK                _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT8_0_WRITE_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT8_0_U0LNKCMD_TIMER_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT8_0_U0LNKCMD_TIMER_FIELD     (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT8_0_U0LNKCMD_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT8_0_U0LNKCMD_TIMER_RANGE     29:0
#define XUSB_CFG_SSPX_CORE_CNT8_0_U0LNKCMD_TIMER_WOFFSET   0
#define XUSB_CFG_SSPX_CORE_CNT8_0_U0LNKCMD_TIMER_DEFAULT   (_MK_MASK_CONST(0x0001D4C0)
#define XUSB_CFG_SSPX_CORE_CNT8_0_U0LNKCMD_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT8_0_U0LNKCMD_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x0001D4C0)
#define XUSB_CFG_SSPX_CORE_CNT8_0_U0LNKCMD_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT8_0_U0LNKCMD_TIMER_INIT      _MK_ENUM_CONST(0x0001D4C0)
#define XUSB_CFG_SSPX_CORE_CNT9_0                          _MK_ADDR_CONST(0x00000634)
#define XUSB_CFG_SSPX_CORE_CNT9_0_SECURE                   0
#define XUSB_CFG_SSPX_CORE_CNT9_0_WORD_COUNT               1
#define XUSB_CFG_SSPX_CORE_CNT9_0_RESET_VAL                _MK_MASK_CONST(0x3a980)
#define XUSB_CFG_SSPX_CORE_CNT9_0_RESET_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT9_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x3a980)
#define XUSB_CFG_SSPX_CORE_CNT9_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT9_0_READ_MASK                _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT9_0_WRITE_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT9_0_POLL_IDLE_TIMER_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT9_0_POLL_IDLE_TIMER_FIELD    (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT9_0_POLL_IDLE_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT9_0_POLL_IDLE_TIMER_RANGE    29:0
#define XUSB_CFG_SSPX_CORE_CNT9_0_POLL_IDLE_TIMER_WOFFSET  0
#define XUSB_CFG_SSPX_CORE_CNT9_0_POLL_IDLE_TIMER_DEFAULT  (_MK_MASK_CONST(0x0003A980)
#define XUSB_CFG_SSPX_CORE_CNT9_0_POLL_IDLE_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT9_0_POLL_IDLE_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x0003A980)
#define XUSB_CFG_SSPX_CORE_CNT9_0_POLL_IDLE_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT9_0_POLL_IDLE_TIMER_INIT     _MK_ENUM_CONST(0x0003A980)
#define XUSB_CFG_SSPX_CORE_CNT10_0                         _MK_ADDR_CONST(0x00000638)
#define XUSB_CFG_SSPX_CORE_CNT10_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT10_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT10_0_RESET_VAL               _MK_MASK_CONST(0x3a980)
#define XUSB_CFG_SSPX_CORE_CNT10_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT10_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x3a980)
#define XUSB_CFG_SSPX_CORE_CNT10_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT10_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT10_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT10_0_HRST_EXIT_TIMER_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT10_0_HRST_EXIT_TIMER_FIELD   (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT10_0_HRST_EXIT_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT10_0_HRST_EXIT_TIMER_RANGE   29:0
#define XUSB_CFG_SSPX_CORE_CNT10_0_HRST_EXIT_TIMER_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT10_0_HRST_EXIT_TIMER_DEFAULT (_MK_MASK_CONST(0x0003A980)
#define XUSB_CFG_SSPX_CORE_CNT10_0_HRST_EXIT_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT10_0_HRST_EXIT_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x0003A980)
#define XUSB_CFG_SSPX_CORE_CNT10_0_HRST_EXIT_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT10_0_HRST_EXIT_TIMER_INIT    _MK_ENUM_CONST(0x0003A980)
#define XUSB_CFG_SSPX_CORE_CNT11_0                         _MK_ADDR_CONST(0x0000063C)
#define XUSB_CFG_SSPX_CORE_CNT11_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT11_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT11_0_RESET_VAL               _MK_MASK_CONST(0x3a980)
#define XUSB_CFG_SSPX_CORE_CNT11_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT11_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x3a980)
#define XUSB_CFG_SSPX_CORE_CNT11_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT11_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT11_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT11_0_LPBK_EXIT_TIMER_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT11_0_LPBK_EXIT_TIMER_FIELD   (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT11_0_LPBK_EXIT_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT11_0_LPBK_EXIT_TIMER_RANGE   29:0
#define XUSB_CFG_SSPX_CORE_CNT11_0_LPBK_EXIT_TIMER_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT11_0_LPBK_EXIT_TIMER_DEFAULT (_MK_MASK_CONST(0x0003A980)
#define XUSB_CFG_SSPX_CORE_CNT11_0_LPBK_EXIT_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT11_0_LPBK_EXIT_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x0003A980)
#define XUSB_CFG_SSPX_CORE_CNT11_0_LPBK_EXIT_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT11_0_LPBK_EXIT_TIMER_INIT    _MK_ENUM_CONST(0x0003A980)
#define XUSB_CFG_SSPX_CORE_CNT12_0                         _MK_ADDR_CONST(0x00000640)
#define XUSB_CFG_SSPX_CORE_CNT12_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT12_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT12_0_RESET_VAL               _MK_MASK_CONST(0x3a980)
#define XUSB_CFG_SSPX_CORE_CNT12_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT12_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x3a980)
#define XUSB_CFG_SSPX_CORE_CNT12_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT12_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT12_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT12_0_U1U2_NOLFPS_TIMER_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT12_0_U1U2_NOLFPS_TIMER_FIELD (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT12_0_U1U2_NOLFPS_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT12_0_U1U2_NOLFPS_TIMER_RANGE 29:0
#define XUSB_CFG_SSPX_CORE_CNT12_0_U1U2_NOLFPS_TIMER_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT12_0_U1U2_NOLFPS_TIMER_DEFAULT (_MK_MASK_CONST(0x0003A980)
#define XUSB_CFG_SSPX_CORE_CNT12_0_U1U2_NOLFPS_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT12_0_U1U2_NOLFPS_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x0003A980)
#define XUSB_CFG_SSPX_CORE_CNT12_0_U1U2_NOLFPS_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT12_0_U1U2_NOLFPS_TIMER_INIT  _MK_ENUM_CONST(0x0003A980)
#define XUSB_CFG_SSPX_CORE_CNT13_0                         _MK_ADDR_CONST(0x00000644)
#define XUSB_CFG_SSPX_CORE_CNT13_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT13_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT13_0_RESET_VAL               _MK_MASK_CONST(0x927c0)
#define XUSB_CFG_SSPX_CORE_CNT13_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT13_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x927c0)
#define XUSB_CFG_SSPX_CORE_CNT13_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT13_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT13_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT13_0_CRDTHP_TIMER_SHIFT       _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT13_0_CRDTHP_TIMER_FIELD      (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT13_0_CRDTHP_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT13_0_CRDTHP_TIMER_RANGE      29:0
#define XUSB_CFG_SSPX_CORE_CNT13_0_CRDTHP_TIMER_WOFFSET    0
#define XUSB_CFG_SSPX_CORE_CNT13_0_CRDTHP_TIMER_DEFAULT    (_MK_MASK_CONST(0x000927C0)
#define XUSB_CFG_SSPX_CORE_CNT13_0_CRDTHP_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT13_0_CRDTHP_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x000927C0)
#define XUSB_CFG_SSPX_CORE_CNT13_0_CRDTHP_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT13_0_CRDTHP_TIMER_INIT       _MK_ENUM_CONST(0x000927C0)
#define XUSB_CFG_SSPX_CORE_CNT14_0                         _MK_ADDR_CONST(0x00000648)
#define XUSB_CFG_SSPX_CORE_CNT14_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT14_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT14_0_RESET_VAL               _MK_MASK_CONST(0xafc80)
#define XUSB_CFG_SSPX_CORE_CNT14_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT14_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0xafc80)
#define XUSB_CFG_SSPX_CORE_CNT14_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT14_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT14_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT14_0_UXEXIT_TIMER_SHIFT       _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT14_0_UXEXIT_TIMER_FIELD      (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT14_0_UXEXIT_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT14_0_UXEXIT_TIMER_RANGE      29:0
#define XUSB_CFG_SSPX_CORE_CNT14_0_UXEXIT_TIMER_WOFFSET    0
#define XUSB_CFG_SSPX_CORE_CNT14_0_UXEXIT_TIMER_DEFAULT    (_MK_MASK_CONST(0x000AFC80)
#define XUSB_CFG_SSPX_CORE_CNT14_0_UXEXIT_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT14_0_UXEXIT_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x000AFC80)
#define XUSB_CFG_SSPX_CORE_CNT14_0_UXEXIT_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT14_0_UXEXIT_TIMER_INIT       _MK_ENUM_CONST(0x000AFC80)
#define XUSB_CFG_SSPX_CORE_CNT15_0                         _MK_ADDR_CONST(0x0000064C)
#define XUSB_CFG_SSPX_CORE_CNT15_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT15_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT15_0_RESET_VAL               _MK_MASK_CONST(0xafc80)
#define XUSB_CFG_SSPX_CORE_CNT15_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT15_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0xafc80)
#define XUSB_CFG_SSPX_CORE_CNT15_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT15_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT15_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT15_0_RECOVCFG_TIMER_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT15_0_RECOVCFG_TIMER_FIELD    (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT15_0_RECOVCFG_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT15_0_RECOVCFG_TIMER_RANGE    29:0
#define XUSB_CFG_SSPX_CORE_CNT15_0_RECOVCFG_TIMER_WOFFSET  0
#define XUSB_CFG_SSPX_CORE_CNT15_0_RECOVCFG_TIMER_DEFAULT  (_MK_MASK_CONST(0x000AFC80)
#define XUSB_CFG_SSPX_CORE_CNT15_0_RECOVCFG_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT15_0_RECOVCFG_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x000AFC80)
#define XUSB_CFG_SSPX_CORE_CNT15_0_RECOVCFG_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT15_0_RECOVCFG_TIMER_INIT     _MK_ENUM_CONST(0x000AFC80)
#define XUSB_CFG_SSPX_CORE_CNT16_0                         _MK_ADDR_CONST(0x00000650)
#define XUSB_CFG_SSPX_CORE_CNT16_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT16_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT16_0_RESET_VAL               _MK_MASK_CONST(0x124f80)
#define XUSB_CFG_SSPX_CORE_CNT16_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT16_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x124f80)
#define XUSB_CFG_SSPX_CORE_CNT16_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT16_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT16_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT16_0_U3NOLFPS_TIMER_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT16_0_U3NOLFPS_TIMER_FIELD    (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT16_0_U3NOLFPS_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT16_0_U3NOLFPS_TIMER_RANGE    29:0
#define XUSB_CFG_SSPX_CORE_CNT16_0_U3NOLFPS_TIMER_WOFFSET  0
#define XUSB_CFG_SSPX_CORE_CNT16_0_U3NOLFPS_TIMER_DEFAULT  (_MK_MASK_CONST(0x00124F80)
#define XUSB_CFG_SSPX_CORE_CNT16_0_U3NOLFPS_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT16_0_U3NOLFPS_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x00124F80)
#define XUSB_CFG_SSPX_CORE_CNT16_0_U3NOLFPS_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT16_0_U3NOLFPS_TIMER_INIT     _MK_ENUM_CONST(0x00124F80)
#define XUSB_CFG_SSPX_CORE_CNT18_0                         _MK_ADDR_CONST(0x00000658)
#define XUSB_CFG_SSPX_CORE_CNT18_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT18_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT18_0_RESET_VAL               _MK_MASK_CONST(0x15f900)
#define XUSB_CFG_SSPX_CORE_CNT18_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT18_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x15f900)
#define XUSB_CFG_SSPX_CORE_CNT18_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT18_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT18_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT18_0_POLL_ACT_TIMER_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT18_0_POLL_ACT_TIMER_FIELD    (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT18_0_POLL_ACT_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT18_0_POLL_ACT_TIMER_RANGE    29:0
#define XUSB_CFG_SSPX_CORE_CNT18_0_POLL_ACT_TIMER_WOFFSET  0
#define XUSB_CFG_SSPX_CORE_CNT18_0_POLL_ACT_TIMER_DEFAULT  (_MK_MASK_CONST(0x0015F900)
#define XUSB_CFG_SSPX_CORE_CNT18_0_POLL_ACT_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT18_0_POLL_ACT_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x0015F900)
#define XUSB_CFG_SSPX_CORE_CNT18_0_POLL_ACT_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT18_0_POLL_ACT_TIMER_INIT     _MK_ENUM_CONST(0x0015F900)
#define XUSB_CFG_SSPX_CORE_CNT19_0                         _MK_ADDR_CONST(0x0000065C)
#define XUSB_CFG_SSPX_CORE_CNT19_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT19_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT19_0_RESET_VAL               _MK_MASK_CONST(0x15f900)
#define XUSB_CFG_SSPX_CORE_CNT19_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT19_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x15f900)
#define XUSB_CFG_SSPX_CORE_CNT19_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT19_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT19_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT19_0_POLL_CFG_TIMER_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT19_0_POLL_CFG_TIMER_FIELD    (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT19_0_POLL_CFG_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT19_0_POLL_CFG_TIMER_RANGE    29:0
#define XUSB_CFG_SSPX_CORE_CNT19_0_POLL_CFG_TIMER_WOFFSET  0
#define XUSB_CFG_SSPX_CORE_CNT19_0_POLL_CFG_TIMER_DEFAULT  (_MK_MASK_CONST(0x0015F900)
#define XUSB_CFG_SSPX_CORE_CNT19_0_POLL_CFG_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT19_0_POLL_CFG_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x0015F900)
#define XUSB_CFG_SSPX_CORE_CNT19_0_POLL_CFG_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT19_0_POLL_CFG_TIMER_INIT     _MK_ENUM_CONST(0x0015F900)
#define XUSB_CFG_SSPX_CORE_CNT20_0                         _MK_ADDR_CONST(0x00000660)
#define XUSB_CFG_SSPX_CORE_CNT20_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT20_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT20_0_RESET_VAL               _MK_MASK_CONST(0x15f900)
#define XUSB_CFG_SSPX_CORE_CNT20_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT20_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x15f900)
#define XUSB_CFG_SSPX_CORE_CNT20_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT20_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT20_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT20_0_RCOV_ACT_TIMER_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT20_0_RCOV_ACT_TIMER_FIELD    (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT20_0_RCOV_ACT_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT20_0_RCOV_ACT_TIMER_RANGE    29:0
#define XUSB_CFG_SSPX_CORE_CNT20_0_RCOV_ACT_TIMER_WOFFSET  0
#define XUSB_CFG_SSPX_CORE_CNT20_0_RCOV_ACT_TIMER_DEFAULT  (_MK_MASK_CONST(0x0015F900)
#define XUSB_CFG_SSPX_CORE_CNT20_0_RCOV_ACT_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT20_0_RCOV_ACT_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x0015F900)
#define XUSB_CFG_SSPX_CORE_CNT20_0_RCOV_ACT_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT20_0_RCOV_ACT_TIMER_INIT     _MK_ENUM_CONST(0x0015F900)
#define XUSB_CFG_SSPX_CORE_CNT21_0                         _MK_ADDR_CONST(0x00000664)
#define XUSB_CFG_SSPX_CORE_CNT21_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT21_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT21_0_RESET_VAL               _MK_MASK_CONST(0x3a980)
#define XUSB_CFG_SSPX_CORE_CNT21_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT21_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x3a980)
#define XUSB_CFG_SSPX_CORE_CNT21_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT21_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT21_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT21_0_RCOV_IDL_TIMER_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT21_0_RCOV_IDL_TIMER_FIELD    (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT21_0_RCOV_IDL_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT21_0_RCOV_IDL_TIMER_RANGE    29:0
#define XUSB_CFG_SSPX_CORE_CNT21_0_RCOV_IDL_TIMER_WOFFSET  0
#define XUSB_CFG_SSPX_CORE_CNT21_0_RCOV_IDL_TIMER_DEFAULT  (_MK_MASK_CONST(0x0003A980)
#define XUSB_CFG_SSPX_CORE_CNT21_0_RCOV_IDL_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT21_0_RCOV_IDL_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x0003A980)
#define XUSB_CFG_SSPX_CORE_CNT21_0_RCOV_IDL_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT21_0_RCOV_IDL_TIMER_INIT     _MK_ENUM_CONST(0x0003A980)
#define XUSB_CFG_SSPX_CORE_CNT23_0                         _MK_ADDR_CONST(0x0000066C)
#define XUSB_CFG_SSPX_CORE_CNT23_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT23_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT23_0_RESET_VAL               _MK_MASK_CONST(0x15f900)
#define XUSB_CFG_SSPX_CORE_CNT23_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT23_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x15f900)
#define XUSB_CFG_SSPX_CORE_CNT23_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT23_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT23_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT23_0_HRST_ACT_TIMER_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT23_0_HRST_ACT_TIMER_FIELD    (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT23_0_HRST_ACT_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT23_0_HRST_ACT_TIMER_RANGE    29:0
#define XUSB_CFG_SSPX_CORE_CNT23_0_HRST_ACT_TIMER_WOFFSET  0
#define XUSB_CFG_SSPX_CORE_CNT23_0_HRST_ACT_TIMER_DEFAULT  (_MK_MASK_CONST(0x0015F900)
#define XUSB_CFG_SSPX_CORE_CNT23_0_HRST_ACT_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT23_0_HRST_ACT_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x0015F900)
#define XUSB_CFG_SSPX_CORE_CNT23_0_HRST_ACT_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT23_0_HRST_ACT_TIMER_INIT     _MK_ENUM_CONST(0x0015F900)
#define XUSB_CFG_SSPX_CORE_CNT24_0                         _MK_ADDR_CONST(0x00000670)
#define XUSB_CFG_SSPX_CORE_CNT24_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT24_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT24_0_RESET_VAL               _MK_MASK_CONST(0xb71b00)
#define XUSB_CFG_SSPX_CORE_CNT24_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT24_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0xb71b00)
#define XUSB_CFG_SSPX_CORE_CNT24_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT24_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT24_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT24_0_WARMRST_TBRST_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT24_0_WARMRST_TBRST_FIELD     (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT24_0_WARMRST_TBRST_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT24_0_WARMRST_TBRST_RANGE     29:0
#define XUSB_CFG_SSPX_CORE_CNT24_0_WARMRST_TBRST_WOFFSET   0
#define XUSB_CFG_SSPX_CORE_CNT24_0_WARMRST_TBRST_DEFAULT   (_MK_MASK_CONST(0x00B71B00)
#define XUSB_CFG_SSPX_CORE_CNT24_0_WARMRST_TBRST_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT24_0_WARMRST_TBRST_SW_DEFAULT (_MK_MASK_CONST(0x00B71B00)
#define XUSB_CFG_SSPX_CORE_CNT24_0_WARMRST_TBRST_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT24_0_WARMRST_TBRST_INIT      _MK_ENUM_CONST(0x00B71B00)
#define XUSB_CFG_SSPX_CORE_CNT25_0                         _MK_ADDR_CONST(0x00000674)
#define XUSB_CFG_SSPX_CORE_CNT25_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT25_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT25_0_RESET_VAL               _MK_MASK_CONST(0xb71b00)
#define XUSB_CFG_SSPX_CORE_CNT25_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT25_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0xb71b00)
#define XUSB_CFG_SSPX_CORE_CNT25_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT25_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT25_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT25_0_U3LFPS_RTY_TIMER_SHIFT   _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT25_0_U3LFPS_RTY_TIMER_FIELD  (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT25_0_U3LFPS_RTY_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT25_0_U3LFPS_RTY_TIMER_RANGE  29:0
#define XUSB_CFG_SSPX_CORE_CNT25_0_U3LFPS_RTY_TIMER_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT25_0_U3LFPS_RTY_TIMER_DEFAULT (_MK_MASK_CONST(0x00B71B00)
#define XUSB_CFG_SSPX_CORE_CNT25_0_U3LFPS_RTY_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT25_0_U3LFPS_RTY_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x00B71B00)
#define XUSB_CFG_SSPX_CORE_CNT25_0_U3LFPS_RTY_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT25_0_U3LFPS_RTY_TIMER_INIT   _MK_ENUM_CONST(0x00B71B00)
#define XUSB_CFG_SSPX_CORE_CNT26_0                         _MK_ADDR_CONST(0x00000678)
#define XUSB_CFG_SSPX_CORE_CNT26_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT26_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT26_0_RESET_VAL               _MK_MASK_CONST(0xb71b00)
#define XUSB_CFG_SSPX_CORE_CNT26_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT26_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0xb71b00)
#define XUSB_CFG_SSPX_CORE_CNT26_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT26_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT26_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT26_0_UXDET_RCV_TIMER_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT26_0_UXDET_RCV_TIMER_FIELD   (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT26_0_UXDET_RCV_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT26_0_UXDET_RCV_TIMER_RANGE   29:0
#define XUSB_CFG_SSPX_CORE_CNT26_0_UXDET_RCV_TIMER_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT26_0_UXDET_RCV_TIMER_DEFAULT (_MK_MASK_CONST(0x00B71B00)
#define XUSB_CFG_SSPX_CORE_CNT26_0_UXDET_RCV_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT26_0_UXDET_RCV_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x00B71B00)
#define XUSB_CFG_SSPX_CORE_CNT26_0_UXDET_RCV_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT26_0_UXDET_RCV_TIMER_INIT    _MK_ENUM_CONST(0x00B71B00)
#define XUSB_CFG_SSPX_CORE_CNT27_0                         _MK_ADDR_CONST(0x0000067C)
#define XUSB_CFG_SSPX_CORE_CNT27_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT27_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT27_0_RESET_VAL               _MK_MASK_CONST(0x16e3600)
#define XUSB_CFG_SSPX_CORE_CNT27_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT27_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x16e3600)
#define XUSB_CFG_SSPX_CORE_CNT27_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT27_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT27_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT27_0_PING_LFPS_TRPT_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT27_0_PING_LFPS_TRPT_FIELD    (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT27_0_PING_LFPS_TRPT_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT27_0_PING_LFPS_TRPT_RANGE    29:0
#define XUSB_CFG_SSPX_CORE_CNT27_0_PING_LFPS_TRPT_WOFFSET  0
#define XUSB_CFG_SSPX_CORE_CNT27_0_PING_LFPS_TRPT_DEFAULT  (_MK_MASK_CONST(0x016E3600)
#define XUSB_CFG_SSPX_CORE_CNT27_0_PING_LFPS_TRPT_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT27_0_PING_LFPS_TRPT_SW_DEFAULT (_MK_MASK_CONST(0x016E3600)
#define XUSB_CFG_SSPX_CORE_CNT27_0_PING_LFPS_TRPT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT27_0_PING_LFPS_TRPT_INIT     _MK_ENUM_CONST(0x016E3600)
#define XUSB_CFG_SSPX_CORE_CNT28_0                         _MK_ADDR_CONST(0x00000680)
#define XUSB_CFG_SSPX_CORE_CNT28_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT28_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT28_0_RESET_VAL               _MK_MASK_CONST(0x2255100)
#define XUSB_CFG_SSPX_CORE_CNT28_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT28_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x2255100)
#define XUSB_CFG_SSPX_CORE_CNT28_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT28_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT28_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT28_0_U1_PING_TIMER_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT28_0_U1_PING_TIMER_FIELD     (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT28_0_U1_PING_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT28_0_U1_PING_TIMER_RANGE     29:0
#define XUSB_CFG_SSPX_CORE_CNT28_0_U1_PING_TIMER_WOFFSET   0
#define XUSB_CFG_SSPX_CORE_CNT28_0_U1_PING_TIMER_DEFAULT   (_MK_MASK_CONST(0x02255100)
#define XUSB_CFG_SSPX_CORE_CNT28_0_U1_PING_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT28_0_U1_PING_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x02255100)
#define XUSB_CFG_SSPX_CORE_CNT28_0_U1_PING_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT28_0_U1_PING_TIMER_INIT      _MK_ENUM_CONST(0x02255100)
#define XUSB_CFG_SSPX_CORE_CNT29_0                         _MK_ADDR_CONST(0x00000684)
#define XUSB_CFG_SSPX_CORE_CNT29_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT29_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT29_0_RESET_VAL               _MK_MASK_CONST(0x2932e00)
#define XUSB_CFG_SSPX_CORE_CNT29_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT29_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x2932e00)
#define XUSB_CFG_SSPX_CORE_CNT29_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT29_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT29_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT29_0_POLL_LFPS_TIMER_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT29_0_POLL_LFPS_TIMER_FIELD   (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT29_0_POLL_LFPS_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT29_0_POLL_LFPS_TIMER_RANGE   29:0
#define XUSB_CFG_SSPX_CORE_CNT29_0_POLL_LFPS_TIMER_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT29_0_POLL_LFPS_TIMER_DEFAULT (_MK_MASK_CONST(0x02932E00)
#define XUSB_CFG_SSPX_CORE_CNT29_0_POLL_LFPS_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT29_0_POLL_LFPS_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x02932E00)
#define XUSB_CFG_SSPX_CORE_CNT29_0_POLL_LFPS_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT29_0_POLL_LFPS_TIMER_INIT    _MK_ENUM_CONST(0x02932E00)
#define XUSB_CFG_SSPX_CORE_CNT30_0                         _MK_ADDR_CONST(0x00000688)
#define XUSB_CFG_SSPX_CORE_CNT30_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT30_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT30_0_RESET_VAL               _MK_MASK_CONST(0x960)
#define XUSB_CFG_SSPX_CORE_CNT30_0_RESET_MASK              _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT30_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x960)
#define XUSB_CFG_SSPX_CORE_CNT30_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT30_0_READ_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT30_0_WRITE_MASK              _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT30_0_LMPITP_TIMER_SHIFT       _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT30_0_LMPITP_TIMER_FIELD      (_MK_SHIFT_CONST(0xfffff) << XUSB_CFG_SSPX_CORE_CNT30_0_LMPITP_TIMER_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT30_0_LMPITP_TIMER_RANGE      19:0
#define XUSB_CFG_SSPX_CORE_CNT30_0_LMPITP_TIMER_WOFFSET    0
#define XUSB_CFG_SSPX_CORE_CNT30_0_LMPITP_TIMER_DEFAULT    (_MK_MASK_CONST(0x00000960)
#define XUSB_CFG_SSPX_CORE_CNT30_0_LMPITP_TIMER_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT30_0_LMPITP_TIMER_SW_DEFAULT (_MK_MASK_CONST(0x00000960)
#define XUSB_CFG_SSPX_CORE_CNT30_0_LMPITP_TIMER_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT30_0_LMPITP_TIMER_INIT       _MK_ENUM_CONST(0x00000960)
#define XUSB_CFG_SSPX_CORE_CNT31_0                         _MK_ADDR_CONST(0x0000068C)
#define XUSB_CFG_SSPX_CORE_CNT31_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT31_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT31_0_RESET_VAL               _MK_MASK_CONST(0x4b252304)
#define XUSB_CFG_SSPX_CORE_CNT31_0_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_CNT31_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x4b252304)
#define XUSB_CFG_SSPX_CORE_CNT31_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_CNT31_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_CNT31_0_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_CNT31_0_PING_TBRST_MIN_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT31_0_PING_TBRST_MIN_FIELD    (_MK_SHIFT_CONST(0xff) << XUSB_CFG_SSPX_CORE_CNT31_0_PING_TBRST_MIN_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT31_0_PING_TBRST_MIN_RANGE    7:0
#define XUSB_CFG_SSPX_CORE_CNT31_0_PING_TBRST_MIN_WOFFSET  0
#define XUSB_CFG_SSPX_CORE_CNT31_0_PING_TBRST_MIN_DEFAULT  (_MK_MASK_CONST(0x00000004)
#define XUSB_CFG_SSPX_CORE_CNT31_0_PING_TBRST_MIN_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT31_0_PING_TBRST_MIN_SW_DEFAULT (_MK_MASK_CONST(0x00000004)
#define XUSB_CFG_SSPX_CORE_CNT31_0_PING_TBRST_MIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT31_0_PING_TBRST_MIN_INIT     _MK_ENUM_CONST(0x00000004)
#define XUSB_CFG_SSPX_CORE_CNT31_0_PING_TBRST_MAX_SHIFT     _MK_SHIFT_CONST(8)
#define XUSB_CFG_SSPX_CORE_CNT31_0_PING_TBRST_MAX_FIELD    (_MK_SHIFT_CONST(0xff) << XUSB_CFG_SSPX_CORE_CNT31_0_PING_TBRST_MAX_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT31_0_PING_TBRST_MAX_RANGE    15:8
#define XUSB_CFG_SSPX_CORE_CNT31_0_PING_TBRST_MAX_WOFFSET  0
#define XUSB_CFG_SSPX_CORE_CNT31_0_PING_TBRST_MAX_DEFAULT  (_MK_MASK_CONST(0x00000023)
#define XUSB_CFG_SSPX_CORE_CNT31_0_PING_TBRST_MAX_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT31_0_PING_TBRST_MAX_SW_DEFAULT (_MK_MASK_CONST(0x00000023)
#define XUSB_CFG_SSPX_CORE_CNT31_0_PING_TBRST_MAX_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT31_0_PING_TBRST_MAX_INIT     _MK_ENUM_CONST(0x00000023)
#define XUSB_CFG_SSPX_CORE_CNT31_0_U1EXIT_TBRST_MIN_SHIFT   _MK_SHIFT_CONST(16)
#define XUSB_CFG_SSPX_CORE_CNT31_0_U1EXIT_TBRST_MIN_FIELD  (_MK_SHIFT_CONST(0xff) << XUSB_CFG_SSPX_CORE_CNT31_0_U1EXIT_TBRST_MIN_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT31_0_U1EXIT_TBRST_MIN_RANGE  23:16
#define XUSB_CFG_SSPX_CORE_CNT31_0_U1EXIT_TBRST_MIN_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT31_0_U1EXIT_TBRST_MIN_DEFAULT (_MK_MASK_CONST(0x00000025)
#define XUSB_CFG_SSPX_CORE_CNT31_0_U1EXIT_TBRST_MIN_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT31_0_U1EXIT_TBRST_MIN_SW_DEFAULT (_MK_MASK_CONST(0x00000025)
#define XUSB_CFG_SSPX_CORE_CNT31_0_U1EXIT_TBRST_MIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT31_0_U1EXIT_TBRST_MIN_INIT   _MK_ENUM_CONST(0x00000025)
#define XUSB_CFG_SSPX_CORE_CNT31_0_POLL_TBRST_MIN_SHIFT     _MK_SHIFT_CONST(24)
#define XUSB_CFG_SSPX_CORE_CNT31_0_POLL_TBRST_MIN_FIELD    (_MK_SHIFT_CONST(0xff) << XUSB_CFG_SSPX_CORE_CNT31_0_POLL_TBRST_MIN_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT31_0_POLL_TBRST_MIN_RANGE    31:24
#define XUSB_CFG_SSPX_CORE_CNT31_0_POLL_TBRST_MIN_WOFFSET  0
#define XUSB_CFG_SSPX_CORE_CNT31_0_POLL_TBRST_MIN_DEFAULT  (_MK_MASK_CONST(0x0000004B)
#define XUSB_CFG_SSPX_CORE_CNT31_0_POLL_TBRST_MIN_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT31_0_POLL_TBRST_MIN_SW_DEFAULT (_MK_MASK_CONST(0x0000004B)
#define XUSB_CFG_SSPX_CORE_CNT31_0_POLL_TBRST_MIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT31_0_POLL_TBRST_MIN_INIT     _MK_ENUM_CONST(0x0000004B)
#define XUSB_CFG_SSPX_CORE_CNT32_0                         _MK_ADDR_CONST(0x00000690)
#define XUSB_CFG_SSPX_CORE_CNT32_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT32_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT32_0_RESET_VAL               _MK_MASK_CONST(0xa5)
#define XUSB_CFG_SSPX_CORE_CNT32_0_RESET_MASK              _MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT32_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0xa5)
#define XUSB_CFG_SSPX_CORE_CNT32_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT32_0_READ_MASK               _MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT32_0_WRITE_MASK              _MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT32_0_POLL_TBRST_MAX_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT32_0_POLL_TBRST_MAX_FIELD    (_MK_SHIFT_CONST(0xff) << XUSB_CFG_SSPX_CORE_CNT32_0_POLL_TBRST_MAX_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT32_0_POLL_TBRST_MAX_RANGE    7:0
#define XUSB_CFG_SSPX_CORE_CNT32_0_POLL_TBRST_MAX_WOFFSET  0
#define XUSB_CFG_SSPX_CORE_CNT32_0_POLL_TBRST_MAX_DEFAULT  (_MK_MASK_CONST(0x000000A5)
#define XUSB_CFG_SSPX_CORE_CNT32_0_POLL_TBRST_MAX_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT32_0_POLL_TBRST_MAX_SW_DEFAULT (_MK_MASK_CONST(0x000000A5)
#define XUSB_CFG_SSPX_CORE_CNT32_0_POLL_TBRST_MAX_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT32_0_POLL_TBRST_MAX_INIT     _MK_ENUM_CONST(0x000000A5)
#define XUSB_CFG_SSPX_CORE_CNT33_0                         _MK_ADDR_CONST(0x00000694)
#define XUSB_CFG_SSPX_CORE_CNT33_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT33_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT33_0_RESET_VAL               _MK_MASK_CONST(0x2ee)
#define XUSB_CFG_SSPX_CORE_CNT33_0_RESET_MASK              _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT33_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x2ee)
#define XUSB_CFG_SSPX_CORE_CNT33_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT33_0_READ_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT33_0_WRITE_MASK              _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT33_0_POLL_TRPT_MIN_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT33_0_POLL_TRPT_MIN_FIELD     (_MK_SHIFT_CONST(0xfffff) << XUSB_CFG_SSPX_CORE_CNT33_0_POLL_TRPT_MIN_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT33_0_POLL_TRPT_MIN_RANGE     19:0
#define XUSB_CFG_SSPX_CORE_CNT33_0_POLL_TRPT_MIN_WOFFSET   0
#define XUSB_CFG_SSPX_CORE_CNT33_0_POLL_TRPT_MIN_DEFAULT   (_MK_MASK_CONST(0x000002EE)
#define XUSB_CFG_SSPX_CORE_CNT33_0_POLL_TRPT_MIN_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT33_0_POLL_TRPT_MIN_SW_DEFAULT (_MK_MASK_CONST(0x000002EE)
#define XUSB_CFG_SSPX_CORE_CNT33_0_POLL_TRPT_MIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT33_0_POLL_TRPT_MIN_INIT      _MK_ENUM_CONST(0x000002EE)
#define XUSB_CFG_SSPX_CORE_CNT34_0                         _MK_ADDR_CONST(0x00000698)
#define XUSB_CFG_SSPX_CORE_CNT34_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT34_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT34_0_RESET_VAL               _MK_MASK_CONST(0x6d6)
#define XUSB_CFG_SSPX_CORE_CNT34_0_RESET_MASK              _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT34_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x6d6)
#define XUSB_CFG_SSPX_CORE_CNT34_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT34_0_READ_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT34_0_WRITE_MASK              _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT34_0_POLL_TRPT_MAX_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT34_0_POLL_TRPT_MAX_FIELD     (_MK_SHIFT_CONST(0xfffff) << XUSB_CFG_SSPX_CORE_CNT34_0_POLL_TRPT_MAX_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT34_0_POLL_TRPT_MAX_RANGE     19:0
#define XUSB_CFG_SSPX_CORE_CNT34_0_POLL_TRPT_MAX_WOFFSET   0
#define XUSB_CFG_SSPX_CORE_CNT34_0_POLL_TRPT_MAX_DEFAULT   (_MK_MASK_CONST(0x000006D6)
#define XUSB_CFG_SSPX_CORE_CNT34_0_POLL_TRPT_MAX_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT34_0_POLL_TRPT_MAX_SW_DEFAULT (_MK_MASK_CONST(0x000006D6)
#define XUSB_CFG_SSPX_CORE_CNT34_0_POLL_TRPT_MAX_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT34_0_POLL_TRPT_MAX_INIT      _MK_ENUM_CONST(0x000006D6)
#define XUSB_CFG_SSPX_CORE_CNT35_0                         _MK_ADDR_CONST(0x0000069C)
#define XUSB_CFG_SSPX_CORE_CNT35_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT35_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT35_0_RESET_VAL               _MK_MASK_CONST(0x25)
#define XUSB_CFG_SSPX_CORE_CNT35_0_RESET_MASK              _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT35_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x25)
#define XUSB_CFG_SSPX_CORE_CNT35_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT35_0_READ_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT35_0_WRITE_MASK              _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT35_0_U1U2LBEXIT_TBRST_MIN_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT35_0_U1U2LBEXIT_TBRST_MIN_FIELD (_MK_SHIFT_CONST(0xfffff) << XUSB_CFG_SSPX_CORE_CNT35_0_U1U2LBEXIT_TBRST_MIN_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT35_0_U1U2LBEXIT_TBRST_MIN_RANGE 19:0
#define XUSB_CFG_SSPX_CORE_CNT35_0_U1U2LBEXIT_TBRST_MIN_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT35_0_U1U2LBEXIT_TBRST_MIN_DEFAULT (_MK_MASK_CONST(0x00000025)
#define XUSB_CFG_SSPX_CORE_CNT35_0_U1U2LBEXIT_TBRST_MIN_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT35_0_U1U2LBEXIT_TBRST_MIN_SW_DEFAULT (_MK_MASK_CONST(0x00000025)
#define XUSB_CFG_SSPX_CORE_CNT35_0_U1U2LBEXIT_TBRST_MIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT35_0_U1U2LBEXIT_TBRST_MIN_INIT _MK_ENUM_CONST(0x00000025)
#define XUSB_CFG_SSPX_CORE_CNT36_0                         _MK_ADDR_CONST(0x000006A0)
#define XUSB_CFG_SSPX_CORE_CNT36_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT36_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT36_0_RESET_VAL               _MK_MASK_CONST(0xbebc20)
#define XUSB_CFG_SSPX_CORE_CNT36_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT36_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0xbebc20)
#define XUSB_CFG_SSPX_CORE_CNT36_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT36_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT36_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT36_0_TRST_TBRST_MIN_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT36_0_TRST_TBRST_MIN_FIELD    (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT36_0_TRST_TBRST_MIN_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT36_0_TRST_TBRST_MIN_RANGE    29:0
#define XUSB_CFG_SSPX_CORE_CNT36_0_TRST_TBRST_MIN_WOFFSET  0
#define XUSB_CFG_SSPX_CORE_CNT36_0_TRST_TBRST_MIN_DEFAULT  (_MK_MASK_CONST(0x00BEBC20)
#define XUSB_CFG_SSPX_CORE_CNT36_0_TRST_TBRST_MIN_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT36_0_TRST_TBRST_MIN_SW_DEFAULT (_MK_MASK_CONST(0x00BEBC20)
#define XUSB_CFG_SSPX_CORE_CNT36_0_TRST_TBRST_MIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT36_0_TRST_TBRST_MIN_INIT     _MK_ENUM_CONST(0x00BEBC20)
#define XUSB_CFG_SSPX_CORE_CNT37_0                         _MK_ADDR_CONST(0x000006A4)
#define XUSB_CFG_SSPX_CORE_CNT37_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT37_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT37_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_SSPX_CORE_CNT37_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT37_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CFG_SSPX_CORE_CNT37_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT37_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT37_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT37_0_IDDQ_TWAIT_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT37_0_IDDQ_TWAIT_FIELD        (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT37_0_IDDQ_TWAIT_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT37_0_IDDQ_TWAIT_RANGE        29:0
#define XUSB_CFG_SSPX_CORE_CNT37_0_IDDQ_TWAIT_WOFFSET      0
#define XUSB_CFG_SSPX_CORE_CNT37_0_IDDQ_TWAIT_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_CNT37_0_IDDQ_TWAIT_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT37_0_IDDQ_TWAIT_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_CNT37_0_IDDQ_TWAIT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT37_0_IDDQ_TWAIT_INIT         _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_CNT38_0                         _MK_ADDR_CONST(0x000006A8)
#define XUSB_CFG_SSPX_CORE_CNT38_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT38_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT38_0_RESET_VAL               _MK_MASK_CONST(0x2710)
#define XUSB_CFG_SSPX_CORE_CNT38_0_RESET_MASK              _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT38_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x2710)
#define XUSB_CFG_SSPX_CORE_CNT38_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT38_0_READ_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT38_0_WRITE_MASK              _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT38_0_U2U3EXIT_TBRSTMIN_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT38_0_U2U3EXIT_TBRSTMIN_FIELD (_MK_SHIFT_CONST(0xfffff) << XUSB_CFG_SSPX_CORE_CNT38_0_U2U3EXIT_TBRSTMIN_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT38_0_U2U3EXIT_TBRSTMIN_RANGE 19:0
#define XUSB_CFG_SSPX_CORE_CNT38_0_U2U3EXIT_TBRSTMIN_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT38_0_U2U3EXIT_TBRSTMIN_DEFAULT (_MK_MASK_CONST(0x00002710)
#define XUSB_CFG_SSPX_CORE_CNT38_0_U2U3EXIT_TBRSTMIN_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT38_0_U2U3EXIT_TBRSTMIN_SW_DEFAULT (_MK_MASK_CONST(0x00002710)
#define XUSB_CFG_SSPX_CORE_CNT38_0_U2U3EXIT_TBRSTMIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT38_0_U2U3EXIT_TBRSTMIN_INIT  _MK_ENUM_CONST(0x00002710)
#define XUSB_CFG_SSPX_CORE_CTRL1_0                         _MK_ADDR_CONST(0x000006AC)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CTRL1_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CTRL1_0_RESET_VAL               _MK_MASK_CONST(0x60880004)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x60880004)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_MINTXTS2_RSTCLR_CNT_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_MINTXTS2_RSTCLR_CNT_FIELD (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_SSPX_CORE_CTRL1_0_MINTXTS2_RSTCLR_CNT_SHIFT)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_MINTXTS2_RSTCLR_CNT_RANGE 15:0
#define XUSB_CFG_SSPX_CORE_CTRL1_0_MINTXTS2_RSTCLR_CNT_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CTRL1_0_MINTXTS2_RSTCLR_CNT_DEFAULT (_MK_MASK_CONST(0x00000004)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_MINTXTS2_RSTCLR_CNT_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_MINTXTS2_RSTCLR_CNT_SW_DEFAULT (_MK_MASK_CONST(0x00000004)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_MINTXTS2_RSTCLR_CNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_MINTXTS2_RSTCLR_CNT_INIT _MK_ENUM_CONST(0x00000004)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_MAX_DETECT_ATTEMPT_SHIFT  _MK_SHIFT_CONST(16)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_MAX_DETECT_ATTEMPT_FIELD (_MK_SHIFT_CONST(0xf) << XUSB_CFG_SSPX_CORE_CTRL1_0_MAX_DETECT_ATTEMPT_SHIFT)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_MAX_DETECT_ATTEMPT_RANGE 19:16
#define XUSB_CFG_SSPX_CORE_CTRL1_0_MAX_DETECT_ATTEMPT_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CTRL1_0_MAX_DETECT_ATTEMPT_DEFAULT (_MK_MASK_CONST(0x00000008)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_MAX_DETECT_ATTEMPT_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_MAX_DETECT_ATTEMPT_SW_DEFAULT (_MK_MASK_CONST(0x00000008)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_MAX_DETECT_ATTEMPT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_MAX_DETECT_ATTEMPT_INIT _MK_ENUM_CONST(0x00000008)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_LPBK_SKIP_LOW_SHIFT      _MK_SHIFT_CONST(20)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_LPBK_SKIP_LOW_FIELD     (_MK_SHIFT_CONST(0x3f) << XUSB_CFG_SSPX_CORE_CTRL1_0_LPBK_SKIP_LOW_SHIFT)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_LPBK_SKIP_LOW_RANGE     25:20
#define XUSB_CFG_SSPX_CORE_CTRL1_0_LPBK_SKIP_LOW_WOFFSET   0
#define XUSB_CFG_SSPX_CORE_CTRL1_0_LPBK_SKIP_LOW_DEFAULT   (_MK_MASK_CONST(0x00000008)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_LPBK_SKIP_LOW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_LPBK_SKIP_LOW_SW_DEFAULT (_MK_MASK_CONST(0x00000008)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_LPBK_SKIP_LOW_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_LPBK_SKIP_LOW_INIT      _MK_ENUM_CONST(0x00000008)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_LPBK_SKIP_HIGH_SHIFT     _MK_SHIFT_CONST(26)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_LPBK_SKIP_HIGH_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_CFG_SSPX_CORE_CTRL1_0_LPBK_SKIP_HIGH_SHIFT)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_LPBK_SKIP_HIGH_RANGE    31:26
#define XUSB_CFG_SSPX_CORE_CTRL1_0_LPBK_SKIP_HIGH_WOFFSET  0
#define XUSB_CFG_SSPX_CORE_CTRL1_0_LPBK_SKIP_HIGH_DEFAULT  (_MK_MASK_CONST(0x00000018)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_LPBK_SKIP_HIGH_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_LPBK_SKIP_HIGH_SW_DEFAULT (_MK_MASK_CONST(0x00000018)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_LPBK_SKIP_HIGH_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_CFG_SSPX_CORE_CTRL1_0_LPBK_SKIP_HIGH_INIT     _MK_ENUM_CONST(0x00000018)
#define XUSB_CFG_SSPX_CORE_CTRL2_0                         _MK_ADDR_CONST(0x000006B0)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CTRL2_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CTRL2_0_RESET_VAL               _MK_MASK_CONST(0x110890)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_RESET_MASK              _MK_MASK_CONST(0x7fffff)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x110890)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x7fffff)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_READ_MASK               _MK_MASK_CONST(0x7fffff)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_WRITE_MASK              _MK_MASK_CONST(0x7fffff)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINTXLFPS_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINTXLFPS_FIELD    (_MK_SHIFT_CONST(0x1f) << XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINTXLFPS_SHIFT)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINTXLFPS_RANGE    4:0
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINTXLFPS_WOFFSET  0
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINTXLFPS_DEFAULT  (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINTXLFPS_DEFAULT_MASK (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINTXLFPS_SW_DEFAULT (_MK_MASK_CONST(0x00000010)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINTXLFPS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINTXLFPS_INIT     _MK_ENUM_CONST(0x00000010)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINTXLFPS_RCV_SHIFT  _MK_SHIFT_CONST(5)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINTXLFPS_RCV_FIELD (_MK_SHIFT_CONST(0x1f) << XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINTXLFPS_RCV_SHIFT)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINTXLFPS_RCV_RANGE 9:5
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINTXLFPS_RCV_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINTXLFPS_RCV_DEFAULT (_MK_MASK_CONST(0x00000004)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINTXLFPS_RCV_DEFAULT_MASK (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINTXLFPS_RCV_SW_DEFAULT (_MK_MASK_CONST(0x00000004)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINTXLFPS_RCV_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINTXLFPS_RCV_INIT _MK_ENUM_CONST(0x00000004)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_PING_MINTXLFPS_SHIFT     _MK_SHIFT_CONST(10)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_PING_MINTXLFPS_FIELD    (_MK_SHIFT_CONST(0x1f) << XUSB_CFG_SSPX_CORE_CTRL2_0_PING_MINTXLFPS_SHIFT)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_PING_MINTXLFPS_RANGE    14:10
#define XUSB_CFG_SSPX_CORE_CTRL2_0_PING_MINTXLFPS_WOFFSET  0
#define XUSB_CFG_SSPX_CORE_CTRL2_0_PING_MINTXLFPS_DEFAULT  (_MK_MASK_CONST(0x00000002)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_PING_MINTXLFPS_DEFAULT_MASK (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_PING_MINTXLFPS_SW_DEFAULT (_MK_MASK_CONST(0x00000002)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_PING_MINTXLFPS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_PING_MINTXLFPS_INIT     _MK_ENUM_CONST(0x00000002)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINRXLFPS_SHIFT     _MK_SHIFT_CONST(15)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINRXLFPS_FIELD    (_MK_SHIFT_CONST(0x1f) << XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINRXLFPS_SHIFT)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINRXLFPS_RANGE    19:15
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINRXLFPS_WOFFSET  0
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINRXLFPS_DEFAULT  (_MK_MASK_CONST(0x00000002)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINRXLFPS_DEFAULT_MASK (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINRXLFPS_SW_DEFAULT (_MK_MASK_CONST(0x00000002)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINRXLFPS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_POLL_MINRXLFPS_INIT     _MK_ENUM_CONST(0x00000002)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_RCVDET_TIMER_DIV_VAL_SHIFT  _MK_SHIFT_CONST(20)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_RCVDET_TIMER_DIV_VAL_FIELD (_MK_SHIFT_CONST(0x7) << XUSB_CFG_SSPX_CORE_CTRL2_0_RCVDET_TIMER_DIV_VAL_SHIFT)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_RCVDET_TIMER_DIV_VAL_RANGE 22:20
#define XUSB_CFG_SSPX_CORE_CTRL2_0_RCVDET_TIMER_DIV_VAL_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CTRL2_0_RCVDET_TIMER_DIV_VAL_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_RCVDET_TIMER_DIV_VAL_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_RCVDET_TIMER_DIV_VAL_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_RCVDET_TIMER_DIV_VAL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_RCVDET_TIMER_DIV_VAL_0P5X _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_RCVDET_TIMER_DIV_VAL_1X _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_RCVDET_TIMER_DIV_VAL_2X _MK_ENUM_CONST(0x00000002)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_RCVDET_TIMER_DIV_VAL_4X _MK_ENUM_CONST(0x00000003)
#define XUSB_CFG_SSPX_CORE_CTRL2_0_RCVDET_TIMER_DIV_VAL_8X _MK_ENUM_CONST(0x00000004)
#define XUSB_CFG_SSPX_CORE_CNT42_0                         _MK_ADDR_CONST(0x000006C0)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT42_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT42_0_RESET_VAL               _MK_MASK_CONST(0xa08c14)
#define XUSB_CFG_SSPX_CORE_CNT42_0_RESET_MASK              _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0xa08c14)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_SSPX_CORE_CNT42_0_READ_MASK               _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_SSPX_CORE_CNT42_0_WRITE_MASK              _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_PING_TBRSTMIN_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_PING_TBRSTMIN_FIELD (_MK_SHIFT_CONST(0xff) << XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_PING_TBRSTMIN_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_PING_TBRSTMIN_RANGE 7:0
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_PING_TBRSTMIN_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_PING_TBRSTMIN_DEFAULT (_MK_MASK_CONST(0x00000014)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_PING_TBRSTMIN_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_PING_TBRSTMIN_SW_DEFAULT (_MK_MASK_CONST(0x00000014)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_PING_TBRSTMIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_PING_TBRSTMIN_INIT _MK_ENUM_CONST(0x00000014)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_PING_TBRSTMAX_SHIFT  _MK_SHIFT_CONST(8)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_PING_TBRSTMAX_FIELD (_MK_SHIFT_CONST(0xff) << XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_PING_TBRSTMAX_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_PING_TBRSTMAX_RANGE 15:8
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_PING_TBRSTMAX_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_PING_TBRSTMAX_DEFAULT (_MK_MASK_CONST(0x0000008C)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_PING_TBRSTMAX_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_PING_TBRSTMAX_SW_DEFAULT (_MK_MASK_CONST(0x0000008C)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_PING_TBRSTMAX_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_PING_TBRSTMAX_INIT _MK_ENUM_CONST(0x0000008C)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_U1EX_TBRSTMIN_SHIFT  _MK_SHIFT_CONST(16)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_U1EX_TBRSTMIN_FIELD (_MK_SHIFT_CONST(0xff) << XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_U1EX_TBRSTMIN_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_U1EX_TBRSTMIN_RANGE 23:16
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_U1EX_TBRSTMIN_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_U1EX_TBRSTMIN_DEFAULT (_MK_MASK_CONST(0x000000A0)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_U1EX_TBRSTMIN_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_U1EX_TBRSTMIN_SW_DEFAULT (_MK_MASK_CONST(0x000000A0)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_U1EX_TBRSTMIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT42_0_SLFPS_U1EX_TBRSTMIN_INIT _MK_ENUM_CONST(0x000000A0)
#define XUSB_CFG_SSPX_CORE_CNT43_0                         _MK_ADDR_CONST(0x000006C4)
#define XUSB_CFG_SSPX_CORE_CNT43_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT43_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT43_0_RESET_VAL               _MK_MASK_CONST(0x1f030000)
#define XUSB_CFG_SSPX_CORE_CNT43_0_RESET_MASK              _MK_MASK_CONST(0xffff0000)
#define XUSB_CFG_SSPX_CORE_CNT43_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x1f030000)
#define XUSB_CFG_SSPX_CORE_CNT43_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffff0000)
#define XUSB_CFG_SSPX_CORE_CNT43_0_READ_MASK               _MK_MASK_CONST(0xffff0000)
#define XUSB_CFG_SSPX_CORE_CNT43_0_WRITE_MASK              _MK_MASK_CONST(0xffff0000)
#define XUSB_CFG_SSPX_CORE_CNT43_0_MIN_LFPS_HALFCYCLES_SHIFT  _MK_SHIFT_CONST(16)
#define XUSB_CFG_SSPX_CORE_CNT43_0_MIN_LFPS_HALFCYCLES_FIELD (_MK_SHIFT_CONST(0xff) << XUSB_CFG_SSPX_CORE_CNT43_0_MIN_LFPS_HALFCYCLES_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT43_0_MIN_LFPS_HALFCYCLES_RANGE 23:16
#define XUSB_CFG_SSPX_CORE_CNT43_0_MIN_LFPS_HALFCYCLES_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT43_0_MIN_LFPS_HALFCYCLES_DEFAULT (_MK_MASK_CONST(0x00000003)
#define XUSB_CFG_SSPX_CORE_CNT43_0_MIN_LFPS_HALFCYCLES_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT43_0_MIN_LFPS_HALFCYCLES_SW_DEFAULT (_MK_MASK_CONST(0x00000003)
#define XUSB_CFG_SSPX_CORE_CNT43_0_MIN_LFPS_HALFCYCLES_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT43_0_MIN_LFPS_HALFCYCLES_INIT _MK_ENUM_CONST(0x00000003)
#define XUSB_CFG_SSPX_CORE_CNT43_0_MAX_LFPS_HALFCYCLES_SHIFT  _MK_SHIFT_CONST(24)
#define XUSB_CFG_SSPX_CORE_CNT43_0_MAX_LFPS_HALFCYCLES_FIELD (_MK_SHIFT_CONST(0xff) << XUSB_CFG_SSPX_CORE_CNT43_0_MAX_LFPS_HALFCYCLES_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT43_0_MAX_LFPS_HALFCYCLES_RANGE 31:24
#define XUSB_CFG_SSPX_CORE_CNT43_0_MAX_LFPS_HALFCYCLES_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT43_0_MAX_LFPS_HALFCYCLES_DEFAULT (_MK_MASK_CONST(0x0000001F)
#define XUSB_CFG_SSPX_CORE_CNT43_0_MAX_LFPS_HALFCYCLES_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT43_0_MAX_LFPS_HALFCYCLES_SW_DEFAULT (_MK_MASK_CONST(0x0000001F)
#define XUSB_CFG_SSPX_CORE_CNT43_0_MAX_LFPS_HALFCYCLES_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT43_0_MAX_LFPS_HALFCYCLES_INIT _MK_ENUM_CONST(0x0000001F)
#define XUSB_CFG_SSPX_CORE_CNT48_0                         _MK_ADDR_CONST(0x000006D8)
#define XUSB_CFG_SSPX_CORE_CNT48_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT48_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT48_0_RESET_VAL               _MK_MASK_CONST(0x96)
#define XUSB_CFG_SSPX_CORE_CNT48_0_RESET_MASK              _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT48_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x96)
#define XUSB_CFG_SSPX_CORE_CNT48_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT48_0_READ_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT48_0_WRITE_MASK              _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT48_0_SLFPS_U2U3LBEX_TBRSTMIN_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT48_0_SLFPS_U2U3LBEX_TBRSTMIN_FIELD (_MK_SHIFT_CONST(0xfffff) << XUSB_CFG_SSPX_CORE_CNT48_0_SLFPS_U2U3LBEX_TBRSTMIN_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT48_0_SLFPS_U2U3LBEX_TBRSTMIN_RANGE 19:0
#define XUSB_CFG_SSPX_CORE_CNT48_0_SLFPS_U2U3LBEX_TBRSTMIN_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT48_0_SLFPS_U2U3LBEX_TBRSTMIN_DEFAULT (_MK_MASK_CONST(0x00000096)
#define XUSB_CFG_SSPX_CORE_CNT48_0_SLFPS_U2U3LBEX_TBRSTMIN_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT48_0_SLFPS_U2U3LBEX_TBRSTMIN_SW_DEFAULT (_MK_MASK_CONST(0x00000096)
#define XUSB_CFG_SSPX_CORE_CNT48_0_SLFPS_U2U3LBEX_TBRSTMIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT48_0_SLFPS_U2U3LBEX_TBRSTMIN_INIT _MK_ENUM_CONST(0x00000096)
#define XUSB_CFG_SSPX_CORE_CNT49_0                         _MK_ADDR_CONST(0x000006DC)
#define XUSB_CFG_SSPX_CORE_CNT49_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT49_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT49_0_RESET_VAL               _MK_MASK_CONST(0x2faf080)
#define XUSB_CFG_SSPX_CORE_CNT49_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT49_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x2faf080)
#define XUSB_CFG_SSPX_CORE_CNT49_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT49_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT49_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT49_0_SLFPS_TRST_TBRSTMIN_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT49_0_SLFPS_TRST_TBRSTMIN_FIELD (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_SSPX_CORE_CNT49_0_SLFPS_TRST_TBRSTMIN_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT49_0_SLFPS_TRST_TBRSTMIN_RANGE 29:0
#define XUSB_CFG_SSPX_CORE_CNT49_0_SLFPS_TRST_TBRSTMIN_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT49_0_SLFPS_TRST_TBRSTMIN_DEFAULT (_MK_MASK_CONST(0x02FAF080)
#define XUSB_CFG_SSPX_CORE_CNT49_0_SLFPS_TRST_TBRSTMIN_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT49_0_SLFPS_TRST_TBRSTMIN_SW_DEFAULT (_MK_MASK_CONST(0x02FAF080)
#define XUSB_CFG_SSPX_CORE_CNT49_0_SLFPS_TRST_TBRSTMIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_SSPX_CORE_CNT49_0_SLFPS_TRST_TBRSTMIN_INIT _MK_ENUM_CONST(0x02FAF080)
#define XUSB_CFG_SSPX_CORE_ITP_0                           _MK_ADDR_CONST(0x000006E0)
#define XUSB_CFG_SSPX_CORE_ITP_0_SECURE                    0
#define XUSB_CFG_SSPX_CORE_ITP_0_WORD_COUNT                1
#define XUSB_CFG_SSPX_CORE_ITP_0_RESET_VAL                 _MK_MASK_CONST(0x1e0)
#define XUSB_CFG_SSPX_CORE_ITP_0_RESET_MASK                _MK_MASK_CONST(0x1fff)
#define XUSB_CFG_SSPX_CORE_ITP_0_SW_DEFAULT_VAL            _MK_MASK_CONST(0x1e0)
#define XUSB_CFG_SSPX_CORE_ITP_0_SW_DEFAULT_MASK           _MK_MASK_CONST(0x1fff)
#define XUSB_CFG_SSPX_CORE_ITP_0_READ_MASK                 _MK_MASK_CONST(0x1fff)
#define XUSB_CFG_SSPX_CORE_ITP_0_WRITE_MASK                _MK_MASK_CONST(0x1fff)
#define XUSB_CFG_SSPX_CORE_ITP_0_DELTA_THRES_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_ITP_0_DELTA_THRES_FIELD         (_MK_SHIFT_CONST(0x1fff) << XUSB_CFG_SSPX_CORE_ITP_0_DELTA_THRES_SHIFT)
#define XUSB_CFG_SSPX_CORE_ITP_0_DELTA_THRES_RANGE         12:0
#define XUSB_CFG_SSPX_CORE_ITP_0_DELTA_THRES_WOFFSET       0
#define XUSB_CFG_SSPX_CORE_ITP_0_DELTA_THRES_DEFAULT       (_MK_MASK_CONST(0x000001E0)
#define XUSB_CFG_SSPX_CORE_ITP_0_DELTA_THRES_DEFAULT_MASK  (_MK_MASK_CONST(0x1fff)
#define XUSB_CFG_SSPX_CORE_ITP_0_DELTA_THRES_SW_DEFAULT    (_MK_MASK_CONST(0x000001E0)
#define XUSB_CFG_SSPX_CORE_ITP_0_DELTA_THRES_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1fff)
#define XUSB_CFG_SSPX_CORE_ITP_0_DELTA_THRES_INIT          _MK_ENUM_CONST(0x000001E0)
#define XUSB_CFG_SSPX_CORE_CNT50_0                         _MK_ADDR_CONST(0x000006E4)
#define XUSB_CFG_SSPX_CORE_CNT50_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT50_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT50_0_RESET_VAL               _MK_MASK_CONST(0x9624)
#define XUSB_CFG_SSPX_CORE_CNT50_0_RESET_MASK              _MK_MASK_CONST(0xffff)
#define XUSB_CFG_SSPX_CORE_CNT50_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x9624)
#define XUSB_CFG_SSPX_CORE_CNT50_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffff)
#define XUSB_CFG_SSPX_CORE_CNT50_0_READ_MASK               _MK_MASK_CONST(0xffff)
#define XUSB_CFG_SSPX_CORE_CNT50_0_WRITE_MASK              _MK_MASK_CONST(0xffff)
#define XUSB_CFG_SSPX_CORE_CNT50_0_PLFPS_U1_TBRSTMIN_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT50_0_PLFPS_U1_TBRSTMIN_FIELD (_MK_SHIFT_CONST(0xff) << XUSB_CFG_SSPX_CORE_CNT50_0_PLFPS_U1_TBRSTMIN_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT50_0_PLFPS_U1_TBRSTMIN_RANGE 7:0
#define XUSB_CFG_SSPX_CORE_CNT50_0_PLFPS_U1_TBRSTMIN_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT50_0_PLFPS_U1_TBRSTMIN_DEFAULT (_MK_MASK_CONST(0x00000024)
#define XUSB_CFG_SSPX_CORE_CNT50_0_PLFPS_U1_TBRSTMIN_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT50_0_PLFPS_U1_TBRSTMIN_SW_DEFAULT (_MK_MASK_CONST(0x00000024)
#define XUSB_CFG_SSPX_CORE_CNT50_0_PLFPS_U1_TBRSTMIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT50_0_PLFPS_U1_TBRSTMIN_INIT  _MK_ENUM_CONST(0x00000024)
#define XUSB_CFG_SSPX_CORE_CNT50_0_SLFPS_U1_TBRSTMIN_SHIFT  _MK_SHIFT_CONST(8)
#define XUSB_CFG_SSPX_CORE_CNT50_0_SLFPS_U1_TBRSTMIN_FIELD (_MK_SHIFT_CONST(0xff) << XUSB_CFG_SSPX_CORE_CNT50_0_SLFPS_U1_TBRSTMIN_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT50_0_SLFPS_U1_TBRSTMIN_RANGE 15:8
#define XUSB_CFG_SSPX_CORE_CNT50_0_SLFPS_U1_TBRSTMIN_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT50_0_SLFPS_U1_TBRSTMIN_DEFAULT (_MK_MASK_CONST(0x00000096)
#define XUSB_CFG_SSPX_CORE_CNT50_0_SLFPS_U1_TBRSTMIN_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT50_0_SLFPS_U1_TBRSTMIN_SW_DEFAULT (_MK_MASK_CONST(0x00000096)
#define XUSB_CFG_SSPX_CORE_CNT50_0_SLFPS_U1_TBRSTMIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_SSPX_CORE_CNT50_0_SLFPS_U1_TBRSTMIN_INIT  _MK_ENUM_CONST(0x00000096)
#define XUSB_CFG_SSPX_CORE_CNT51_0                         _MK_ADDR_CONST(0x000006E8)
#define XUSB_CFG_SSPX_CORE_CNT51_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT51_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT51_0_RESET_VAL               _MK_MASK_CONST(0x25)
#define XUSB_CFG_SSPX_CORE_CNT51_0_RESET_MASK              _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT51_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x25)
#define XUSB_CFG_SSPX_CORE_CNT51_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT51_0_READ_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT51_0_WRITE_MASK              _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT51_0_PLFPS_U2U3LB_TBRSTMIN_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT51_0_PLFPS_U2U3LB_TBRSTMIN_FIELD (_MK_SHIFT_CONST(0xfffff) << XUSB_CFG_SSPX_CORE_CNT51_0_PLFPS_U2U3LB_TBRSTMIN_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT51_0_PLFPS_U2U3LB_TBRSTMIN_RANGE 19:0
#define XUSB_CFG_SSPX_CORE_CNT51_0_PLFPS_U2U3LB_TBRSTMIN_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT51_0_PLFPS_U2U3LB_TBRSTMIN_DEFAULT (_MK_MASK_CONST(0x00000025)
#define XUSB_CFG_SSPX_CORE_CNT51_0_PLFPS_U2U3LB_TBRSTMIN_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT51_0_PLFPS_U2U3LB_TBRSTMIN_SW_DEFAULT (_MK_MASK_CONST(0x00000025)
#define XUSB_CFG_SSPX_CORE_CNT51_0_PLFPS_U2U3LB_TBRSTMIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT51_0_PLFPS_U2U3LB_TBRSTMIN_INIT _MK_ENUM_CONST(0x00000025)
#define XUSB_CFG_SSPX_CORE_CNT52_0                         _MK_ADDR_CONST(0x000006EC)
#define XUSB_CFG_SSPX_CORE_CNT52_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT52_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT52_0_RESET_VAL               _MK_MASK_CONST(0x96)
#define XUSB_CFG_SSPX_CORE_CNT52_0_RESET_MASK              _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT52_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x96)
#define XUSB_CFG_SSPX_CORE_CNT52_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT52_0_READ_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT52_0_WRITE_MASK              _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT52_0_SLFPS_U2U3LB_TBRSTMIN_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT52_0_SLFPS_U2U3LB_TBRSTMIN_FIELD (_MK_SHIFT_CONST(0xfffff) << XUSB_CFG_SSPX_CORE_CNT52_0_SLFPS_U2U3LB_TBRSTMIN_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT52_0_SLFPS_U2U3LB_TBRSTMIN_RANGE 19:0
#define XUSB_CFG_SSPX_CORE_CNT52_0_SLFPS_U2U3LB_TBRSTMIN_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_CNT52_0_SLFPS_U2U3LB_TBRSTMIN_DEFAULT (_MK_MASK_CONST(0x00000096)
#define XUSB_CFG_SSPX_CORE_CNT52_0_SLFPS_U2U3LB_TBRSTMIN_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT52_0_SLFPS_U2U3LB_TBRSTMIN_SW_DEFAULT (_MK_MASK_CONST(0x00000096)
#define XUSB_CFG_SSPX_CORE_CNT52_0_SLFPS_U2U3LB_TBRSTMIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT52_0_SLFPS_U2U3LB_TBRSTMIN_INIT _MK_ENUM_CONST(0x00000096)
#define XUSB_CFG_SSPX_CORE_CNT53_0                         _MK_ADDR_CONST(0x000006F0)
#define XUSB_CFG_SSPX_CORE_CNT53_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT53_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT53_0_RESET_VAL               _MK_MASK_CONST(0x960)
#define XUSB_CFG_SSPX_CORE_CNT53_0_RESET_MASK              _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT53_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x960)
#define XUSB_CFG_SSPX_CORE_CNT53_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT53_0_READ_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT53_0_WRITE_MASK              _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT53_0_RXEQ_WAIT_CNT_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT53_0_RXEQ_WAIT_CNT_FIELD     (_MK_SHIFT_CONST(0xfffff) << XUSB_CFG_SSPX_CORE_CNT53_0_RXEQ_WAIT_CNT_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT53_0_RXEQ_WAIT_CNT_RANGE     19:0
#define XUSB_CFG_SSPX_CORE_CNT53_0_RXEQ_WAIT_CNT_WOFFSET   0
#define XUSB_CFG_SSPX_CORE_CNT53_0_RXEQ_WAIT_CNT_DEFAULT   (_MK_MASK_CONST(0x00000960)
#define XUSB_CFG_SSPX_CORE_CNT53_0_RXEQ_WAIT_CNT_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT53_0_RXEQ_WAIT_CNT_SW_DEFAULT (_MK_MASK_CONST(0x00000960)
#define XUSB_CFG_SSPX_CORE_CNT53_0_RXEQ_WAIT_CNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT53_0_RXEQ_WAIT_CNT_INIT      _MK_ENUM_CONST(0x00000960)
#define XUSB_CFG_SSPX_CORE_CNT54_0                         _MK_ADDR_CONST(0x000006F4)
#define XUSB_CFG_SSPX_CORE_CNT54_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_CNT54_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_CNT54_0_RESET_VAL               _MK_MASK_CONST(0x4b0)
#define XUSB_CFG_SSPX_CORE_CNT54_0_RESET_MASK              _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT54_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x4b0)
#define XUSB_CFG_SSPX_CORE_CNT54_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT54_0_READ_MASK               _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT54_0_WRITE_MASK              _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT54_0_RXEQ_LOCK_CNT_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_CNT54_0_RXEQ_LOCK_CNT_FIELD     (_MK_SHIFT_CONST(0xfffff) << XUSB_CFG_SSPX_CORE_CNT54_0_RXEQ_LOCK_CNT_SHIFT)
#define XUSB_CFG_SSPX_CORE_CNT54_0_RXEQ_LOCK_CNT_RANGE     19:0
#define XUSB_CFG_SSPX_CORE_CNT54_0_RXEQ_LOCK_CNT_WOFFSET   0
#define XUSB_CFG_SSPX_CORE_CNT54_0_RXEQ_LOCK_CNT_DEFAULT   (_MK_MASK_CONST(0x000004B0)
#define XUSB_CFG_SSPX_CORE_CNT54_0_RXEQ_LOCK_CNT_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT54_0_RXEQ_LOCK_CNT_SW_DEFAULT (_MK_MASK_CONST(0x000004B0)
#define XUSB_CFG_SSPX_CORE_CNT54_0_RXEQ_LOCK_CNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_CNT54_0_RXEQ_LOCK_CNT_INIT      _MK_ENUM_CONST(0x000004B0)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0                       _MK_ADDR_CONST(0x00000740)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_SECURE                0
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_WORD_COUNT            1
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_RESET_VAL             _MK_MASK_CONST(0x2800)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_RESET_MASK            _MK_MASK_CONST(0xffffc00)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x2800)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0xffffc00)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_READ_MASK             _MK_MASK_CONST(0xffffc00)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_WRITE_MASK            _MK_MASK_CONST(0xffffc00)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAKSEL0_SHIFT      _MK_SHIFT_CONST(10)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAKSEL0_FIELD     (_MK_SHIFT_CONST(0x1f) << XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAKSEL0_SHIFT)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAKSEL0_RANGE     14:10
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAKSEL0_WOFFSET   0
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAKSEL0_DEFAULT   (_MK_MASK_CONST(0x0000000A)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAKSEL0_DEFAULT_MASK (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAKSEL0_SW_DEFAULT (_MK_MASK_CONST(0x0000000A)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAKSEL0_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAKSEL0_INIT      _MK_ENUM_CONST(0x0000000A)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAKSEL1_SHIFT      _MK_SHIFT_CONST(15)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAKSEL1_FIELD     (_MK_SHIFT_CONST(0x1f) << XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAKSEL1_SHIFT)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAKSEL1_RANGE     19:15
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAKSEL1_WOFFSET   0
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAKSEL1_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAKSEL1_DEFAULT_MASK (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAKSEL1_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAKSEL1_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1f)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAKSEL1_INIT      _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAK_PRESEL0_SHIFT  _MK_SHIFT_CONST(20)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAK_PRESEL0_FIELD (_MK_SHIFT_CONST(0xf) << XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAK_PRESEL0_SHIFT)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAK_PRESEL0_RANGE 23:20
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAK_PRESEL0_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAK_PRESEL0_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAK_PRESEL0_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAK_PRESEL0_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAK_PRESEL0_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAK_PRESEL0_INIT  _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAK_PRESEL1_SHIFT  _MK_SHIFT_CONST(24)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAK_PRESEL1_FIELD (_MK_SHIFT_CONST(0xf) << XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAK_PRESEL1_SHIFT)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAK_PRESEL1_RANGE 27:24
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAK_PRESEL1_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAK_PRESEL1_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAK_PRESEL1_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAK_PRESEL1_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAK_PRESEL1_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_SSPX_CORE_PADCTL0_0_TX_PEAK_PRESEL1_INIT  _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0                       _MK_ADDR_CONST(0x00000744)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SECURE                0
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_WORD_COUNT            1
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_RESET_VAL             _MK_MASK_CONST(0x1570000)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_RESET_MASK            _MK_MASK_CONST(0x3ff0000)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x1570000)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0x3ff0000)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_READ_MASK             _MK_MASK_CONST(0x3ff0000)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_WRITE_MASK            _MK_MASK_CONST(0x3ff0000)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_DETECT_SHIFT  _MK_SHIFT_CONST(16)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_DETECT_FIELD (_MK_SHIFT_CONST(0x3) << XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_DETECT_SHIFT)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_DETECT_RANGE 17:16
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_DETECT_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_DETECT_DEFAULT (_MK_MASK_CONST(0x00000003)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_DETECT_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_DETECT_SW_DEFAULT (_MK_MASK_CONST(0x00000003)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_DETECT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_DETECT_INIT  _MK_ENUM_CONST(0x00000003)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_POLLING_SHIFT  _MK_SHIFT_CONST(18)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_POLLING_FIELD (_MK_SHIFT_CONST(0x3) << XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_POLLING_SHIFT)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_POLLING_RANGE 19:18
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_POLLING_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_POLLING_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_POLLING_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_POLLING_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_POLLING_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_POLLING_INIT _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U1_SHIFT      _MK_SHIFT_CONST(20)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U1_FIELD     (_MK_SHIFT_CONST(0x3) << XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U1_SHIFT)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U1_RANGE     21:20
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U1_WOFFSET   0
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U1_DEFAULT   (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U1_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U1_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U1_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U1_INIT      _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U2_SHIFT      _MK_SHIFT_CONST(22)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U2_FIELD     (_MK_SHIFT_CONST(0x3) << XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U2_SHIFT)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U2_RANGE     23:22
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U2_WOFFSET   0
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U2_DEFAULT   (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U2_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U2_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U2_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U2_INIT      _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U3_SHIFT      _MK_SHIFT_CONST(24)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U3_FIELD     (_MK_SHIFT_CONST(0x3) << XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U3_SHIFT)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U3_RANGE     25:24
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U3_WOFFSET   0
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U3_DEFAULT   (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U3_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U3_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U3_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_CFG_SSPX_CORE_PADCTL1_0_SLPSTATE_U3_INIT      _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_PADCTL2_0                       _MK_ADDR_CONST(0x00000748)
#define XUSB_CFG_SSPX_CORE_PADCTL2_0_SECURE                0
#define XUSB_CFG_SSPX_CORE_PADCTL2_0_WORD_COUNT            1
#define XUSB_CFG_SSPX_CORE_PADCTL2_0_RESET_VAL             _MK_MASK_CONST(0xe11)
#define XUSB_CFG_SSPX_CORE_PADCTL2_0_RESET_MASK            _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_PADCTL2_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0xe11)
#define XUSB_CFG_SSPX_CORE_PADCTL2_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_PADCTL2_0_READ_MASK             _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_PADCTL2_0_WRITE_MASK            _MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_PADCTL2_0_RXDAT_VLD_TIMEOUT_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_PADCTL2_0_RXDAT_VLD_TIMEOUT_FIELD (_MK_SHIFT_CONST(0xfffff) << XUSB_CFG_SSPX_CORE_PADCTL2_0_RXDAT_VLD_TIMEOUT_SHIFT)
#define XUSB_CFG_SSPX_CORE_PADCTL2_0_RXDAT_VLD_TIMEOUT_RANGE 19:0
#define XUSB_CFG_SSPX_CORE_PADCTL2_0_RXDAT_VLD_TIMEOUT_WOFFSET 0
#define XUSB_CFG_SSPX_CORE_PADCTL2_0_RXDAT_VLD_TIMEOUT_DEFAULT (_MK_MASK_CONST(0x00000E11)
#define XUSB_CFG_SSPX_CORE_PADCTL2_0_RXDAT_VLD_TIMEOUT_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_PADCTL2_0_RXDAT_VLD_TIMEOUT_SW_DEFAULT (_MK_MASK_CONST(0x00000E11)
#define XUSB_CFG_SSPX_CORE_PADCTL2_0_RXDAT_VLD_TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffff)
#define XUSB_CFG_SSPX_CORE_PADCTL2_0_RXDAT_VLD_TIMEOUT_INIT _MK_ENUM_CONST(0x00000E11)
#define XUSB_CFG_SSPX_CORE_XFER_CNT0_0                     _MK_ADDR_CONST(0x00000760)
#define XUSB_CFG_SSPX_CORE_XFER_CNT0_0_SECURE              0
#define XUSB_CFG_SSPX_CORE_XFER_CNT0_0_WORD_COUNT          1
#define XUSB_CFG_SSPX_CORE_XFER_CNT0_0_RESET_VAL           _MK_MASK_CONST(0xf00)
#define XUSB_CFG_SSPX_CORE_XFER_CNT0_0_RESET_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_XFER_CNT0_0_SW_DEFAULT_VAL      _MK_MASK_CONST(0xf00)
#define XUSB_CFG_SSPX_CORE_XFER_CNT0_0_SW_DEFAULT_MASK     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_XFER_CNT0_0_READ_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_XFER_CNT0_0_WRITE_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_XFER_CNT0_0_RXACK_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_XFER_CNT0_0_RXACK_FIELD         (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_SSPX_CORE_XFER_CNT0_0_RXACK_SHIFT)
#define XUSB_CFG_SSPX_CORE_XFER_CNT0_0_RXACK_RANGE         31:0
#define XUSB_CFG_SSPX_CORE_XFER_CNT0_0_RXACK_WOFFSET       0
#define XUSB_CFG_SSPX_CORE_XFER_CNT0_0_RXACK_DEFAULT       (_MK_MASK_CONST(0x00000F00)
#define XUSB_CFG_SSPX_CORE_XFER_CNT0_0_RXACK_DEFAULT_MASK  (_MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_XFER_CNT0_0_RXACK_SW_DEFAULT    (_MK_MASK_CONST(0x00000F00)
#define XUSB_CFG_SSPX_CORE_XFER_CNT0_0_RXACK_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_XFER_CNT0_0_RXACK_INIT          _MK_ENUM_CONST(0x00000F00)
#define XUSB_CFG_SSPX_CORE_XFER_CNT1_0                     _MK_ADDR_CONST(0x00000764)
#define XUSB_CFG_SSPX_CORE_XFER_CNT1_0_SECURE              0
#define XUSB_CFG_SSPX_CORE_XFER_CNT1_0_WORD_COUNT          1
#define XUSB_CFG_SSPX_CORE_XFER_CNT1_0_RESET_VAL           _MK_MASK_CONST(0xf00)
#define XUSB_CFG_SSPX_CORE_XFER_CNT1_0_RESET_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_XFER_CNT1_0_SW_DEFAULT_VAL      _MK_MASK_CONST(0xf00)
#define XUSB_CFG_SSPX_CORE_XFER_CNT1_0_SW_DEFAULT_MASK     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_XFER_CNT1_0_READ_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_XFER_CNT1_0_WRITE_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_XFER_CNT1_0_RXDP_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_XFER_CNT1_0_RXDP_FIELD          (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_SSPX_CORE_XFER_CNT1_0_RXDP_SHIFT)
#define XUSB_CFG_SSPX_CORE_XFER_CNT1_0_RXDP_RANGE          31:0
#define XUSB_CFG_SSPX_CORE_XFER_CNT1_0_RXDP_WOFFSET        0
#define XUSB_CFG_SSPX_CORE_XFER_CNT1_0_RXDP_DEFAULT        (_MK_MASK_CONST(0x00000F00)
#define XUSB_CFG_SSPX_CORE_XFER_CNT1_0_RXDP_DEFAULT_MASK   (_MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_XFER_CNT1_0_RXDP_SW_DEFAULT     (_MK_MASK_CONST(0x00000F00)
#define XUSB_CFG_SSPX_CORE_XFER_CNT1_0_RXDP_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_SSPX_CORE_XFER_CNT1_0_RXDP_INIT           _MK_ENUM_CONST(0x00000F00)
#define XUSB_CFG_SSPX_CORE_INXFER_0                        _MK_ADDR_CONST(0x00000768)
#define XUSB_CFG_SSPX_CORE_INXFER_0_SECURE                 0
#define XUSB_CFG_SSPX_CORE_INXFER_0_WORD_COUNT             1
#define XUSB_CFG_SSPX_CORE_INXFER_0_RESET_VAL              _MK_MASK_CONST(0x9c0002)
#define XUSB_CFG_SSPX_CORE_INXFER_0_RESET_MASK             _MK_MASK_CONST(0xffff000f)
#define XUSB_CFG_SSPX_CORE_INXFER_0_SW_DEFAULT_VAL         _MK_MASK_CONST(0x9c0002)
#define XUSB_CFG_SSPX_CORE_INXFER_0_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffff000f)
#define XUSB_CFG_SSPX_CORE_INXFER_0_READ_MASK              _MK_MASK_CONST(0xffff000f)
#define XUSB_CFG_SSPX_CORE_INXFER_0_WRITE_MASK             _MK_MASK_CONST(0xffff000f)
#define XUSB_CFG_SSPX_CORE_INXFER_0_RETRY_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_INXFER_0_RETRY_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSPX_CORE_INXFER_0_RETRY_SHIFT)
#define XUSB_CFG_SSPX_CORE_INXFER_0_RETRY_RANGE            0:0
#define XUSB_CFG_SSPX_CORE_INXFER_0_RETRY_WOFFSET          0
#define XUSB_CFG_SSPX_CORE_INXFER_0_RETRY_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_INXFER_0_RETRY_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_INXFER_0_RETRY_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_INXFER_0_RETRY_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_INXFER_0_RETRY_ENABLED          _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_INXFER_0_RETRY_DISABLED         _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ACKQUEUE_SHIFT          _MK_SHIFT_CONST(1)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ACKQUEUE_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSPX_CORE_INXFER_0_ACKQUEUE_SHIFT)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ACKQUEUE_RANGE         1:1
#define XUSB_CFG_SSPX_CORE_INXFER_0_ACKQUEUE_WOFFSET       0
#define XUSB_CFG_SSPX_CORE_INXFER_0_ACKQUEUE_DEFAULT       (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ACKQUEUE_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ACKQUEUE_SW_DEFAULT    (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ACKQUEUE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ACKQUEUE_ENABLED       _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ACKQUEUE_DISABLED      _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST1_SHIFT         _MK_SHIFT_CONST(2)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST1_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST1_SHIFT)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST1_RANGE        2:2
#define XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST1_WOFFSET      0
#define XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST1_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST1_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST1_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST1_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST1_ENABLED      _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST1_DISABLED     _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST2_SHIFT         _MK_SHIFT_CONST(3)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST2_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST2_SHIFT)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST2_RANGE        3:3
#define XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST2_WOFFSET      0
#define XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST2_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST2_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST2_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST2_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST2_ENABLED      _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ISOBURST2_DISABLED     _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ACKQ_TMR_SHIFT          _MK_SHIFT_CONST(16)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ACKQ_TMR_FIELD         (_MK_SHIFT_CONST(0xffff) << XUSB_CFG_SSPX_CORE_INXFER_0_ACKQ_TMR_SHIFT)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ACKQ_TMR_RANGE         31:16
#define XUSB_CFG_SSPX_CORE_INXFER_0_ACKQ_TMR_WOFFSET       0
#define XUSB_CFG_SSPX_CORE_INXFER_0_ACKQ_TMR_DEFAULT       (_MK_MASK_CONST(0x0000009C)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ACKQ_TMR_DEFAULT_MASK  (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ACKQ_TMR_SW_DEFAULT    (_MK_MASK_CONST(0x0000009C)
#define XUSB_CFG_SSPX_CORE_INXFER_0_ACKQ_TMR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_CFG_SSPX_CORE_ASYNC_0                         _MK_ADDR_CONST(0x0000076C)
#define XUSB_CFG_SSPX_CORE_ASYNC_0_SECURE                  0
#define XUSB_CFG_SSPX_CORE_ASYNC_0_WORD_COUNT              1
#define XUSB_CFG_SSPX_CORE_ASYNC_0_RESET_VAL               _MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_ASYNC_0_RESET_MASK              _MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_ASYNC_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_ASYNC_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_ASYNC_0_READ_MASK               _MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_ASYNC_0_WRITE_MASK              _MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_ASYNC_0_POST_ALL_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_CFG_SSPX_CORE_ASYNC_0_POST_ALL_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_CFG_SSPX_CORE_ASYNC_0_POST_ALL_SHIFT)
#define XUSB_CFG_SSPX_CORE_ASYNC_0_POST_ALL_RANGE          0:0
#define XUSB_CFG_SSPX_CORE_ASYNC_0_POST_ALL_WOFFSET        0
#define XUSB_CFG_SSPX_CORE_ASYNC_0_POST_ALL_DEFAULT        (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_ASYNC_0_POST_ALL_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_ASYNC_0_POST_ALL_SW_DEFAULT     (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_SSPX_CORE_ASYNC_0_POST_ALL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_SSPX_CORE_ASYNC_0_POST_ALL_INIT           _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_HSPX_CORE_CTRL_0                          _MK_ADDR_CONST(0x00000600)
#define XUSB_CFG_HSPX_CORE_CTRL_0_SECURE                   0
#define XUSB_CFG_HSPX_CORE_CTRL_0_WORD_COUNT               1
#define XUSB_CFG_HSPX_CORE_CTRL_0_RESET_VAL                _MK_MASK_CONST(0xc00046)
#define XUSB_CFG_HSPX_CORE_CTRL_0_RESET_MASK               _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_HSPX_CORE_CTRL_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0xc00046)
#define XUSB_CFG_HSPX_CORE_CTRL_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_HSPX_CORE_CTRL_0_READ_MASK                _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_HSPX_CORE_CTRL_0_WRITE_MASK               _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_HSPX_CORE_CTRL_0_EOF1_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_CTRL_0_EOF1_FIELD               (_MK_SHIFT_CONST(0x3fffff) << XUSB_CFG_HSPX_CORE_CTRL_0_EOF1_SHIFT)
#define XUSB_CFG_HSPX_CORE_CTRL_0_EOF1_RANGE               21:0
#define XUSB_CFG_HSPX_CORE_CTRL_0_EOF1_WOFFSET             0
#define XUSB_CFG_HSPX_CORE_CTRL_0_EOF1_DEFAULT             (_MK_MASK_CONST(0x00000046)
#define XUSB_CFG_HSPX_CORE_CTRL_0_EOF1_DEFAULT_MASK        (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CTRL_0_EOF1_SW_DEFAULT          (_MK_MASK_CONST(0x00000046)
#define XUSB_CFG_HSPX_CORE_CTRL_0_EOF1_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CTRL_0_NRZI_SHIFT                _MK_SHIFT_CONST(22)
#define XUSB_CFG_HSPX_CORE_CTRL_0_NRZI_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSPX_CORE_CTRL_0_NRZI_SHIFT)
#define XUSB_CFG_HSPX_CORE_CTRL_0_NRZI_RANGE               22:22
#define XUSB_CFG_HSPX_CORE_CTRL_0_NRZI_WOFFSET             0
#define XUSB_CFG_HSPX_CORE_CTRL_0_NRZI_DEFAULT             (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSPX_CORE_CTRL_0_NRZI_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSPX_CORE_CTRL_0_NRZI_SW_DEFAULT          (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSPX_CORE_CTRL_0_NRZI_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSPX_CORE_CTRL_0_NRZI_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_HSPX_CORE_CTRL_0_NRZI_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSPX_CORE_CTRL_0_BITSTUFF_SHIFT            _MK_SHIFT_CONST(23)
#define XUSB_CFG_HSPX_CORE_CTRL_0_BITSTUFF_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSPX_CORE_CTRL_0_BITSTUFF_SHIFT)
#define XUSB_CFG_HSPX_CORE_CTRL_0_BITSTUFF_RANGE           23:23
#define XUSB_CFG_HSPX_CORE_CTRL_0_BITSTUFF_WOFFSET         0
#define XUSB_CFG_HSPX_CORE_CTRL_0_BITSTUFF_DEFAULT         (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSPX_CORE_CTRL_0_BITSTUFF_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSPX_CORE_CTRL_0_BITSTUFF_SW_DEFAULT      (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSPX_CORE_CTRL_0_BITSTUFF_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSPX_CORE_CTRL_0_BITSTUFF_ENABLED         _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_HSPX_CORE_CTRL_0_BITSTUFF_DISABLED        _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSPX_CORE_CTRL1_0                         _MK_ADDR_CONST(0x00000604)
#define XUSB_CFG_HSPX_CORE_CTRL1_0_SECURE                  0
#define XUSB_CFG_HSPX_CORE_CTRL1_0_WORD_COUNT              1
#define XUSB_CFG_HSPX_CORE_CTRL1_0_RESET_VAL               _MK_MASK_CONST(0x8)
#define XUSB_CFG_HSPX_CORE_CTRL1_0_RESET_MASK              _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CTRL1_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x8)
#define XUSB_CFG_HSPX_CORE_CTRL1_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CTRL1_0_READ_MASK               _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CTRL1_0_WRITE_MASK              _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CTRL1_0_EOF2_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_CTRL1_0_EOF2_FIELD              (_MK_SHIFT_CONST(0x3fffff) << XUSB_CFG_HSPX_CORE_CTRL1_0_EOF2_SHIFT)
#define XUSB_CFG_HSPX_CORE_CTRL1_0_EOF2_RANGE              21:0
#define XUSB_CFG_HSPX_CORE_CTRL1_0_EOF2_WOFFSET            0
#define XUSB_CFG_HSPX_CORE_CTRL1_0_EOF2_DEFAULT            (_MK_MASK_CONST(0x00000008)
#define XUSB_CFG_HSPX_CORE_CTRL1_0_EOF2_DEFAULT_MASK       (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CTRL1_0_EOF2_SW_DEFAULT         (_MK_MASK_CONST(0x00000008)
#define XUSB_CFG_HSPX_CORE_CTRL1_0_EOF2_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT0_0                          _MK_ADDR_CONST(0x00000608)
#define XUSB_CFG_HSPX_CORE_CNT0_0_SECURE                   0
#define XUSB_CFG_HSPX_CORE_CNT0_0_WORD_COUNT               1
#define XUSB_CFG_HSPX_CORE_CNT0_0_RESET_VAL                _MK_MASK_CONST(0x927c0)
#define XUSB_CFG_HSPX_CORE_CNT0_0_RESET_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT0_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x927c0)
#define XUSB_CFG_HSPX_CORE_CNT0_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT0_0_READ_MASK                _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT0_0_WRITE_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT0_0_U3_ENTRY_DELAY_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_CNT0_0_U3_ENTRY_DELAY_FIELD     (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_HSPX_CORE_CNT0_0_U3_ENTRY_DELAY_SHIFT)
#define XUSB_CFG_HSPX_CORE_CNT0_0_U3_ENTRY_DELAY_RANGE     29:0
#define XUSB_CFG_HSPX_CORE_CNT0_0_U3_ENTRY_DELAY_WOFFSET   0
#define XUSB_CFG_HSPX_CORE_CNT0_0_U3_ENTRY_DELAY_DEFAULT   (_MK_MASK_CONST(0x00927C0)
#define XUSB_CFG_HSPX_CORE_CNT0_0_U3_ENTRY_DELAY_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT0_0_U3_ENTRY_DELAY_SW_DEFAULT (_MK_MASK_CONST(0x00927C0)
#define XUSB_CFG_HSPX_CORE_CNT0_0_U3_ENTRY_DELAY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT0_0_U3_ENTRY_DELAY_INIT      _MK_ENUM_CONST(0x00927C0)
#define XUSB_CFG_HSPX_CORE_CNT1_0                          _MK_ADDR_CONST(0x0000060C)
#define XUSB_CFG_HSPX_CORE_CNT1_0_SECURE                   0
#define XUSB_CFG_HSPX_CORE_CNT1_0_WORD_COUNT               1
#define XUSB_CFG_HSPX_CORE_CNT1_0_RESET_VAL                _MK_MASK_CONST(0xbb8)
#define XUSB_CFG_HSPX_CORE_CNT1_0_RESET_MASK               _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT1_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0xbb8)
#define XUSB_CFG_HSPX_CORE_CNT1_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT1_0_READ_MASK                _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT1_0_WRITE_MASK               _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT1_0_CHIRP_MID_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_CNT1_0_CHIRP_MID_FIELD          (_MK_SHIFT_CONST(0x3fffff) << XUSB_CFG_HSPX_CORE_CNT1_0_CHIRP_MID_SHIFT)
#define XUSB_CFG_HSPX_CORE_CNT1_0_CHIRP_MID_RANGE          21:0
#define XUSB_CFG_HSPX_CORE_CNT1_0_CHIRP_MID_WOFFSET        0
#define XUSB_CFG_HSPX_CORE_CNT1_0_CHIRP_MID_DEFAULT        (_MK_MASK_CONST(0x00000BB8)
#define XUSB_CFG_HSPX_CORE_CNT1_0_CHIRP_MID_DEFAULT_MASK   (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT1_0_CHIRP_MID_SW_DEFAULT     (_MK_MASK_CONST(0x00000BB8)
#define XUSB_CFG_HSPX_CORE_CNT1_0_CHIRP_MID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT1_0_CHIRP_MID_INIT           _MK_ENUM_CONST(0x00000BB8)
#define XUSB_CFG_HSPX_CORE_CNT2_0                          _MK_ADDR_CONST(0x00000610)
#define XUSB_CFG_HSPX_CORE_CNT2_0_SECURE                   0
#define XUSB_CFG_HSPX_CORE_CNT2_0_WORD_COUNT               1
#define XUSB_CFG_HSPX_CORE_CNT2_0_RESET_VAL                _MK_MASK_CONST(0xea60)
#define XUSB_CFG_HSPX_CORE_CNT2_0_RESET_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT2_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0xea60)
#define XUSB_CFG_HSPX_CORE_CNT2_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT2_0_READ_MASK                _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT2_0_WRITE_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT2_0_RXCHIRP_MIN_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_CNT2_0_RXCHIRP_MIN_FIELD        (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_HSPX_CORE_CNT2_0_RXCHIRP_MIN_SHIFT)
#define XUSB_CFG_HSPX_CORE_CNT2_0_RXCHIRP_MIN_RANGE        29:0
#define XUSB_CFG_HSPX_CORE_CNT2_0_RXCHIRP_MIN_WOFFSET      0
#define XUSB_CFG_HSPX_CORE_CNT2_0_RXCHIRP_MIN_DEFAULT      (_MK_MASK_CONST(0x0000EA60)
#define XUSB_CFG_HSPX_CORE_CNT2_0_RXCHIRP_MIN_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT2_0_RXCHIRP_MIN_SW_DEFAULT   (_MK_MASK_CONST(0x0000EA60)
#define XUSB_CFG_HSPX_CORE_CNT2_0_RXCHIRP_MIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT2_0_RXCHIRP_MIN_INIT         _MK_ENUM_CONST(0x0000EA60)
#define XUSB_CFG_HSPX_CORE_CNT3_0                          _MK_ADDR_CONST(0x00000614)
#define XUSB_CFG_HSPX_CORE_CNT3_0_SECURE                   0
#define XUSB_CFG_HSPX_CORE_CNT3_0_WORD_COUNT               1
#define XUSB_CFG_HSPX_CORE_CNT3_0_RESET_VAL                _MK_MASK_CONST(0x2bf20)
#define XUSB_CFG_HSPX_CORE_CNT3_0_RESET_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT3_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x2bf20)
#define XUSB_CFG_HSPX_CORE_CNT3_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT3_0_READ_MASK                _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT3_0_WRITE_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT3_0_U3_ENTRY_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_CNT3_0_U3_ENTRY_FIELD           (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_HSPX_CORE_CNT3_0_U3_ENTRY_SHIFT)
#define XUSB_CFG_HSPX_CORE_CNT3_0_U3_ENTRY_RANGE           29:0
#define XUSB_CFG_HSPX_CORE_CNT3_0_U3_ENTRY_WOFFSET         0
#define XUSB_CFG_HSPX_CORE_CNT3_0_U3_ENTRY_DEFAULT         (_MK_MASK_CONST(0x0002BF20)
#define XUSB_CFG_HSPX_CORE_CNT3_0_U3_ENTRY_DEFAULT_MASK    (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT3_0_U3_ENTRY_SW_DEFAULT      (_MK_MASK_CONST(0x0002BF20)
#define XUSB_CFG_HSPX_CORE_CNT3_0_U3_ENTRY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT3_0_U3_ENTRY_INIT            _MK_ENUM_CONST(0x0002BF20)
#define XUSB_CFG_HSPX_CORE_CNT4_0                          _MK_ADDR_CONST(0x00000618)
#define XUSB_CFG_HSPX_CORE_CNT4_0_SECURE                   0
#define XUSB_CFG_HSPX_CORE_CNT4_0_WORD_COUNT               1
#define XUSB_CFG_HSPX_CORE_CNT4_0_RESET_VAL                _MK_MASK_CONST(0x668a0)
#define XUSB_CFG_HSPX_CORE_CNT4_0_RESET_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT4_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x668a0)
#define XUSB_CFG_HSPX_CORE_CNT4_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT4_0_READ_MASK                _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT4_0_WRITE_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT4_0_RXCHIRP_MAX_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_CNT4_0_RXCHIRP_MAX_FIELD        (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_HSPX_CORE_CNT4_0_RXCHIRP_MAX_SHIFT)
#define XUSB_CFG_HSPX_CORE_CNT4_0_RXCHIRP_MAX_RANGE        29:0
#define XUSB_CFG_HSPX_CORE_CNT4_0_RXCHIRP_MAX_WOFFSET      0
#define XUSB_CFG_HSPX_CORE_CNT4_0_RXCHIRP_MAX_DEFAULT      (_MK_MASK_CONST(0x000668A0)
#define XUSB_CFG_HSPX_CORE_CNT4_0_RXCHIRP_MAX_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT4_0_RXCHIRP_MAX_SW_DEFAULT   (_MK_MASK_CONST(0x000668A0)
#define XUSB_CFG_HSPX_CORE_CNT4_0_RXCHIRP_MAX_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT4_0_RXCHIRP_MAX_INIT         _MK_ENUM_CONST(0x000668A0)
#define XUSB_CFG_HSPX_CORE_CNT5_0                          _MK_ADDR_CONST(0x0000061C)
#define XUSB_CFG_HSPX_CORE_CNT5_0_SECURE                   0
#define XUSB_CFG_HSPX_CORE_CNT5_0_WORD_COUNT               1
#define XUSB_CFG_HSPX_CORE_CNT5_0_RESET_VAL                _MK_MASK_CONST(0x2dc6c0)
#define XUSB_CFG_HSPX_CORE_CNT5_0_RESET_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT5_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x2dc6c0)
#define XUSB_CFG_HSPX_CORE_CNT5_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT5_0_READ_MASK                _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT5_0_WRITE_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT5_0_RESET_RELEASE_SHIFT       _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_CNT5_0_RESET_RELEASE_FIELD      (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_HSPX_CORE_CNT5_0_RESET_RELEASE_SHIFT)
#define XUSB_CFG_HSPX_CORE_CNT5_0_RESET_RELEASE_RANGE      29:0
#define XUSB_CFG_HSPX_CORE_CNT5_0_RESET_RELEASE_WOFFSET    0
#define XUSB_CFG_HSPX_CORE_CNT5_0_RESET_RELEASE_DEFAULT    (_MK_MASK_CONST(0x002DC6C0)
#define XUSB_CFG_HSPX_CORE_CNT5_0_RESET_RELEASE_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT5_0_RESET_RELEASE_SW_DEFAULT (_MK_MASK_CONST(0x002DC6C0)
#define XUSB_CFG_HSPX_CORE_CNT5_0_RESET_RELEASE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT5_0_RESET_RELEASE_INIT       _MK_ENUM_CONST(0x002DC6C0)
#define XUSB_CFG_HSPX_CORE_CNT6_0                          _MK_ADDR_CONST(0x00000620)
#define XUSB_CFG_HSPX_CORE_CNT6_0_SECURE                   0
#define XUSB_CFG_HSPX_CORE_CNT6_0_WORD_COUNT               1
#define XUSB_CFG_HSPX_CORE_CNT6_0_RESET_VAL                _MK_MASK_CONST(0x124f80)
#define XUSB_CFG_HSPX_CORE_CNT6_0_RESET_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT6_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x124f80)
#define XUSB_CFG_HSPX_CORE_CNT6_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT6_0_READ_MASK                _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT6_0_WRITE_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT6_0_U3_RESUMEK_MIN_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_CNT6_0_U3_RESUMEK_MIN_FIELD     (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_HSPX_CORE_CNT6_0_U3_RESUMEK_MIN_SHIFT)
#define XUSB_CFG_HSPX_CORE_CNT6_0_U3_RESUMEK_MIN_RANGE     29:0
#define XUSB_CFG_HSPX_CORE_CNT6_0_U3_RESUMEK_MIN_WOFFSET   0
#define XUSB_CFG_HSPX_CORE_CNT6_0_U3_RESUMEK_MIN_DEFAULT   (_MK_MASK_CONST(0x00124F80)
#define XUSB_CFG_HSPX_CORE_CNT6_0_U3_RESUMEK_MIN_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT6_0_U3_RESUMEK_MIN_SW_DEFAULT (_MK_MASK_CONST(0x00124F80)
#define XUSB_CFG_HSPX_CORE_CNT6_0_U3_RESUMEK_MIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT6_0_U3_RESUMEK_MIN_INIT      _MK_ENUM_CONST(0x00124F80)
#define XUSB_CFG_HSPX_CORE_CNT7_0                          _MK_ADDR_CONST(0x00000624)
#define XUSB_CFG_HSPX_CORE_CNT7_0_SECURE                   0
#define XUSB_CFG_HSPX_CORE_CNT7_0_WORD_COUNT               1
#define XUSB_CFG_HSPX_CORE_CNT7_0_RESET_VAL                _MK_MASK_CONST(0x2ee0)
#define XUSB_CFG_HSPX_CORE_CNT7_0_RESET_MASK               _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT7_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x2ee0)
#define XUSB_CFG_HSPX_CORE_CNT7_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT7_0_READ_MASK                _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT7_0_WRITE_MASK               _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT7_0_RST_PROLOG_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_CNT7_0_RST_PROLOG_FIELD         (_MK_SHIFT_CONST(0x3fffff) << XUSB_CFG_HSPX_CORE_CNT7_0_RST_PROLOG_SHIFT)
#define XUSB_CFG_HSPX_CORE_CNT7_0_RST_PROLOG_RANGE         21:0
#define XUSB_CFG_HSPX_CORE_CNT7_0_RST_PROLOG_WOFFSET       0
#define XUSB_CFG_HSPX_CORE_CNT7_0_RST_PROLOG_DEFAULT       (_MK_MASK_CONST(0x00002EE0)
#define XUSB_CFG_HSPX_CORE_CNT7_0_RST_PROLOG_DEFAULT_MASK  (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT7_0_RST_PROLOG_SW_DEFAULT    (_MK_MASK_CONST(0x00002EE0)
#define XUSB_CFG_HSPX_CORE_CNT7_0_RST_PROLOG_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT7_0_RST_PROLOG_INIT          _MK_ENUM_CONST(0x00002EE0)
#define XUSB_CFG_HSPX_CORE_CNT8_0                          _MK_ADDR_CONST(0x00000628)
#define XUSB_CFG_HSPX_CORE_CNT8_0_SECURE                   0
#define XUSB_CFG_HSPX_CORE_CNT8_0_WORD_COUNT               1
#define XUSB_CFG_HSPX_CORE_CNT8_0_RESET_VAL                _MK_MASK_CONST(0x96)
#define XUSB_CFG_HSPX_CORE_CNT8_0_RESET_MASK               _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT8_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x96)
#define XUSB_CFG_HSPX_CORE_CNT8_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT8_0_READ_MASK                _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT8_0_WRITE_MASK               _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT8_0_DISCON_SE0_MIN_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_CNT8_0_DISCON_SE0_MIN_FIELD     (_MK_SHIFT_CONST(0x3fffff) << XUSB_CFG_HSPX_CORE_CNT8_0_DISCON_SE0_MIN_SHIFT)
#define XUSB_CFG_HSPX_CORE_CNT8_0_DISCON_SE0_MIN_RANGE     21:0
#define XUSB_CFG_HSPX_CORE_CNT8_0_DISCON_SE0_MIN_WOFFSET   0
#define XUSB_CFG_HSPX_CORE_CNT8_0_DISCON_SE0_MIN_DEFAULT   (_MK_MASK_CONST(0x00000096)
#define XUSB_CFG_HSPX_CORE_CNT8_0_DISCON_SE0_MIN_DEFAULT_MASK (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT8_0_DISCON_SE0_MIN_SW_DEFAULT (_MK_MASK_CONST(0x00000096)
#define XUSB_CFG_HSPX_CORE_CNT8_0_DISCON_SE0_MIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT8_0_DISCON_SE0_MIN_INIT      _MK_ENUM_CONST(0x00000096)
#define XUSB_CFG_HSPX_CORE_CNT9_0                          _MK_ADDR_CONST(0x0000062C)
#define XUSB_CFG_HSPX_CORE_CNT9_0_SECURE                   0
#define XUSB_CFG_HSPX_CORE_CNT9_0_WORD_COUNT               1
#define XUSB_CFG_HSPX_CORE_CNT9_0_RESET_VAL                _MK_MASK_CONST(0x1d4c0)
#define XUSB_CFG_HSPX_CORE_CNT9_0_RESET_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT9_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1d4c0)
#define XUSB_CFG_HSPX_CORE_CNT9_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT9_0_READ_MASK                _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT9_0_WRITE_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT9_0_CON_NONSE0_MIN_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_CNT9_0_CON_NONSE0_MIN_FIELD     (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_HSPX_CORE_CNT9_0_CON_NONSE0_MIN_SHIFT)
#define XUSB_CFG_HSPX_CORE_CNT9_0_CON_NONSE0_MIN_RANGE     29:0
#define XUSB_CFG_HSPX_CORE_CNT9_0_CON_NONSE0_MIN_WOFFSET   0
#define XUSB_CFG_HSPX_CORE_CNT9_0_CON_NONSE0_MIN_DEFAULT   (_MK_MASK_CONST(0x0001D4C0)
#define XUSB_CFG_HSPX_CORE_CNT9_0_CON_NONSE0_MIN_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT9_0_CON_NONSE0_MIN_SW_DEFAULT (_MK_MASK_CONST(0x0001D4C0)
#define XUSB_CFG_HSPX_CORE_CNT9_0_CON_NONSE0_MIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT9_0_CON_NONSE0_MIN_INIT      _MK_ENUM_CONST(0x0001D4C0)
#define XUSB_CFG_HSPX_CORE_CNT10_0                         _MK_ADDR_CONST(0x00000630)
#define XUSB_CFG_HSPX_CORE_CNT10_0_SECURE                  0
#define XUSB_CFG_HSPX_CORE_CNT10_0_WORD_COUNT              1
#define XUSB_CFG_HSPX_CORE_CNT10_0_RESET_VAL               _MK_MASK_CONST(0x89)
#define XUSB_CFG_HSPX_CORE_CNT10_0_RESET_MASK              _MK_MASK_CONST(0x7fffffff)
#define XUSB_CFG_HSPX_CORE_CNT10_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x89)
#define XUSB_CFG_HSPX_CORE_CNT10_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x7fffffff)
#define XUSB_CFG_HSPX_CORE_CNT10_0_READ_MASK               _MK_MASK_CONST(0x7fffffff)
#define XUSB_CFG_HSPX_CORE_CNT10_0_WRITE_MASK              _MK_MASK_CONST(0x7fffffff)
#define XUSB_CFG_HSPX_CORE_CNT10_0_FSM_TIMEOUT_VAL_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_CNT10_0_FSM_TIMEOUT_VAL_FIELD   (_MK_SHIFT_CONST(0x3fffff) << XUSB_CFG_HSPX_CORE_CNT10_0_FSM_TIMEOUT_VAL_SHIFT)
#define XUSB_CFG_HSPX_CORE_CNT10_0_FSM_TIMEOUT_VAL_RANGE   21:0
#define XUSB_CFG_HSPX_CORE_CNT10_0_FSM_TIMEOUT_VAL_WOFFSET 0
#define XUSB_CFG_HSPX_CORE_CNT10_0_FSM_TIMEOUT_VAL_DEFAULT (_MK_MASK_CONST(0x00000089)
#define XUSB_CFG_HSPX_CORE_CNT10_0_FSM_TIMEOUT_VAL_DEFAULT_MASK (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT10_0_FSM_TIMEOUT_VAL_SW_DEFAULT (_MK_MASK_CONST(0x00000089)
#define XUSB_CFG_HSPX_CORE_CNT10_0_FSM_TIMEOUT_VAL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT10_0_FSM_TIMEOUT_VAL_INIT    _MK_ENUM_CONST(0x00000089)
#define XUSB_CFG_HSPX_CORE_CNT10_0_MAX_TIME_ADJUST_SHIFT    _MK_SHIFT_CONST(22)
#define XUSB_CFG_HSPX_CORE_CNT10_0_MAX_TIME_ADJUST_FIELD   (_MK_SHIFT_CONST(0xff) << XUSB_CFG_HSPX_CORE_CNT10_0_MAX_TIME_ADJUST_SHIFT)
#define XUSB_CFG_HSPX_CORE_CNT10_0_MAX_TIME_ADJUST_RANGE   29:22
#define XUSB_CFG_HSPX_CORE_CNT10_0_MAX_TIME_ADJUST_WOFFSET 0
#define XUSB_CFG_HSPX_CORE_CNT10_0_MAX_TIME_ADJUST_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSPX_CORE_CNT10_0_MAX_TIME_ADJUST_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_HSPX_CORE_CNT10_0_MAX_TIME_ADJUST_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSPX_CORE_CNT10_0_MAX_TIME_ADJUST_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_HSPX_CORE_CNT10_0_MAX_TIME_ADJUST_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSPX_CORE_CNT10_0_ADJUST_ADD_SHIFT         _MK_SHIFT_CONST(30)
#define XUSB_CFG_HSPX_CORE_CNT10_0_ADJUST_ADD_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSPX_CORE_CNT10_0_ADJUST_ADD_SHIFT)
#define XUSB_CFG_HSPX_CORE_CNT10_0_ADJUST_ADD_RANGE        30:30
#define XUSB_CFG_HSPX_CORE_CNT10_0_ADJUST_ADD_WOFFSET      0
#define XUSB_CFG_HSPX_CORE_CNT10_0_ADJUST_ADD_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSPX_CORE_CNT10_0_ADJUST_ADD_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSPX_CORE_CNT10_0_ADJUST_ADD_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSPX_CORE_CNT10_0_ADJUST_ADD_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSPX_CORE_CNT10_0_ADJUST_ADD_INIT         _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSPX_CORE_CNT11_0                         _MK_ADDR_CONST(0x00000634)
#define XUSB_CFG_HSPX_CORE_CNT11_0_SECURE                  0
#define XUSB_CFG_HSPX_CORE_CNT11_0_WORD_COUNT              1
#define XUSB_CFG_HSPX_CORE_CNT11_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_HSPX_CORE_CNT11_0_RESET_MASK              _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_HSPX_CORE_CNT11_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CFG_HSPX_CORE_CNT11_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_HSPX_CORE_CNT11_0_READ_MASK               _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_HSPX_CORE_CNT11_0_WRITE_MASK              _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_HSPX_CORE_CNT11_0_HS_PIPE_MIN_DLY_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_CNT11_0_HS_PIPE_MIN_DLY_FIELD   (_MK_SHIFT_CONST(0x1fffff) << XUSB_CFG_HSPX_CORE_CNT11_0_HS_PIPE_MIN_DLY_SHIFT)
#define XUSB_CFG_HSPX_CORE_CNT11_0_HS_PIPE_MIN_DLY_RANGE   20:0
#define XUSB_CFG_HSPX_CORE_CNT11_0_HS_PIPE_MIN_DLY_WOFFSET 0
#define XUSB_CFG_HSPX_CORE_CNT11_0_HS_PIPE_MIN_DLY_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSPX_CORE_CNT11_0_HS_PIPE_MIN_DLY_DEFAULT_MASK (_MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_HSPX_CORE_CNT11_0_HS_PIPE_MIN_DLY_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSPX_CORE_CNT11_0_HS_PIPE_MIN_DLY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_HSPX_CORE_CNT11_0_HS_PIPE_MIN_DLY_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSPX_CORE_CNT12_0                         _MK_ADDR_CONST(0x00000638)
#define XUSB_CFG_HSPX_CORE_CNT12_0_SECURE                  0
#define XUSB_CFG_HSPX_CORE_CNT12_0_WORD_COUNT              1
#define XUSB_CFG_HSPX_CORE_CNT12_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_HSPX_CORE_CNT12_0_RESET_MASK              _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_HSPX_CORE_CNT12_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CFG_HSPX_CORE_CNT12_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_HSPX_CORE_CNT12_0_READ_MASK               _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_HSPX_CORE_CNT12_0_WRITE_MASK              _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_HSPX_CORE_CNT12_0_HS_PIPE_MAX_DLY_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_CNT12_0_HS_PIPE_MAX_DLY_FIELD   (_MK_SHIFT_CONST(0x1fffff) << XUSB_CFG_HSPX_CORE_CNT12_0_HS_PIPE_MAX_DLY_SHIFT)
#define XUSB_CFG_HSPX_CORE_CNT12_0_HS_PIPE_MAX_DLY_RANGE   20:0
#define XUSB_CFG_HSPX_CORE_CNT12_0_HS_PIPE_MAX_DLY_WOFFSET 0
#define XUSB_CFG_HSPX_CORE_CNT12_0_HS_PIPE_MAX_DLY_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSPX_CORE_CNT12_0_HS_PIPE_MAX_DLY_DEFAULT_MASK (_MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_HSPX_CORE_CNT12_0_HS_PIPE_MAX_DLY_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSPX_CORE_CNT12_0_HS_PIPE_MAX_DLY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_HSPX_CORE_CNT12_0_HS_PIPE_MAX_DLY_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSPX_CORE_CNT13_0                         _MK_ADDR_CONST(0x0000063C)
#define XUSB_CFG_HSPX_CORE_CNT13_0_SECURE                  0
#define XUSB_CFG_HSPX_CORE_CNT13_0_WORD_COUNT              1
#define XUSB_CFG_HSPX_CORE_CNT13_0_RESET_VAL               _MK_MASK_CONST(0x1068)
#define XUSB_CFG_HSPX_CORE_CNT13_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT13_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x1068)
#define XUSB_CFG_HSPX_CORE_CNT13_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT13_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT13_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT13_0_U2_DEV_RESUMEK_MIN_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_CNT13_0_U2_DEV_RESUMEK_MIN_FIELD (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_HSPX_CORE_CNT13_0_U2_DEV_RESUMEK_MIN_SHIFT)
#define XUSB_CFG_HSPX_CORE_CNT13_0_U2_DEV_RESUMEK_MIN_RANGE 29:0
#define XUSB_CFG_HSPX_CORE_CNT13_0_U2_DEV_RESUMEK_MIN_WOFFSET 0
#define XUSB_CFG_HSPX_CORE_CNT13_0_U2_DEV_RESUMEK_MIN_DEFAULT (_MK_MASK_CONST(0x00001068)
#define XUSB_CFG_HSPX_CORE_CNT13_0_U2_DEV_RESUMEK_MIN_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT13_0_U2_DEV_RESUMEK_MIN_SW_DEFAULT (_MK_MASK_CONST(0x00001068)
#define XUSB_CFG_HSPX_CORE_CNT13_0_U2_DEV_RESUMEK_MIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT13_0_U2_DEV_RESUMEK_MIN_INIT _MK_ENUM_CONST(0x00001068)
#define XUSB_CFG_HSPX_CORE_CNT14_0                         _MK_ADDR_CONST(0x00000640)
#define XUSB_CFG_HSPX_CORE_CNT14_0_SECURE                  0
#define XUSB_CFG_HSPX_CORE_CNT14_0_WORD_COUNT              1
#define XUSB_CFG_HSPX_CORE_CNT14_0_RESET_VAL               _MK_MASK_CONST(0x258)
#define XUSB_CFG_HSPX_CORE_CNT14_0_RESET_MASK              _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT14_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x258)
#define XUSB_CFG_HSPX_CORE_CNT14_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT14_0_READ_MASK               _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT14_0_WRITE_MASK              _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT14_0_U2_RESUME_RECOVERY_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_CNT14_0_U2_RESUME_RECOVERY_FIELD (_MK_SHIFT_CONST(0x3fffff) << XUSB_CFG_HSPX_CORE_CNT14_0_U2_RESUME_RECOVERY_SHIFT)
#define XUSB_CFG_HSPX_CORE_CNT14_0_U2_RESUME_RECOVERY_RANGE 21:0
#define XUSB_CFG_HSPX_CORE_CNT14_0_U2_RESUME_RECOVERY_WOFFSET 0
#define XUSB_CFG_HSPX_CORE_CNT14_0_U2_RESUME_RECOVERY_DEFAULT (_MK_MASK_CONST(0x00000258)
#define XUSB_CFG_HSPX_CORE_CNT14_0_U2_RESUME_RECOVERY_DEFAULT_MASK (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT14_0_U2_RESUME_RECOVERY_SW_DEFAULT (_MK_MASK_CONST(0x00000258)
#define XUSB_CFG_HSPX_CORE_CNT14_0_U2_RESUME_RECOVERY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT14_0_U2_RESUME_RECOVERY_INIT _MK_ENUM_CONST(0x00000258)
#define XUSB_CFG_HSPX_CORE_CNT15_0                         _MK_ADDR_CONST(0x00000644)
#define XUSB_CFG_HSPX_CORE_CNT15_0_SECURE                  0
#define XUSB_CFG_HSPX_CORE_CNT15_0_WORD_COUNT              1
#define XUSB_CFG_HSPX_CORE_CNT15_0_RESET_VAL               _MK_MASK_CONST(0x78)
#define XUSB_CFG_HSPX_CORE_CNT15_0_RESET_MASK              _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT15_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x78)
#define XUSB_CFG_HSPX_CORE_CNT15_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT15_0_READ_MASK               _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT15_0_WRITE_MASK              _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT15_0_U3_RESUME_RECOVERY_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_CNT15_0_U3_RESUME_RECOVERY_FIELD (_MK_SHIFT_CONST(0x3fffff) << XUSB_CFG_HSPX_CORE_CNT15_0_U3_RESUME_RECOVERY_SHIFT)
#define XUSB_CFG_HSPX_CORE_CNT15_0_U3_RESUME_RECOVERY_RANGE 21:0
#define XUSB_CFG_HSPX_CORE_CNT15_0_U3_RESUME_RECOVERY_WOFFSET 0
#define XUSB_CFG_HSPX_CORE_CNT15_0_U3_RESUME_RECOVERY_DEFAULT (_MK_MASK_CONST(0x00000078)
#define XUSB_CFG_HSPX_CORE_CNT15_0_U3_RESUME_RECOVERY_DEFAULT_MASK (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT15_0_U3_RESUME_RECOVERY_SW_DEFAULT (_MK_MASK_CONST(0x00000078)
#define XUSB_CFG_HSPX_CORE_CNT15_0_U3_RESUME_RECOVERY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_HSPX_CORE_CNT15_0_U3_RESUME_RECOVERY_INIT _MK_ENUM_CONST(0x00000078)
#define XUSB_CFG_HSPX_CORE_CNT16_0                         _MK_ADDR_CONST(0x00000648)
#define XUSB_CFG_HSPX_CORE_CNT16_0_SECURE                  0
#define XUSB_CFG_HSPX_CORE_CNT16_0_WORD_COUNT              1
#define XUSB_CFG_HSPX_CORE_CNT16_0_RESET_VAL               _MK_MASK_CONST(0x3f7aa)
#define XUSB_CFG_HSPX_CORE_CNT16_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT16_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x3f7aa)
#define XUSB_CFG_HSPX_CORE_CNT16_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT16_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT16_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT16_0_DISABLED_ENTRY_DELAY_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_CNT16_0_DISABLED_ENTRY_DELAY_FIELD (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_HSPX_CORE_CNT16_0_DISABLED_ENTRY_DELAY_SHIFT)
#define XUSB_CFG_HSPX_CORE_CNT16_0_DISABLED_ENTRY_DELAY_RANGE 29:0
#define XUSB_CFG_HSPX_CORE_CNT16_0_DISABLED_ENTRY_DELAY_WOFFSET 0
#define XUSB_CFG_HSPX_CORE_CNT16_0_DISABLED_ENTRY_DELAY_DEFAULT (_MK_MASK_CONST(0x003F7AA)
#define XUSB_CFG_HSPX_CORE_CNT16_0_DISABLED_ENTRY_DELAY_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT16_0_DISABLED_ENTRY_DELAY_SW_DEFAULT (_MK_MASK_CONST(0x003F7AA)
#define XUSB_CFG_HSPX_CORE_CNT16_0_DISABLED_ENTRY_DELAY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_HSPX_CORE_CNT16_0_DISABLED_ENTRY_DELAY_INIT _MK_ENUM_CONST(0x003F7AA)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0                        _MK_ADDR_CONST(0x0000064C)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_SECURE                 0
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_WORD_COUNT             1
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_RESET_VAL              _MK_MASK_CONST(0x60)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_RESET_MASK             _MK_MASK_CONST(0x7ff)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_SW_DEFAULT_VAL         _MK_MASK_CONST(0x60)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_SW_DEFAULT_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_READ_MASK              _MK_MASK_CONST(0x7ff)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_WRITE_MASK             _MK_MASK_CONST(0x7ff)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_HS_INTERPKT_DLY_SHIFT   _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_HS_INTERPKT_DLY_FIELD  (_MK_SHIFT_CONST(0x3ff) << XUSB_CFG_HSPX_CORE_NVWRAP_0_HS_INTERPKT_DLY_SHIFT)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_HS_INTERPKT_DLY_RANGE  9:0
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_HS_INTERPKT_DLY_WOFFSET 0
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_HS_INTERPKT_DLY_DEFAULT (_MK_MASK_CONST(0x00000060)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_HS_INTERPKT_DLY_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_HS_INTERPKT_DLY_SW_DEFAULT (_MK_MASK_CONST(0x00000060)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_HS_INTERPKT_DLY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_HS_INTERPKT_DLY_INIT   _MK_ENUM_CONST(0x00000060)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_NOBROADCAST_SHIFT       _MK_SHIFT_CONST(10)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_NOBROADCAST_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSPX_CORE_NVWRAP_0_NOBROADCAST_SHIFT)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_NOBROADCAST_RANGE      10:10
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_NOBROADCAST_WOFFSET    0
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_NOBROADCAST_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_NOBROADCAST_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_NOBROADCAST_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_NOBROADCAST_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSPX_CORE_NVWRAP_0_NOBROADCAST_INIT       _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0                      _MK_ADDR_CONST(0x00000650)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_SECURE               0
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_WORD_COUNT           1
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_RESET_VAL            _MK_MASK_CONST(0x2606414)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_RESET_MASK           _MK_MASK_CONST(0x3ffffff)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x2606414)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x3ffffff)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_READ_MASK            _MK_MASK_CONST(0x3ffffff)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_WRITE_MASK           _MK_MASK_CONST(0x3ffffff)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_INTERPKT_DLY_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_INTERPKT_DLY_FIELD (_MK_SHIFT_CONST(0x3ff) << XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_INTERPKT_DLY_SHIFT)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_INTERPKT_DLY_RANGE 9:0
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_INTERPKT_DLY_WOFFSET 0
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_INTERPKT_DLY_DEFAULT (_MK_MASK_CONST(0x00000014)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_INTERPKT_DLY_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_INTERPKT_DLY_SW_DEFAULT (_MK_MASK_CONST(0x00000014)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_INTERPKT_DLY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_INTERPKT_DLY_INIT _MK_ENUM_CONST(0x00000014)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_INTERPKT_DLY_SHIFT  _MK_SHIFT_CONST(10)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_INTERPKT_DLY_FIELD (_MK_SHIFT_CONST(0x3ff) << XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_INTERPKT_DLY_SHIFT)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_INTERPKT_DLY_RANGE 19:10
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_INTERPKT_DLY_WOFFSET 0
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_INTERPKT_DLY_DEFAULT (_MK_MASK_CONST(0x00000019)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_INTERPKT_DLY_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_INTERPKT_DLY_SW_DEFAULT (_MK_MASK_CONST(0x00000019)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_INTERPKT_DLY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_INTERPKT_DLY_INIT _MK_ENUM_CONST(0x00000019)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_DLY_EN_SHIFT   _MK_SHIFT_CONST(20)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_DLY_EN_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_DLY_EN_SHIFT)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_DLY_EN_RANGE  20:20
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_DLY_EN_WOFFSET 0
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_DLY_EN_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_DLY_EN_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_DLY_EN_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_DLY_EN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_DLY_EN_INIT   _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_DLY_VAL_SHIFT  _MK_SHIFT_CONST(21)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_DLY_VAL_FIELD (_MK_SHIFT_CONST(0xf) << XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_DLY_VAL_SHIFT)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_DLY_VAL_RANGE 24:21
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_DLY_VAL_WOFFSET 0
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_DLY_VAL_DEFAULT (_MK_MASK_CONST(0x00000003)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_DLY_VAL_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_DLY_VAL_SW_DEFAULT (_MK_MASK_CONST(0x00000003)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_DLY_VAL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_SOF_DLY_VAL_INIT  _MK_ENUM_CONST(0x00000003)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_U3_TO_U0_LNST_CHK_MODE_SHIFT  _MK_SHIFT_CONST(25)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_U3_TO_U0_LNST_CHK_MODE_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_U3_TO_U0_LNST_CHK_MODE_SHIFT)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_U3_TO_U0_LNST_CHK_MODE_RANGE 25:25
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_U3_TO_U0_LNST_CHK_MODE_WOFFSET 0
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_U3_TO_U0_LNST_CHK_MODE_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_U3_TO_U0_LNST_CHK_MODE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_U3_TO_U0_LNST_CHK_MODE_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_U3_TO_U0_LNST_CHK_MODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_HSPX_CORE_ULPIWRAP_0_HS_U3_TO_U0_LNST_CHK_MODE_INIT _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_HSPX_CORE_HSICWRAP_0                      _MK_ADDR_CONST(0x00000654)
#define XUSB_CFG_HSPX_CORE_HSICWRAP_0_SECURE               0
#define XUSB_CFG_HSPX_CORE_HSICWRAP_0_WORD_COUNT           1
#define XUSB_CFG_HSPX_CORE_HSICWRAP_0_RESET_VAL            _MK_MASK_CONST(0x60)
#define XUSB_CFG_HSPX_CORE_HSICWRAP_0_RESET_MASK           _MK_MASK_CONST(0x3ff)
#define XUSB_CFG_HSPX_CORE_HSICWRAP_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x60)
#define XUSB_CFG_HSPX_CORE_HSICWRAP_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x3ff)
#define XUSB_CFG_HSPX_CORE_HSICWRAP_0_READ_MASK            _MK_MASK_CONST(0x3ff)
#define XUSB_CFG_HSPX_CORE_HSICWRAP_0_WRITE_MASK           _MK_MASK_CONST(0x3ff)
#define XUSB_CFG_HSPX_CORE_HSICWRAP_0_HS_INTERPKT_DLY_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_HSPX_CORE_HSICWRAP_0_HS_INTERPKT_DLY_FIELD (_MK_SHIFT_CONST(0x3ff) << XUSB_CFG_HSPX_CORE_HSICWRAP_0_HS_INTERPKT_DLY_SHIFT)
#define XUSB_CFG_HSPX_CORE_HSICWRAP_0_HS_INTERPKT_DLY_RANGE 9:0
#define XUSB_CFG_HSPX_CORE_HSICWRAP_0_HS_INTERPKT_DLY_WOFFSET 0
#define XUSB_CFG_HSPX_CORE_HSICWRAP_0_HS_INTERPKT_DLY_DEFAULT (_MK_MASK_CONST(0x00000060)
#define XUSB_CFG_HSPX_CORE_HSICWRAP_0_HS_INTERPKT_DLY_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CFG_HSPX_CORE_HSICWRAP_0_HS_INTERPKT_DLY_SW_DEFAULT (_MK_MASK_CONST(0x00000060)
#define XUSB_CFG_HSPX_CORE_HSICWRAP_0_HS_INTERPKT_DLY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CFG_HSPX_CORE_HSICWRAP_0_HS_INTERPKT_DLY_INIT _MK_ENUM_CONST(0x00000060)
#define XUSB_CFG_FSPX_CORE_CTRL_0                          _MK_ADDR_CONST(0x00000600)
#define XUSB_CFG_FSPX_CORE_CTRL_0_SECURE                   0
#define XUSB_CFG_FSPX_CORE_CTRL_0_WORD_COUNT               1
#define XUSB_CFG_FSPX_CORE_CTRL_0_RESET_VAL                _MK_MASK_CONST(0xc00080)
#define XUSB_CFG_FSPX_CORE_CTRL_0_RESET_MASK               _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_FSPX_CORE_CTRL_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0xc00080)
#define XUSB_CFG_FSPX_CORE_CTRL_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_FSPX_CORE_CTRL_0_READ_MASK                _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_FSPX_CORE_CTRL_0_WRITE_MASK               _MK_MASK_CONST(0xffffff)
#define XUSB_CFG_FSPX_CORE_CTRL_0_EOF1_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSPX_CORE_CTRL_0_EOF1_FIELD               (_MK_SHIFT_CONST(0x3fffff) << XUSB_CFG_FSPX_CORE_CTRL_0_EOF1_SHIFT)
#define XUSB_CFG_FSPX_CORE_CTRL_0_EOF1_RANGE               21:0
#define XUSB_CFG_FSPX_CORE_CTRL_0_EOF1_WOFFSET             0
#define XUSB_CFG_FSPX_CORE_CTRL_0_EOF1_DEFAULT             (_MK_MASK_CONST(0x00000080)
#define XUSB_CFG_FSPX_CORE_CTRL_0_EOF1_DEFAULT_MASK        (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CTRL_0_EOF1_SW_DEFAULT          (_MK_MASK_CONST(0x00000080)
#define XUSB_CFG_FSPX_CORE_CTRL_0_EOF1_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CTRL_0_NRZI_SHIFT                _MK_SHIFT_CONST(22)
#define XUSB_CFG_FSPX_CORE_CTRL_0_NRZI_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSPX_CORE_CTRL_0_NRZI_SHIFT)
#define XUSB_CFG_FSPX_CORE_CTRL_0_NRZI_RANGE               22:22
#define XUSB_CFG_FSPX_CORE_CTRL_0_NRZI_WOFFSET             0
#define XUSB_CFG_FSPX_CORE_CTRL_0_NRZI_DEFAULT             (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_FSPX_CORE_CTRL_0_NRZI_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSPX_CORE_CTRL_0_NRZI_SW_DEFAULT          (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_FSPX_CORE_CTRL_0_NRZI_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSPX_CORE_CTRL_0_NRZI_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_FSPX_CORE_CTRL_0_NRZI_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_CTRL_0_BITSTUFF_SHIFT            _MK_SHIFT_CONST(23)
#define XUSB_CFG_FSPX_CORE_CTRL_0_BITSTUFF_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSPX_CORE_CTRL_0_BITSTUFF_SHIFT)
#define XUSB_CFG_FSPX_CORE_CTRL_0_BITSTUFF_RANGE           23:23
#define XUSB_CFG_FSPX_CORE_CTRL_0_BITSTUFF_WOFFSET         0
#define XUSB_CFG_FSPX_CORE_CTRL_0_BITSTUFF_DEFAULT         (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_FSPX_CORE_CTRL_0_BITSTUFF_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSPX_CORE_CTRL_0_BITSTUFF_SW_DEFAULT      (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_FSPX_CORE_CTRL_0_BITSTUFF_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSPX_CORE_CTRL_0_BITSTUFF_ENABLED         _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_FSPX_CORE_CTRL_0_BITSTUFF_DISABLED        _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_CTRL1_0                         _MK_ADDR_CONST(0x00000604)
#define XUSB_CFG_FSPX_CORE_CTRL1_0_SECURE                  0
#define XUSB_CFG_FSPX_CORE_CTRL1_0_WORD_COUNT              1
#define XUSB_CFG_FSPX_CORE_CTRL1_0_RESET_VAL               _MK_MASK_CONST(0x28)
#define XUSB_CFG_FSPX_CORE_CTRL1_0_RESET_MASK              _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CTRL1_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x28)
#define XUSB_CFG_FSPX_CORE_CTRL1_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CTRL1_0_READ_MASK               _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CTRL1_0_WRITE_MASK              _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CTRL1_0_EOF2_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSPX_CORE_CTRL1_0_EOF2_FIELD              (_MK_SHIFT_CONST(0x3fffff) << XUSB_CFG_FSPX_CORE_CTRL1_0_EOF2_SHIFT)
#define XUSB_CFG_FSPX_CORE_CTRL1_0_EOF2_RANGE              21:0
#define XUSB_CFG_FSPX_CORE_CTRL1_0_EOF2_WOFFSET            0
#define XUSB_CFG_FSPX_CORE_CTRL1_0_EOF2_DEFAULT            (_MK_MASK_CONST(0x00000028)
#define XUSB_CFG_FSPX_CORE_CTRL1_0_EOF2_DEFAULT_MASK       (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CTRL1_0_EOF2_SW_DEFAULT         (_MK_MASK_CONST(0x00000028)
#define XUSB_CFG_FSPX_CORE_CTRL1_0_EOF2_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT0_0                          _MK_ADDR_CONST(0x00000608)
#define XUSB_CFG_FSPX_CORE_CNT0_0_SECURE                   0
#define XUSB_CFG_FSPX_CORE_CNT0_0_WORD_COUNT               1
#define XUSB_CFG_FSPX_CORE_CNT0_0_RESET_VAL                _MK_MASK_CONST(0x78)
#define XUSB_CFG_FSPX_CORE_CNT0_0_RESET_MASK               _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT0_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x78)
#define XUSB_CFG_FSPX_CORE_CNT0_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT0_0_READ_MASK                _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT0_0_WRITE_MASK               _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT0_0_DISCON_SE0_MIN_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSPX_CORE_CNT0_0_DISCON_SE0_MIN_FIELD     (_MK_SHIFT_CONST(0x3fffff) << XUSB_CFG_FSPX_CORE_CNT0_0_DISCON_SE0_MIN_SHIFT)
#define XUSB_CFG_FSPX_CORE_CNT0_0_DISCON_SE0_MIN_RANGE     21:0
#define XUSB_CFG_FSPX_CORE_CNT0_0_DISCON_SE0_MIN_WOFFSET   0
#define XUSB_CFG_FSPX_CORE_CNT0_0_DISCON_SE0_MIN_DEFAULT   (_MK_MASK_CONST(0x00000078)
#define XUSB_CFG_FSPX_CORE_CNT0_0_DISCON_SE0_MIN_DEFAULT_MASK (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT0_0_DISCON_SE0_MIN_SW_DEFAULT (_MK_MASK_CONST(0x00000078)
#define XUSB_CFG_FSPX_CORE_CNT0_0_DISCON_SE0_MIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT0_0_DISCON_SE0_MIN_INIT      _MK_ENUM_CONST(0x00000078)
#define XUSB_CFG_FSPX_CORE_CNT1_0                          _MK_ADDR_CONST(0x0000060C)
#define XUSB_CFG_FSPX_CORE_CNT1_0_SECURE                   0
#define XUSB_CFG_FSPX_CORE_CNT1_0_WORD_COUNT               1
#define XUSB_CFG_FSPX_CORE_CNT1_0_RESET_VAL                _MK_MASK_CONST(0x17700)
#define XUSB_CFG_FSPX_CORE_CNT1_0_RESET_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT1_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x17700)
#define XUSB_CFG_FSPX_CORE_CNT1_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT1_0_READ_MASK                _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT1_0_WRITE_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT1_0_CON_NONSE0_MIN_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSPX_CORE_CNT1_0_CON_NONSE0_MIN_FIELD     (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_FSPX_CORE_CNT1_0_CON_NONSE0_MIN_SHIFT)
#define XUSB_CFG_FSPX_CORE_CNT1_0_CON_NONSE0_MIN_RANGE     29:0
#define XUSB_CFG_FSPX_CORE_CNT1_0_CON_NONSE0_MIN_WOFFSET   0
#define XUSB_CFG_FSPX_CORE_CNT1_0_CON_NONSE0_MIN_DEFAULT   (_MK_MASK_CONST(0x00017700)
#define XUSB_CFG_FSPX_CORE_CNT1_0_CON_NONSE0_MIN_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT1_0_CON_NONSE0_MIN_SW_DEFAULT (_MK_MASK_CONST(0x00017700)
#define XUSB_CFG_FSPX_CORE_CNT1_0_CON_NONSE0_MIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT1_0_CON_NONSE0_MIN_INIT      _MK_ENUM_CONST(0x00017700)
#define XUSB_CFG_FSPX_CORE_CNT2_0                          _MK_ADDR_CONST(0x00000610)
#define XUSB_CFG_FSPX_CORE_CNT2_0_SECURE                   0
#define XUSB_CFG_FSPX_CORE_CNT2_0_WORD_COUNT               1
#define XUSB_CFG_FSPX_CORE_CNT2_0_RESET_VAL                _MK_MASK_CONST(0x23280)
#define XUSB_CFG_FSPX_CORE_CNT2_0_RESET_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT2_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x23280)
#define XUSB_CFG_FSPX_CORE_CNT2_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT2_0_READ_MASK                _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT2_0_WRITE_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT2_0_U3_ENTRY_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSPX_CORE_CNT2_0_U3_ENTRY_FIELD           (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_FSPX_CORE_CNT2_0_U3_ENTRY_SHIFT)
#define XUSB_CFG_FSPX_CORE_CNT2_0_U3_ENTRY_RANGE           29:0
#define XUSB_CFG_FSPX_CORE_CNT2_0_U3_ENTRY_WOFFSET         0
#define XUSB_CFG_FSPX_CORE_CNT2_0_U3_ENTRY_DEFAULT         (_MK_MASK_CONST(0x00023280)
#define XUSB_CFG_FSPX_CORE_CNT2_0_U3_ENTRY_DEFAULT_MASK    (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT2_0_U3_ENTRY_SW_DEFAULT      (_MK_MASK_CONST(0x00023280)
#define XUSB_CFG_FSPX_CORE_CNT2_0_U3_ENTRY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT2_0_U3_ENTRY_INIT            _MK_ENUM_CONST(0x00023280)
#define XUSB_CFG_FSPX_CORE_CNT3_0                          _MK_ADDR_CONST(0x00000614)
#define XUSB_CFG_FSPX_CORE_CNT3_0_SECURE                   0
#define XUSB_CFG_FSPX_CORE_CNT3_0_WORD_COUNT               1
#define XUSB_CFG_FSPX_CORE_CNT3_0_RESET_VAL                _MK_MASK_CONST(0x249f00)
#define XUSB_CFG_FSPX_CORE_CNT3_0_RESET_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT3_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x249f00)
#define XUSB_CFG_FSPX_CORE_CNT3_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT3_0_READ_MASK                _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT3_0_WRITE_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT3_0_RESET_RELEASE_SHIFT       _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSPX_CORE_CNT3_0_RESET_RELEASE_FIELD      (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_FSPX_CORE_CNT3_0_RESET_RELEASE_SHIFT)
#define XUSB_CFG_FSPX_CORE_CNT3_0_RESET_RELEASE_RANGE      29:0
#define XUSB_CFG_FSPX_CORE_CNT3_0_RESET_RELEASE_WOFFSET    0
#define XUSB_CFG_FSPX_CORE_CNT3_0_RESET_RELEASE_DEFAULT    (_MK_MASK_CONST(0x00249F00)
#define XUSB_CFG_FSPX_CORE_CNT3_0_RESET_RELEASE_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT3_0_RESET_RELEASE_SW_DEFAULT (_MK_MASK_CONST(0x00249F00)
#define XUSB_CFG_FSPX_CORE_CNT3_0_RESET_RELEASE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT3_0_RESET_RELEASE_INIT       _MK_ENUM_CONST(0x00249F00)
#define XUSB_CFG_FSPX_CORE_CNT4_0                          _MK_ADDR_CONST(0x00000618)
#define XUSB_CFG_FSPX_CORE_CNT4_0_SECURE                   0
#define XUSB_CFG_FSPX_CORE_CNT4_0_WORD_COUNT               1
#define XUSB_CFG_FSPX_CORE_CNT4_0_RESET_VAL                _MK_MASK_CONST(0xea600)
#define XUSB_CFG_FSPX_CORE_CNT4_0_RESET_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT4_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0xea600)
#define XUSB_CFG_FSPX_CORE_CNT4_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT4_0_READ_MASK                _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT4_0_WRITE_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT4_0_U3_RESUMEK_MIN_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSPX_CORE_CNT4_0_U3_RESUMEK_MIN_FIELD     (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_FSPX_CORE_CNT4_0_U3_RESUMEK_MIN_SHIFT)
#define XUSB_CFG_FSPX_CORE_CNT4_0_U3_RESUMEK_MIN_RANGE     29:0
#define XUSB_CFG_FSPX_CORE_CNT4_0_U3_RESUMEK_MIN_WOFFSET   0
#define XUSB_CFG_FSPX_CORE_CNT4_0_U3_RESUMEK_MIN_DEFAULT   (_MK_MASK_CONST(0x000EA600)
#define XUSB_CFG_FSPX_CORE_CNT4_0_U3_RESUMEK_MIN_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT4_0_U3_RESUMEK_MIN_SW_DEFAULT (_MK_MASK_CONST(0x000EA600)
#define XUSB_CFG_FSPX_CORE_CNT4_0_U3_RESUMEK_MIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT4_0_U3_RESUMEK_MIN_INIT      _MK_ENUM_CONST(0x000EA600)
#define XUSB_CFG_FSPX_CORE_CNT5_0                          _MK_ADDR_CONST(0x0000061C)
#define XUSB_CFG_FSPX_CORE_CNT5_0_SECURE                   0
#define XUSB_CFG_FSPX_CORE_CNT5_0_WORD_COUNT               1
#define XUSB_CFG_FSPX_CORE_CNT5_0_RESET_VAL                _MK_MASK_CONST(0x514)
#define XUSB_CFG_FSPX_CORE_CNT5_0_RESET_MASK               _MK_MASK_CONST(0x7fffffff)
#define XUSB_CFG_FSPX_CORE_CNT5_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x514)
#define XUSB_CFG_FSPX_CORE_CNT5_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x7fffffff)
#define XUSB_CFG_FSPX_CORE_CNT5_0_READ_MASK                _MK_MASK_CONST(0x7fffffff)
#define XUSB_CFG_FSPX_CORE_CNT5_0_WRITE_MASK               _MK_MASK_CONST(0x7fffffff)
#define XUSB_CFG_FSPX_CORE_CNT5_0_FS_FSM_TIMEOUT_VAL_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSPX_CORE_CNT5_0_FS_FSM_TIMEOUT_VAL_FIELD (_MK_SHIFT_CONST(0x3fffff) << XUSB_CFG_FSPX_CORE_CNT5_0_FS_FSM_TIMEOUT_VAL_SHIFT)
#define XUSB_CFG_FSPX_CORE_CNT5_0_FS_FSM_TIMEOUT_VAL_RANGE 21:0
#define XUSB_CFG_FSPX_CORE_CNT5_0_FS_FSM_TIMEOUT_VAL_WOFFSET 0
#define XUSB_CFG_FSPX_CORE_CNT5_0_FS_FSM_TIMEOUT_VAL_DEFAULT (_MK_MASK_CONST(0x00000514)
#define XUSB_CFG_FSPX_CORE_CNT5_0_FS_FSM_TIMEOUT_VAL_DEFAULT_MASK (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT5_0_FS_FSM_TIMEOUT_VAL_SW_DEFAULT (_MK_MASK_CONST(0x00000514)
#define XUSB_CFG_FSPX_CORE_CNT5_0_FS_FSM_TIMEOUT_VAL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT5_0_FS_FSM_TIMEOUT_VAL_INIT  _MK_ENUM_CONST(0x00000514)
#define XUSB_CFG_FSPX_CORE_CNT5_0_MAX_TIME_ADJUST_SHIFT     _MK_SHIFT_CONST(22)
#define XUSB_CFG_FSPX_CORE_CNT5_0_MAX_TIME_ADJUST_FIELD    (_MK_SHIFT_CONST(0xff) << XUSB_CFG_FSPX_CORE_CNT5_0_MAX_TIME_ADJUST_SHIFT)
#define XUSB_CFG_FSPX_CORE_CNT5_0_MAX_TIME_ADJUST_RANGE    29:22
#define XUSB_CFG_FSPX_CORE_CNT5_0_MAX_TIME_ADJUST_WOFFSET  0
#define XUSB_CFG_FSPX_CORE_CNT5_0_MAX_TIME_ADJUST_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_CNT5_0_MAX_TIME_ADJUST_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_FSPX_CORE_CNT5_0_MAX_TIME_ADJUST_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_CNT5_0_MAX_TIME_ADJUST_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_CFG_FSPX_CORE_CNT5_0_MAX_TIME_ADJUST_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_CNT5_0_ADJUST_ADD_SHIFT          _MK_SHIFT_CONST(30)
#define XUSB_CFG_FSPX_CORE_CNT5_0_ADJUST_ADD_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSPX_CORE_CNT5_0_ADJUST_ADD_SHIFT)
#define XUSB_CFG_FSPX_CORE_CNT5_0_ADJUST_ADD_RANGE         30:30
#define XUSB_CFG_FSPX_CORE_CNT5_0_ADJUST_ADD_WOFFSET       0
#define XUSB_CFG_FSPX_CORE_CNT5_0_ADJUST_ADD_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_CNT5_0_ADJUST_ADD_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSPX_CORE_CNT5_0_ADJUST_ADD_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_CNT5_0_ADJUST_ADD_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSPX_CORE_CNT5_0_ADJUST_ADD_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_CNT6_0                          _MK_ADDR_CONST(0x00000620)
#define XUSB_CFG_FSPX_CORE_CNT6_0_SECURE                   0
#define XUSB_CFG_FSPX_CORE_CNT6_0_WORD_COUNT               1
#define XUSB_CFG_FSPX_CORE_CNT6_0_RESET_VAL                _MK_MASK_CONST(0x2134)
#define XUSB_CFG_FSPX_CORE_CNT6_0_RESET_MASK               _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT6_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x2134)
#define XUSB_CFG_FSPX_CORE_CNT6_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT6_0_READ_MASK                _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT6_0_WRITE_MASK               _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT6_0_LS_FSM_TIMEOUT_VAL_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSPX_CORE_CNT6_0_LS_FSM_TIMEOUT_VAL_FIELD (_MK_SHIFT_CONST(0x3fffff) << XUSB_CFG_FSPX_CORE_CNT6_0_LS_FSM_TIMEOUT_VAL_SHIFT)
#define XUSB_CFG_FSPX_CORE_CNT6_0_LS_FSM_TIMEOUT_VAL_RANGE 21:0
#define XUSB_CFG_FSPX_CORE_CNT6_0_LS_FSM_TIMEOUT_VAL_WOFFSET 0
#define XUSB_CFG_FSPX_CORE_CNT6_0_LS_FSM_TIMEOUT_VAL_DEFAULT (_MK_MASK_CONST(0x00002134)
#define XUSB_CFG_FSPX_CORE_CNT6_0_LS_FSM_TIMEOUT_VAL_DEFAULT_MASK (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT6_0_LS_FSM_TIMEOUT_VAL_SW_DEFAULT (_MK_MASK_CONST(0x00002134)
#define XUSB_CFG_FSPX_CORE_CNT6_0_LS_FSM_TIMEOUT_VAL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT6_0_LS_FSM_TIMEOUT_VAL_INIT  _MK_ENUM_CONST(0x00002134)
#define XUSB_CFG_FSPX_CORE_CNT7_0                          _MK_ADDR_CONST(0x00000624)
#define XUSB_CFG_FSPX_CORE_CNT7_0_SECURE                   0
#define XUSB_CFG_FSPX_CORE_CNT7_0_WORD_COUNT               1
#define XUSB_CFG_FSPX_CORE_CNT7_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_FSPX_CORE_CNT7_0_RESET_MASK               _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT7_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CFG_FSPX_CORE_CNT7_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT7_0_READ_MASK                _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT7_0_WRITE_MASK               _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT7_0_FS_PIPE_MIN_DLY_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSPX_CORE_CNT7_0_FS_PIPE_MIN_DLY_FIELD    (_MK_SHIFT_CONST(0x1fffff) << XUSB_CFG_FSPX_CORE_CNT7_0_FS_PIPE_MIN_DLY_SHIFT)
#define XUSB_CFG_FSPX_CORE_CNT7_0_FS_PIPE_MIN_DLY_RANGE    20:0
#define XUSB_CFG_FSPX_CORE_CNT7_0_FS_PIPE_MIN_DLY_WOFFSET  0
#define XUSB_CFG_FSPX_CORE_CNT7_0_FS_PIPE_MIN_DLY_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_CNT7_0_FS_PIPE_MIN_DLY_DEFAULT_MASK (_MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT7_0_FS_PIPE_MIN_DLY_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_CNT7_0_FS_PIPE_MIN_DLY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT7_0_FS_PIPE_MIN_DLY_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_CNT8_0                          _MK_ADDR_CONST(0x00000628)
#define XUSB_CFG_FSPX_CORE_CNT8_0_SECURE                   0
#define XUSB_CFG_FSPX_CORE_CNT8_0_WORD_COUNT               1
#define XUSB_CFG_FSPX_CORE_CNT8_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_FSPX_CORE_CNT8_0_RESET_MASK               _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT8_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CFG_FSPX_CORE_CNT8_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT8_0_READ_MASK                _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT8_0_WRITE_MASK               _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT8_0_FS_PIPE_MAX_DLY_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSPX_CORE_CNT8_0_FS_PIPE_MAX_DLY_FIELD    (_MK_SHIFT_CONST(0x1fffff) << XUSB_CFG_FSPX_CORE_CNT8_0_FS_PIPE_MAX_DLY_SHIFT)
#define XUSB_CFG_FSPX_CORE_CNT8_0_FS_PIPE_MAX_DLY_RANGE    20:0
#define XUSB_CFG_FSPX_CORE_CNT8_0_FS_PIPE_MAX_DLY_WOFFSET  0
#define XUSB_CFG_FSPX_CORE_CNT8_0_FS_PIPE_MAX_DLY_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_CNT8_0_FS_PIPE_MAX_DLY_DEFAULT_MASK (_MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT8_0_FS_PIPE_MAX_DLY_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_CNT8_0_FS_PIPE_MAX_DLY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT8_0_FS_PIPE_MAX_DLY_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_CNT9_0                          _MK_ADDR_CONST(0x0000062C)
#define XUSB_CFG_FSPX_CORE_CNT9_0_SECURE                   0
#define XUSB_CFG_FSPX_CORE_CNT9_0_WORD_COUNT               1
#define XUSB_CFG_FSPX_CORE_CNT9_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_FSPX_CORE_CNT9_0_RESET_MASK               _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT9_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_CFG_FSPX_CORE_CNT9_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT9_0_READ_MASK                _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT9_0_WRITE_MASK               _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT9_0_LS_PIPE_MIN_DLY_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSPX_CORE_CNT9_0_LS_PIPE_MIN_DLY_FIELD    (_MK_SHIFT_CONST(0x1fffff) << XUSB_CFG_FSPX_CORE_CNT9_0_LS_PIPE_MIN_DLY_SHIFT)
#define XUSB_CFG_FSPX_CORE_CNT9_0_LS_PIPE_MIN_DLY_RANGE    20:0
#define XUSB_CFG_FSPX_CORE_CNT9_0_LS_PIPE_MIN_DLY_WOFFSET  0
#define XUSB_CFG_FSPX_CORE_CNT9_0_LS_PIPE_MIN_DLY_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_CNT9_0_LS_PIPE_MIN_DLY_DEFAULT_MASK (_MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT9_0_LS_PIPE_MIN_DLY_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_CNT9_0_LS_PIPE_MIN_DLY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT9_0_LS_PIPE_MIN_DLY_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_CNT10_0                         _MK_ADDR_CONST(0x00000630)
#define XUSB_CFG_FSPX_CORE_CNT10_0_SECURE                  0
#define XUSB_CFG_FSPX_CORE_CNT10_0_WORD_COUNT              1
#define XUSB_CFG_FSPX_CORE_CNT10_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_FSPX_CORE_CNT10_0_RESET_MASK              _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT10_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_CFG_FSPX_CORE_CNT10_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT10_0_READ_MASK               _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT10_0_WRITE_MASK              _MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT10_0_LS_PIPE_MAX_DLY_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSPX_CORE_CNT10_0_LS_PIPE_MAX_DLY_FIELD   (_MK_SHIFT_CONST(0x1fffff) << XUSB_CFG_FSPX_CORE_CNT10_0_LS_PIPE_MAX_DLY_SHIFT)
#define XUSB_CFG_FSPX_CORE_CNT10_0_LS_PIPE_MAX_DLY_RANGE   20:0
#define XUSB_CFG_FSPX_CORE_CNT10_0_LS_PIPE_MAX_DLY_WOFFSET 0
#define XUSB_CFG_FSPX_CORE_CNT10_0_LS_PIPE_MAX_DLY_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_CNT10_0_LS_PIPE_MAX_DLY_DEFAULT_MASK (_MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT10_0_LS_PIPE_MAX_DLY_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_CNT10_0_LS_PIPE_MAX_DLY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1fffff)
#define XUSB_CFG_FSPX_CORE_CNT10_0_LS_PIPE_MAX_DLY_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_CNT11_0                         _MK_ADDR_CONST(0x00000634)
#define XUSB_CFG_FSPX_CORE_CNT11_0_SECURE                  0
#define XUSB_CFG_FSPX_CORE_CNT11_0_WORD_COUNT              1
#define XUSB_CFG_FSPX_CORE_CNT11_0_RESET_VAL               _MK_MASK_CONST(0xd20)
#define XUSB_CFG_FSPX_CORE_CNT11_0_RESET_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT11_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0xd20)
#define XUSB_CFG_FSPX_CORE_CNT11_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT11_0_READ_MASK               _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT11_0_WRITE_MASK              _MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT11_0_U2_DEV_RESUMEK_MIN_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSPX_CORE_CNT11_0_U2_DEV_RESUMEK_MIN_FIELD (_MK_SHIFT_CONST(0x3fffffff) << XUSB_CFG_FSPX_CORE_CNT11_0_U2_DEV_RESUMEK_MIN_SHIFT)
#define XUSB_CFG_FSPX_CORE_CNT11_0_U2_DEV_RESUMEK_MIN_RANGE 29:0
#define XUSB_CFG_FSPX_CORE_CNT11_0_U2_DEV_RESUMEK_MIN_WOFFSET 0
#define XUSB_CFG_FSPX_CORE_CNT11_0_U2_DEV_RESUMEK_MIN_DEFAULT (_MK_MASK_CONST(0x00000D20)
#define XUSB_CFG_FSPX_CORE_CNT11_0_U2_DEV_RESUMEK_MIN_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT11_0_U2_DEV_RESUMEK_MIN_SW_DEFAULT (_MK_MASK_CONST(0x00000D20)
#define XUSB_CFG_FSPX_CORE_CNT11_0_U2_DEV_RESUMEK_MIN_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffffff)
#define XUSB_CFG_FSPX_CORE_CNT11_0_U2_DEV_RESUMEK_MIN_INIT _MK_ENUM_CONST(0x00000D20)
#define XUSB_CFG_FSPX_CORE_CNT12_0                         _MK_ADDR_CONST(0x00000638)
#define XUSB_CFG_FSPX_CORE_CNT12_0_SECURE                  0
#define XUSB_CFG_FSPX_CORE_CNT12_0_WORD_COUNT              1
#define XUSB_CFG_FSPX_CORE_CNT12_0_RESET_VAL               _MK_MASK_CONST(0x1e0)
#define XUSB_CFG_FSPX_CORE_CNT12_0_RESET_MASK              _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT12_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x1e0)
#define XUSB_CFG_FSPX_CORE_CNT12_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT12_0_READ_MASK               _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT12_0_WRITE_MASK              _MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT12_0_U2_RESUME_RECOVERY_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSPX_CORE_CNT12_0_U2_RESUME_RECOVERY_FIELD (_MK_SHIFT_CONST(0x3fffff) << XUSB_CFG_FSPX_CORE_CNT12_0_U2_RESUME_RECOVERY_SHIFT)
#define XUSB_CFG_FSPX_CORE_CNT12_0_U2_RESUME_RECOVERY_RANGE 21:0
#define XUSB_CFG_FSPX_CORE_CNT12_0_U2_RESUME_RECOVERY_WOFFSET 0
#define XUSB_CFG_FSPX_CORE_CNT12_0_U2_RESUME_RECOVERY_DEFAULT (_MK_MASK_CONST(0x000001E0)
#define XUSB_CFG_FSPX_CORE_CNT12_0_U2_RESUME_RECOVERY_DEFAULT_MASK (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT12_0_U2_RESUME_RECOVERY_SW_DEFAULT (_MK_MASK_CONST(0x000001E0)
#define XUSB_CFG_FSPX_CORE_CNT12_0_U2_RESUME_RECOVERY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_CNT12_0_U2_RESUME_RECOVERY_INIT _MK_ENUM_CONST(0x000001E0)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0                        _MK_ADDR_CONST(0x0000063C)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_SECURE                 0
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_WORD_COUNT             1
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_RESET_VAL              _MK_MASK_CONST(0x3)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_RESET_MASK             _MK_MASK_CONST(0x7ff)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_SW_DEFAULT_VAL         _MK_MASK_CONST(0x3)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_SW_DEFAULT_MASK        _MK_MASK_CONST(0x7ff)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_READ_MASK              _MK_MASK_CONST(0x7ff)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_WRITE_MASK             _MK_MASK_CONST(0x7ff)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_FS_INTERPKT_DLY_SHIFT   _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_FS_INTERPKT_DLY_FIELD  (_MK_SHIFT_CONST(0x3ff) << XUSB_CFG_FSPX_CORE_NVWRAP_0_FS_INTERPKT_DLY_SHIFT)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_FS_INTERPKT_DLY_RANGE  9:0
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_FS_INTERPKT_DLY_WOFFSET 0
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_FS_INTERPKT_DLY_DEFAULT (_MK_MASK_CONST(0x00000003)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_FS_INTERPKT_DLY_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_FS_INTERPKT_DLY_SW_DEFAULT (_MK_MASK_CONST(0x00000003)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_FS_INTERPKT_DLY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_FS_INTERPKT_DLY_INIT   _MK_ENUM_CONST(0x00000003)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_FS_SEND_EXTRA_J_SHIFT   _MK_SHIFT_CONST(10)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_FS_SEND_EXTRA_J_FIELD  (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSPX_CORE_NVWRAP_0_FS_SEND_EXTRA_J_SHIFT)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_FS_SEND_EXTRA_J_RANGE  10:10
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_FS_SEND_EXTRA_J_WOFFSET 0
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_FS_SEND_EXTRA_J_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_FS_SEND_EXTRA_J_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_FS_SEND_EXTRA_J_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_FS_SEND_EXTRA_J_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSPX_CORE_NVWRAP_0_FS_SEND_EXTRA_J_INIT   _MK_ENUM_CONST(0x00000000)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0                      _MK_ADDR_CONST(0x00000640)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_SECURE               0
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_WORD_COUNT           1
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_RESET_VAL            _MK_MASK_CONST(0x201900f)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_RESET_MASK           _MK_MASK_CONST(0x20fffff)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x201900f)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0x20fffff)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_READ_MASK            _MK_MASK_CONST(0x20fffff)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_WRITE_MASK           _MK_MASK_CONST(0x20fffff)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_FS_INTERPKT_DLY_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_FS_INTERPKT_DLY_FIELD (_MK_SHIFT_CONST(0x3ff) << XUSB_CFG_FSPX_CORE_ULPIWRAP_0_FS_INTERPKT_DLY_SHIFT)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_FS_INTERPKT_DLY_RANGE 9:0
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_FS_INTERPKT_DLY_WOFFSET 0
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_FS_INTERPKT_DLY_DEFAULT (_MK_MASK_CONST(0x0000000F)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_FS_INTERPKT_DLY_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_FS_INTERPKT_DLY_SW_DEFAULT (_MK_MASK_CONST(0x0000000F)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_FS_INTERPKT_DLY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_FS_INTERPKT_DLY_INIT _MK_ENUM_CONST(0x0000000F)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_LS_INTERPKT_DLY_SHIFT  _MK_SHIFT_CONST(10)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_LS_INTERPKT_DLY_FIELD (_MK_SHIFT_CONST(0x3ff) << XUSB_CFG_FSPX_CORE_ULPIWRAP_0_LS_INTERPKT_DLY_SHIFT)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_LS_INTERPKT_DLY_RANGE 19:10
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_LS_INTERPKT_DLY_WOFFSET 0
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_LS_INTERPKT_DLY_DEFAULT (_MK_MASK_CONST(0x00000064)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_LS_INTERPKT_DLY_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_LS_INTERPKT_DLY_SW_DEFAULT (_MK_MASK_CONST(0x00000064)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_LS_INTERPKT_DLY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_LS_INTERPKT_DLY_INIT _MK_ENUM_CONST(0x00000064)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_FS_U3_TO_U0_LNST_CHK_MODE_SHIFT  _MK_SHIFT_CONST(25)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_FS_U3_TO_U0_LNST_CHK_MODE_FIELD (_MK_SHIFT_CONST(0x1) << XUSB_CFG_FSPX_CORE_ULPIWRAP_0_FS_U3_TO_U0_LNST_CHK_MODE_SHIFT)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_FS_U3_TO_U0_LNST_CHK_MODE_RANGE 25:25
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_FS_U3_TO_U0_LNST_CHK_MODE_WOFFSET 0
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_FS_U3_TO_U0_LNST_CHK_MODE_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_FS_U3_TO_U0_LNST_CHK_MODE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_FS_U3_TO_U0_LNST_CHK_MODE_SW_DEFAULT (_MK_MASK_CONST(0x00000001)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_FS_U3_TO_U0_LNST_CHK_MODE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_CFG_FSPX_CORE_ULPIWRAP_0_FS_U3_TO_U0_LNST_CHK_MODE_INIT _MK_ENUM_CONST(0x00000001)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0                     _MK_ADDR_CONST(0x00000644)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_SECURE              0
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_WORD_COUNT          1
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_RESET_VAL           _MK_MASK_CONST(0x3c003)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_RESET_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_SW_DEFAULT_VAL      _MK_MASK_CONST(0x3c003)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_SW_DEFAULT_MASK     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_READ_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_WRITE_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_FS_INTERPKT_DLY_SHIFT  _MK_SHIFT_CONST(0)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_FS_INTERPKT_DLY_FIELD (_MK_SHIFT_CONST(0x3ff) << XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_FS_INTERPKT_DLY_SHIFT)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_FS_INTERPKT_DLY_RANGE 9:0
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_FS_INTERPKT_DLY_WOFFSET 0
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_FS_INTERPKT_DLY_DEFAULT (_MK_MASK_CONST(0x00000003)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_FS_INTERPKT_DLY_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_FS_INTERPKT_DLY_SW_DEFAULT (_MK_MASK_CONST(0x00000003)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_FS_INTERPKT_DLY_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_FS_INTERPKT_DLY_INIT _MK_ENUM_CONST(0x00000003)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_CORE_VOLT_INCR_TIME_SHIFT  _MK_SHIFT_CONST(10)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_CORE_VOLT_INCR_TIME_FIELD (_MK_SHIFT_CONST(0x3fffff) << XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_CORE_VOLT_INCR_TIME_SHIFT)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_CORE_VOLT_INCR_TIME_RANGE 31:10
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_CORE_VOLT_INCR_TIME_WOFFSET 0
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_CORE_VOLT_INCR_TIME_DEFAULT (_MK_MASK_CONST(0x000000F0)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_CORE_VOLT_INCR_TIME_DEFAULT_MASK (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_CORE_VOLT_INCR_TIME_SW_DEFAULT (_MK_MASK_CONST(0x000000F0)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_CORE_VOLT_INCR_TIME_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3fffff)
#define XUSB_CFG_FSPX_CORE_ICUSBWRAP_0_CORE_VOLT_INCR_TIME_INIT _MK_ENUM_CONST(0x000000F0)
#define XUSB_CFG_CSB_ADDR_0                                _MK_ADDR_CONST(0x800)
#define XUSB_CFG_CSB_ADDR_0_SECURE                         0
#define XUSB_CFG_CSB_ADDR_0_WORD_COUNT                     1
#define XUSB_CFG_CSB_ADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_0_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_0_SW_DEFAULT_MASK                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_0_OFFSET_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_0_OFFSET_FIELD                   (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_0_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_0_OFFSET_RANGE                   31:0
#define XUSB_CFG_CSB_ADDR_0_OFFSET_WOFFSET                 0
#define XUSB_CFG_CSB_ADDR_1                                _MK_ADDR_CONST(0x804)
#define XUSB_CFG_CSB_ADDR_1_SECURE                         0
#define XUSB_CFG_CSB_ADDR_1_WORD_COUNT                     1
#define XUSB_CFG_CSB_ADDR_1_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_1_RESET_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_1_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_1_SW_DEFAULT_MASK                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_1_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_1_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_1_OFFSET_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_1_OFFSET_FIELD                   (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_1_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_1_OFFSET_RANGE                   31:0
#define XUSB_CFG_CSB_ADDR_1_OFFSET_WOFFSET                 0
#define XUSB_CFG_CSB_ADDR_2                                _MK_ADDR_CONST(0x808)
#define XUSB_CFG_CSB_ADDR_2_SECURE                         0
#define XUSB_CFG_CSB_ADDR_2_WORD_COUNT                     1
#define XUSB_CFG_CSB_ADDR_2_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_2_RESET_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_2_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_2_SW_DEFAULT_MASK                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_2_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_2_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_2_OFFSET_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_2_OFFSET_FIELD                   (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_2_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_2_OFFSET_RANGE                   31:0
#define XUSB_CFG_CSB_ADDR_2_OFFSET_WOFFSET                 0
#define XUSB_CFG_CSB_ADDR_3                                _MK_ADDR_CONST(0x80c)
#define XUSB_CFG_CSB_ADDR_3_SECURE                         0
#define XUSB_CFG_CSB_ADDR_3_WORD_COUNT                     1
#define XUSB_CFG_CSB_ADDR_3_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_3_RESET_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_3_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_3_SW_DEFAULT_MASK                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_3_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_3_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_3_OFFSET_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_3_OFFSET_FIELD                   (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_3_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_3_OFFSET_RANGE                   31:0
#define XUSB_CFG_CSB_ADDR_3_OFFSET_WOFFSET                 0
#define XUSB_CFG_CSB_ADDR_4                                _MK_ADDR_CONST(0x810)
#define XUSB_CFG_CSB_ADDR_4_SECURE                         0
#define XUSB_CFG_CSB_ADDR_4_WORD_COUNT                     1
#define XUSB_CFG_CSB_ADDR_4_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_4_RESET_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_4_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_4_SW_DEFAULT_MASK                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_4_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_4_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_4_OFFSET_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_4_OFFSET_FIELD                   (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_4_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_4_OFFSET_RANGE                   31:0
#define XUSB_CFG_CSB_ADDR_4_OFFSET_WOFFSET                 0
#define XUSB_CFG_CSB_ADDR_5                                _MK_ADDR_CONST(0x814)
#define XUSB_CFG_CSB_ADDR_5_SECURE                         0
#define XUSB_CFG_CSB_ADDR_5_WORD_COUNT                     1
#define XUSB_CFG_CSB_ADDR_5_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_5_RESET_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_5_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_5_SW_DEFAULT_MASK                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_5_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_5_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_5_OFFSET_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_5_OFFSET_FIELD                   (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_5_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_5_OFFSET_RANGE                   31:0
#define XUSB_CFG_CSB_ADDR_5_OFFSET_WOFFSET                 0
#define XUSB_CFG_CSB_ADDR_6                                _MK_ADDR_CONST(0x818)
#define XUSB_CFG_CSB_ADDR_6_SECURE                         0
#define XUSB_CFG_CSB_ADDR_6_WORD_COUNT                     1
#define XUSB_CFG_CSB_ADDR_6_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_6_RESET_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_6_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_6_SW_DEFAULT_MASK                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_6_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_6_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_6_OFFSET_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_6_OFFSET_FIELD                   (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_6_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_6_OFFSET_RANGE                   31:0
#define XUSB_CFG_CSB_ADDR_6_OFFSET_WOFFSET                 0
#define XUSB_CFG_CSB_ADDR_7                                _MK_ADDR_CONST(0x81c)
#define XUSB_CFG_CSB_ADDR_7_SECURE                         0
#define XUSB_CFG_CSB_ADDR_7_WORD_COUNT                     1
#define XUSB_CFG_CSB_ADDR_7_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_7_RESET_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_7_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_7_SW_DEFAULT_MASK                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_7_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_7_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_7_OFFSET_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_7_OFFSET_FIELD                   (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_7_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_7_OFFSET_RANGE                   31:0
#define XUSB_CFG_CSB_ADDR_7_OFFSET_WOFFSET                 0
#define XUSB_CFG_CSB_ADDR_8                                _MK_ADDR_CONST(0x820)
#define XUSB_CFG_CSB_ADDR_8_SECURE                         0
#define XUSB_CFG_CSB_ADDR_8_WORD_COUNT                     1
#define XUSB_CFG_CSB_ADDR_8_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_8_RESET_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_8_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_8_SW_DEFAULT_MASK                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_8_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_8_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_8_OFFSET_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_8_OFFSET_FIELD                   (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_8_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_8_OFFSET_RANGE                   31:0
#define XUSB_CFG_CSB_ADDR_8_OFFSET_WOFFSET                 0
#define XUSB_CFG_CSB_ADDR_9                                _MK_ADDR_CONST(0x824)
#define XUSB_CFG_CSB_ADDR_9_SECURE                         0
#define XUSB_CFG_CSB_ADDR_9_WORD_COUNT                     1
#define XUSB_CFG_CSB_ADDR_9_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_9_RESET_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_9_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_9_SW_DEFAULT_MASK                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_9_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_9_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_9_OFFSET_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_9_OFFSET_FIELD                   (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_9_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_9_OFFSET_RANGE                   31:0
#define XUSB_CFG_CSB_ADDR_9_OFFSET_WOFFSET                 0
#define XUSB_CFG_CSB_ADDR_10                               _MK_ADDR_CONST(0x828)
#define XUSB_CFG_CSB_ADDR_10_SECURE                        0
#define XUSB_CFG_CSB_ADDR_10_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_10_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_10_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_10_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_10_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_10_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_10_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_10_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_10_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_10_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_10_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_10_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_11                               _MK_ADDR_CONST(0x82c)
#define XUSB_CFG_CSB_ADDR_11_SECURE                        0
#define XUSB_CFG_CSB_ADDR_11_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_11_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_11_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_11_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_11_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_11_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_11_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_11_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_11_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_11_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_11_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_11_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_12                               _MK_ADDR_CONST(0x830)
#define XUSB_CFG_CSB_ADDR_12_SECURE                        0
#define XUSB_CFG_CSB_ADDR_12_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_12_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_12_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_12_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_12_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_12_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_12_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_12_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_12_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_12_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_12_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_12_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_13                               _MK_ADDR_CONST(0x834)
#define XUSB_CFG_CSB_ADDR_13_SECURE                        0
#define XUSB_CFG_CSB_ADDR_13_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_13_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_13_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_13_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_13_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_13_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_13_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_13_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_13_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_13_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_13_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_13_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_14                               _MK_ADDR_CONST(0x838)
#define XUSB_CFG_CSB_ADDR_14_SECURE                        0
#define XUSB_CFG_CSB_ADDR_14_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_14_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_14_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_14_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_14_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_14_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_14_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_14_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_14_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_14_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_14_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_14_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_15                               _MK_ADDR_CONST(0x83c)
#define XUSB_CFG_CSB_ADDR_15_SECURE                        0
#define XUSB_CFG_CSB_ADDR_15_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_15_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_15_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_15_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_15_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_15_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_15_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_15_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_15_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_15_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_15_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_15_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_16                               _MK_ADDR_CONST(0x840)
#define XUSB_CFG_CSB_ADDR_16_SECURE                        0
#define XUSB_CFG_CSB_ADDR_16_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_16_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_16_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_16_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_16_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_16_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_16_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_16_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_16_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_16_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_16_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_16_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_17                               _MK_ADDR_CONST(0x844)
#define XUSB_CFG_CSB_ADDR_17_SECURE                        0
#define XUSB_CFG_CSB_ADDR_17_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_17_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_17_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_17_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_17_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_17_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_17_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_17_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_17_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_17_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_17_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_17_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_18                               _MK_ADDR_CONST(0x848)
#define XUSB_CFG_CSB_ADDR_18_SECURE                        0
#define XUSB_CFG_CSB_ADDR_18_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_18_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_18_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_18_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_18_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_18_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_18_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_18_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_18_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_18_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_18_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_18_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_19                               _MK_ADDR_CONST(0x84c)
#define XUSB_CFG_CSB_ADDR_19_SECURE                        0
#define XUSB_CFG_CSB_ADDR_19_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_19_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_19_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_19_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_19_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_19_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_19_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_19_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_19_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_19_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_19_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_19_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_20                               _MK_ADDR_CONST(0x850)
#define XUSB_CFG_CSB_ADDR_20_SECURE                        0
#define XUSB_CFG_CSB_ADDR_20_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_20_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_20_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_20_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_20_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_20_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_20_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_20_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_20_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_20_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_20_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_20_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_21                               _MK_ADDR_CONST(0x854)
#define XUSB_CFG_CSB_ADDR_21_SECURE                        0
#define XUSB_CFG_CSB_ADDR_21_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_21_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_21_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_21_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_21_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_21_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_21_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_21_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_21_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_21_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_21_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_21_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_22                               _MK_ADDR_CONST(0x858)
#define XUSB_CFG_CSB_ADDR_22_SECURE                        0
#define XUSB_CFG_CSB_ADDR_22_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_22_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_22_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_22_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_22_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_22_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_22_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_22_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_22_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_22_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_22_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_22_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_23                               _MK_ADDR_CONST(0x85c)
#define XUSB_CFG_CSB_ADDR_23_SECURE                        0
#define XUSB_CFG_CSB_ADDR_23_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_23_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_23_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_23_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_23_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_23_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_23_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_23_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_23_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_23_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_23_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_23_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_24                               _MK_ADDR_CONST(0x860)
#define XUSB_CFG_CSB_ADDR_24_SECURE                        0
#define XUSB_CFG_CSB_ADDR_24_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_24_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_24_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_24_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_24_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_24_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_24_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_24_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_24_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_24_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_24_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_24_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_25                               _MK_ADDR_CONST(0x864)
#define XUSB_CFG_CSB_ADDR_25_SECURE                        0
#define XUSB_CFG_CSB_ADDR_25_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_25_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_25_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_25_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_25_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_25_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_25_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_25_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_25_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_25_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_25_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_25_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_26                               _MK_ADDR_CONST(0x868)
#define XUSB_CFG_CSB_ADDR_26_SECURE                        0
#define XUSB_CFG_CSB_ADDR_26_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_26_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_26_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_26_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_26_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_26_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_26_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_26_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_26_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_26_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_26_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_26_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_27                               _MK_ADDR_CONST(0x86c)
#define XUSB_CFG_CSB_ADDR_27_SECURE                        0
#define XUSB_CFG_CSB_ADDR_27_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_27_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_27_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_27_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_27_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_27_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_27_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_27_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_27_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_27_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_27_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_27_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_28                               _MK_ADDR_CONST(0x870)
#define XUSB_CFG_CSB_ADDR_28_SECURE                        0
#define XUSB_CFG_CSB_ADDR_28_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_28_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_28_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_28_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_28_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_28_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_28_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_28_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_28_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_28_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_28_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_28_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_29                               _MK_ADDR_CONST(0x874)
#define XUSB_CFG_CSB_ADDR_29_SECURE                        0
#define XUSB_CFG_CSB_ADDR_29_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_29_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_29_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_29_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_29_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_29_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_29_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_29_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_29_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_29_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_29_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_29_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_30                               _MK_ADDR_CONST(0x878)
#define XUSB_CFG_CSB_ADDR_30_SECURE                        0
#define XUSB_CFG_CSB_ADDR_30_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_30_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_30_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_30_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_30_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_30_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_30_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_30_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_30_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_30_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_30_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_30_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_31                               _MK_ADDR_CONST(0x87c)
#define XUSB_CFG_CSB_ADDR_31_SECURE                        0
#define XUSB_CFG_CSB_ADDR_31_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_31_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_31_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_31_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_31_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_31_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_31_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_31_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_31_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_31_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_31_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_31_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_32                               _MK_ADDR_CONST(0x880)
#define XUSB_CFG_CSB_ADDR_32_SECURE                        0
#define XUSB_CFG_CSB_ADDR_32_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_32_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_32_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_32_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_32_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_32_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_32_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_32_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_32_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_32_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_32_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_32_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_33                               _MK_ADDR_CONST(0x884)
#define XUSB_CFG_CSB_ADDR_33_SECURE                        0
#define XUSB_CFG_CSB_ADDR_33_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_33_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_33_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_33_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_33_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_33_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_33_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_33_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_33_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_33_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_33_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_33_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_34                               _MK_ADDR_CONST(0x888)
#define XUSB_CFG_CSB_ADDR_34_SECURE                        0
#define XUSB_CFG_CSB_ADDR_34_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_34_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_34_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_34_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_34_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_34_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_34_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_34_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_34_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_34_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_34_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_34_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_35                               _MK_ADDR_CONST(0x88c)
#define XUSB_CFG_CSB_ADDR_35_SECURE                        0
#define XUSB_CFG_CSB_ADDR_35_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_35_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_35_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_35_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_35_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_35_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_35_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_35_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_35_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_35_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_35_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_35_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_36                               _MK_ADDR_CONST(0x890)
#define XUSB_CFG_CSB_ADDR_36_SECURE                        0
#define XUSB_CFG_CSB_ADDR_36_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_36_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_36_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_36_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_36_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_36_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_36_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_36_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_36_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_36_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_36_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_36_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_37                               _MK_ADDR_CONST(0x894)
#define XUSB_CFG_CSB_ADDR_37_SECURE                        0
#define XUSB_CFG_CSB_ADDR_37_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_37_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_37_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_37_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_37_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_37_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_37_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_37_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_37_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_37_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_37_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_37_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_38                               _MK_ADDR_CONST(0x898)
#define XUSB_CFG_CSB_ADDR_38_SECURE                        0
#define XUSB_CFG_CSB_ADDR_38_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_38_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_38_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_38_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_38_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_38_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_38_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_38_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_38_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_38_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_38_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_38_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_39                               _MK_ADDR_CONST(0x89c)
#define XUSB_CFG_CSB_ADDR_39_SECURE                        0
#define XUSB_CFG_CSB_ADDR_39_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_39_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_39_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_39_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_39_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_39_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_39_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_39_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_39_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_39_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_39_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_39_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_40                               _MK_ADDR_CONST(0x8a0)
#define XUSB_CFG_CSB_ADDR_40_SECURE                        0
#define XUSB_CFG_CSB_ADDR_40_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_40_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_40_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_40_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_40_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_40_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_40_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_40_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_40_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_40_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_40_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_40_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_41                               _MK_ADDR_CONST(0x8a4)
#define XUSB_CFG_CSB_ADDR_41_SECURE                        0
#define XUSB_CFG_CSB_ADDR_41_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_41_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_41_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_41_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_41_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_41_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_41_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_41_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_41_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_41_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_41_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_41_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_42                               _MK_ADDR_CONST(0x8a8)
#define XUSB_CFG_CSB_ADDR_42_SECURE                        0
#define XUSB_CFG_CSB_ADDR_42_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_42_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_42_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_42_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_42_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_42_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_42_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_42_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_42_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_42_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_42_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_42_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_43                               _MK_ADDR_CONST(0x8ac)
#define XUSB_CFG_CSB_ADDR_43_SECURE                        0
#define XUSB_CFG_CSB_ADDR_43_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_43_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_43_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_43_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_43_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_43_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_43_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_43_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_43_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_43_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_43_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_43_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_44                               _MK_ADDR_CONST(0x8b0)
#define XUSB_CFG_CSB_ADDR_44_SECURE                        0
#define XUSB_CFG_CSB_ADDR_44_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_44_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_44_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_44_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_44_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_44_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_44_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_44_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_44_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_44_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_44_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_44_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_45                               _MK_ADDR_CONST(0x8b4)
#define XUSB_CFG_CSB_ADDR_45_SECURE                        0
#define XUSB_CFG_CSB_ADDR_45_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_45_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_45_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_45_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_45_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_45_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_45_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_45_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_45_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_45_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_45_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_45_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_46                               _MK_ADDR_CONST(0x8b8)
#define XUSB_CFG_CSB_ADDR_46_SECURE                        0
#define XUSB_CFG_CSB_ADDR_46_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_46_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_46_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_46_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_46_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_46_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_46_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_46_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_46_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_46_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_46_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_46_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_47                               _MK_ADDR_CONST(0x8bc)
#define XUSB_CFG_CSB_ADDR_47_SECURE                        0
#define XUSB_CFG_CSB_ADDR_47_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_47_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_47_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_47_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_47_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_47_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_47_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_47_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_47_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_47_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_47_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_47_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_48                               _MK_ADDR_CONST(0x8c0)
#define XUSB_CFG_CSB_ADDR_48_SECURE                        0
#define XUSB_CFG_CSB_ADDR_48_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_48_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_48_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_48_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_48_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_48_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_48_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_48_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_48_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_48_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_48_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_48_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_49                               _MK_ADDR_CONST(0x8c4)
#define XUSB_CFG_CSB_ADDR_49_SECURE                        0
#define XUSB_CFG_CSB_ADDR_49_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_49_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_49_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_49_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_49_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_49_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_49_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_49_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_49_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_49_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_49_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_49_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_50                               _MK_ADDR_CONST(0x8c8)
#define XUSB_CFG_CSB_ADDR_50_SECURE                        0
#define XUSB_CFG_CSB_ADDR_50_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_50_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_50_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_50_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_50_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_50_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_50_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_50_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_50_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_50_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_50_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_50_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_51                               _MK_ADDR_CONST(0x8cc)
#define XUSB_CFG_CSB_ADDR_51_SECURE                        0
#define XUSB_CFG_CSB_ADDR_51_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_51_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_51_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_51_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_51_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_51_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_51_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_51_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_51_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_51_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_51_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_51_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_52                               _MK_ADDR_CONST(0x8d0)
#define XUSB_CFG_CSB_ADDR_52_SECURE                        0
#define XUSB_CFG_CSB_ADDR_52_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_52_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_52_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_52_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_52_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_52_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_52_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_52_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_52_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_52_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_52_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_52_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_53                               _MK_ADDR_CONST(0x8d4)
#define XUSB_CFG_CSB_ADDR_53_SECURE                        0
#define XUSB_CFG_CSB_ADDR_53_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_53_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_53_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_53_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_53_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_53_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_53_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_53_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_53_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_53_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_53_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_53_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_54                               _MK_ADDR_CONST(0x8d8)
#define XUSB_CFG_CSB_ADDR_54_SECURE                        0
#define XUSB_CFG_CSB_ADDR_54_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_54_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_54_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_54_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_54_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_54_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_54_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_54_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_54_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_54_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_54_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_54_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_55                               _MK_ADDR_CONST(0x8dc)
#define XUSB_CFG_CSB_ADDR_55_SECURE                        0
#define XUSB_CFG_CSB_ADDR_55_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_55_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_55_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_55_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_55_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_55_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_55_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_55_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_55_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_55_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_55_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_55_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_56                               _MK_ADDR_CONST(0x8e0)
#define XUSB_CFG_CSB_ADDR_56_SECURE                        0
#define XUSB_CFG_CSB_ADDR_56_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_56_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_56_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_56_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_56_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_56_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_56_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_56_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_56_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_56_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_56_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_56_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_57                               _MK_ADDR_CONST(0x8e4)
#define XUSB_CFG_CSB_ADDR_57_SECURE                        0
#define XUSB_CFG_CSB_ADDR_57_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_57_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_57_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_57_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_57_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_57_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_57_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_57_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_57_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_57_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_57_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_57_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_58                               _MK_ADDR_CONST(0x8e8)
#define XUSB_CFG_CSB_ADDR_58_SECURE                        0
#define XUSB_CFG_CSB_ADDR_58_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_58_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_58_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_58_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_58_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_58_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_58_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_58_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_58_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_58_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_58_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_58_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_59                               _MK_ADDR_CONST(0x8ec)
#define XUSB_CFG_CSB_ADDR_59_SECURE                        0
#define XUSB_CFG_CSB_ADDR_59_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_59_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_59_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_59_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_59_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_59_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_59_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_59_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_59_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_59_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_59_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_59_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_60                               _MK_ADDR_CONST(0x8f0)
#define XUSB_CFG_CSB_ADDR_60_SECURE                        0
#define XUSB_CFG_CSB_ADDR_60_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_60_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_60_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_60_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_60_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_60_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_60_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_60_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_60_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_60_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_60_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_60_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_61                               _MK_ADDR_CONST(0x8f4)
#define XUSB_CFG_CSB_ADDR_61_SECURE                        0
#define XUSB_CFG_CSB_ADDR_61_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_61_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_61_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_61_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_61_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_61_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_61_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_61_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_61_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_61_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_61_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_61_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_62                               _MK_ADDR_CONST(0x8f8)
#define XUSB_CFG_CSB_ADDR_62_SECURE                        0
#define XUSB_CFG_CSB_ADDR_62_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_62_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_62_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_62_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_62_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_62_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_62_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_62_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_62_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_62_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_62_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_62_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_63                               _MK_ADDR_CONST(0x8fc)
#define XUSB_CFG_CSB_ADDR_63_SECURE                        0
#define XUSB_CFG_CSB_ADDR_63_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_63_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_63_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_63_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_63_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_63_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_63_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_63_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_63_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_63_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_63_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_63_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_64                               _MK_ADDR_CONST(0x900)
#define XUSB_CFG_CSB_ADDR_64_SECURE                        0
#define XUSB_CFG_CSB_ADDR_64_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_64_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_64_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_64_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_64_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_64_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_64_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_64_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_64_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_64_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_64_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_64_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_65                               _MK_ADDR_CONST(0x904)
#define XUSB_CFG_CSB_ADDR_65_SECURE                        0
#define XUSB_CFG_CSB_ADDR_65_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_65_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_65_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_65_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_65_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_65_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_65_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_65_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_65_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_65_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_65_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_65_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_66                               _MK_ADDR_CONST(0x908)
#define XUSB_CFG_CSB_ADDR_66_SECURE                        0
#define XUSB_CFG_CSB_ADDR_66_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_66_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_66_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_66_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_66_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_66_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_66_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_66_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_66_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_66_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_66_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_66_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_67                               _MK_ADDR_CONST(0x90c)
#define XUSB_CFG_CSB_ADDR_67_SECURE                        0
#define XUSB_CFG_CSB_ADDR_67_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_67_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_67_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_67_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_67_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_67_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_67_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_67_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_67_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_67_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_67_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_67_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_68                               _MK_ADDR_CONST(0x910)
#define XUSB_CFG_CSB_ADDR_68_SECURE                        0
#define XUSB_CFG_CSB_ADDR_68_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_68_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_68_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_68_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_68_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_68_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_68_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_68_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_68_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_68_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_68_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_68_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_69                               _MK_ADDR_CONST(0x914)
#define XUSB_CFG_CSB_ADDR_69_SECURE                        0
#define XUSB_CFG_CSB_ADDR_69_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_69_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_69_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_69_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_69_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_69_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_69_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_69_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_69_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_69_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_69_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_69_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_70                               _MK_ADDR_CONST(0x918)
#define XUSB_CFG_CSB_ADDR_70_SECURE                        0
#define XUSB_CFG_CSB_ADDR_70_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_70_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_70_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_70_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_70_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_70_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_70_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_70_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_70_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_70_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_70_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_70_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_71                               _MK_ADDR_CONST(0x91c)
#define XUSB_CFG_CSB_ADDR_71_SECURE                        0
#define XUSB_CFG_CSB_ADDR_71_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_71_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_71_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_71_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_71_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_71_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_71_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_71_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_71_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_71_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_71_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_71_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_72                               _MK_ADDR_CONST(0x920)
#define XUSB_CFG_CSB_ADDR_72_SECURE                        0
#define XUSB_CFG_CSB_ADDR_72_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_72_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_72_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_72_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_72_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_72_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_72_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_72_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_72_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_72_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_72_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_72_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_73                               _MK_ADDR_CONST(0x924)
#define XUSB_CFG_CSB_ADDR_73_SECURE                        0
#define XUSB_CFG_CSB_ADDR_73_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_73_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_73_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_73_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_73_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_73_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_73_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_73_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_73_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_73_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_73_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_73_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_74                               _MK_ADDR_CONST(0x928)
#define XUSB_CFG_CSB_ADDR_74_SECURE                        0
#define XUSB_CFG_CSB_ADDR_74_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_74_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_74_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_74_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_74_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_74_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_74_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_74_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_74_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_74_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_74_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_74_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_75                               _MK_ADDR_CONST(0x92c)
#define XUSB_CFG_CSB_ADDR_75_SECURE                        0
#define XUSB_CFG_CSB_ADDR_75_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_75_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_75_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_75_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_75_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_75_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_75_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_75_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_75_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_75_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_75_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_75_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_76                               _MK_ADDR_CONST(0x930)
#define XUSB_CFG_CSB_ADDR_76_SECURE                        0
#define XUSB_CFG_CSB_ADDR_76_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_76_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_76_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_76_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_76_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_76_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_76_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_76_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_76_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_76_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_76_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_76_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_77                               _MK_ADDR_CONST(0x934)
#define XUSB_CFG_CSB_ADDR_77_SECURE                        0
#define XUSB_CFG_CSB_ADDR_77_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_77_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_77_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_77_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_77_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_77_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_77_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_77_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_77_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_77_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_77_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_77_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_78                               _MK_ADDR_CONST(0x938)
#define XUSB_CFG_CSB_ADDR_78_SECURE                        0
#define XUSB_CFG_CSB_ADDR_78_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_78_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_78_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_78_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_78_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_78_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_78_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_78_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_78_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_78_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_78_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_78_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_79                               _MK_ADDR_CONST(0x93c)
#define XUSB_CFG_CSB_ADDR_79_SECURE                        0
#define XUSB_CFG_CSB_ADDR_79_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_79_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_79_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_79_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_79_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_79_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_79_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_79_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_79_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_79_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_79_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_79_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_80                               _MK_ADDR_CONST(0x940)
#define XUSB_CFG_CSB_ADDR_80_SECURE                        0
#define XUSB_CFG_CSB_ADDR_80_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_80_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_80_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_80_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_80_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_80_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_80_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_80_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_80_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_80_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_80_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_80_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_81                               _MK_ADDR_CONST(0x944)
#define XUSB_CFG_CSB_ADDR_81_SECURE                        0
#define XUSB_CFG_CSB_ADDR_81_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_81_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_81_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_81_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_81_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_81_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_81_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_81_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_81_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_81_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_81_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_81_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_82                               _MK_ADDR_CONST(0x948)
#define XUSB_CFG_CSB_ADDR_82_SECURE                        0
#define XUSB_CFG_CSB_ADDR_82_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_82_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_82_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_82_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_82_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_82_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_82_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_82_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_82_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_82_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_82_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_82_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_83                               _MK_ADDR_CONST(0x94c)
#define XUSB_CFG_CSB_ADDR_83_SECURE                        0
#define XUSB_CFG_CSB_ADDR_83_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_83_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_83_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_83_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_83_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_83_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_83_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_83_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_83_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_83_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_83_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_83_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_84                               _MK_ADDR_CONST(0x950)
#define XUSB_CFG_CSB_ADDR_84_SECURE                        0
#define XUSB_CFG_CSB_ADDR_84_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_84_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_84_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_84_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_84_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_84_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_84_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_84_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_84_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_84_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_84_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_84_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_85                               _MK_ADDR_CONST(0x954)
#define XUSB_CFG_CSB_ADDR_85_SECURE                        0
#define XUSB_CFG_CSB_ADDR_85_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_85_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_85_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_85_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_85_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_85_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_85_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_85_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_85_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_85_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_85_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_85_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_86                               _MK_ADDR_CONST(0x958)
#define XUSB_CFG_CSB_ADDR_86_SECURE                        0
#define XUSB_CFG_CSB_ADDR_86_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_86_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_86_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_86_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_86_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_86_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_86_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_86_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_86_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_86_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_86_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_86_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_87                               _MK_ADDR_CONST(0x95c)
#define XUSB_CFG_CSB_ADDR_87_SECURE                        0
#define XUSB_CFG_CSB_ADDR_87_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_87_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_87_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_87_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_87_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_87_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_87_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_87_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_87_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_87_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_87_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_87_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_88                               _MK_ADDR_CONST(0x960)
#define XUSB_CFG_CSB_ADDR_88_SECURE                        0
#define XUSB_CFG_CSB_ADDR_88_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_88_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_88_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_88_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_88_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_88_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_88_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_88_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_88_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_88_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_88_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_88_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_89                               _MK_ADDR_CONST(0x964)
#define XUSB_CFG_CSB_ADDR_89_SECURE                        0
#define XUSB_CFG_CSB_ADDR_89_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_89_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_89_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_89_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_89_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_89_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_89_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_89_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_89_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_89_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_89_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_89_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_90                               _MK_ADDR_CONST(0x968)
#define XUSB_CFG_CSB_ADDR_90_SECURE                        0
#define XUSB_CFG_CSB_ADDR_90_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_90_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_90_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_90_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_90_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_90_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_90_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_90_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_90_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_90_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_90_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_90_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_91                               _MK_ADDR_CONST(0x96c)
#define XUSB_CFG_CSB_ADDR_91_SECURE                        0
#define XUSB_CFG_CSB_ADDR_91_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_91_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_91_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_91_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_91_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_91_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_91_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_91_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_91_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_91_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_91_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_91_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_92                               _MK_ADDR_CONST(0x970)
#define XUSB_CFG_CSB_ADDR_92_SECURE                        0
#define XUSB_CFG_CSB_ADDR_92_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_92_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_92_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_92_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_92_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_92_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_92_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_92_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_92_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_92_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_92_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_92_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_93                               _MK_ADDR_CONST(0x974)
#define XUSB_CFG_CSB_ADDR_93_SECURE                        0
#define XUSB_CFG_CSB_ADDR_93_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_93_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_93_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_93_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_93_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_93_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_93_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_93_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_93_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_93_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_93_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_93_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_94                               _MK_ADDR_CONST(0x978)
#define XUSB_CFG_CSB_ADDR_94_SECURE                        0
#define XUSB_CFG_CSB_ADDR_94_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_94_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_94_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_94_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_94_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_94_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_94_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_94_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_94_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_94_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_94_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_94_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_95                               _MK_ADDR_CONST(0x97c)
#define XUSB_CFG_CSB_ADDR_95_SECURE                        0
#define XUSB_CFG_CSB_ADDR_95_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_95_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_95_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_95_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_95_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_95_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_95_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_95_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_95_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_95_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_95_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_95_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_96                               _MK_ADDR_CONST(0x980)
#define XUSB_CFG_CSB_ADDR_96_SECURE                        0
#define XUSB_CFG_CSB_ADDR_96_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_96_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_96_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_96_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_96_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_96_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_96_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_96_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_96_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_96_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_96_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_96_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_97                               _MK_ADDR_CONST(0x984)
#define XUSB_CFG_CSB_ADDR_97_SECURE                        0
#define XUSB_CFG_CSB_ADDR_97_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_97_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_97_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_97_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_97_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_97_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_97_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_97_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_97_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_97_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_97_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_97_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_98                               _MK_ADDR_CONST(0x988)
#define XUSB_CFG_CSB_ADDR_98_SECURE                        0
#define XUSB_CFG_CSB_ADDR_98_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_98_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_98_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_98_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_98_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_98_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_98_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_98_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_98_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_98_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_98_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_98_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_99                               _MK_ADDR_CONST(0x98c)
#define XUSB_CFG_CSB_ADDR_99_SECURE                        0
#define XUSB_CFG_CSB_ADDR_99_WORD_COUNT                    1
#define XUSB_CFG_CSB_ADDR_99_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_99_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_99_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_99_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_99_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_99_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_99_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_99_OFFSET_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_99_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_99_OFFSET_RANGE                  31:0
#define XUSB_CFG_CSB_ADDR_99_OFFSET_WOFFSET                0
#define XUSB_CFG_CSB_ADDR_100                              _MK_ADDR_CONST(0x990)
#define XUSB_CFG_CSB_ADDR_100_SECURE                       0
#define XUSB_CFG_CSB_ADDR_100_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_100_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_100_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_100_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_100_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_100_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_100_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_100_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_100_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_100_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_100_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_100_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_101                              _MK_ADDR_CONST(0x994)
#define XUSB_CFG_CSB_ADDR_101_SECURE                       0
#define XUSB_CFG_CSB_ADDR_101_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_101_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_101_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_101_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_101_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_101_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_101_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_101_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_101_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_101_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_101_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_101_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_102                              _MK_ADDR_CONST(0x998)
#define XUSB_CFG_CSB_ADDR_102_SECURE                       0
#define XUSB_CFG_CSB_ADDR_102_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_102_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_102_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_102_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_102_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_102_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_102_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_102_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_102_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_102_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_102_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_102_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_103                              _MK_ADDR_CONST(0x99c)
#define XUSB_CFG_CSB_ADDR_103_SECURE                       0
#define XUSB_CFG_CSB_ADDR_103_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_103_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_103_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_103_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_103_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_103_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_103_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_103_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_103_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_103_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_103_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_103_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_104                              _MK_ADDR_CONST(0x9a0)
#define XUSB_CFG_CSB_ADDR_104_SECURE                       0
#define XUSB_CFG_CSB_ADDR_104_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_104_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_104_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_104_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_104_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_104_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_104_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_104_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_104_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_104_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_104_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_104_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_105                              _MK_ADDR_CONST(0x9a4)
#define XUSB_CFG_CSB_ADDR_105_SECURE                       0
#define XUSB_CFG_CSB_ADDR_105_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_105_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_105_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_105_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_105_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_105_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_105_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_105_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_105_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_105_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_105_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_105_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_106                              _MK_ADDR_CONST(0x9a8)
#define XUSB_CFG_CSB_ADDR_106_SECURE                       0
#define XUSB_CFG_CSB_ADDR_106_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_106_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_106_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_106_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_106_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_106_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_106_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_106_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_106_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_106_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_106_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_106_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_107                              _MK_ADDR_CONST(0x9ac)
#define XUSB_CFG_CSB_ADDR_107_SECURE                       0
#define XUSB_CFG_CSB_ADDR_107_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_107_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_107_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_107_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_107_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_107_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_107_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_107_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_107_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_107_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_107_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_107_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_108                              _MK_ADDR_CONST(0x9b0)
#define XUSB_CFG_CSB_ADDR_108_SECURE                       0
#define XUSB_CFG_CSB_ADDR_108_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_108_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_108_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_108_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_108_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_108_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_108_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_108_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_108_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_108_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_108_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_108_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_109                              _MK_ADDR_CONST(0x9b4)
#define XUSB_CFG_CSB_ADDR_109_SECURE                       0
#define XUSB_CFG_CSB_ADDR_109_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_109_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_109_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_109_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_109_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_109_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_109_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_109_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_109_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_109_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_109_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_109_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_110                              _MK_ADDR_CONST(0x9b8)
#define XUSB_CFG_CSB_ADDR_110_SECURE                       0
#define XUSB_CFG_CSB_ADDR_110_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_110_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_110_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_110_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_110_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_110_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_110_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_110_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_110_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_110_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_110_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_110_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_111                              _MK_ADDR_CONST(0x9bc)
#define XUSB_CFG_CSB_ADDR_111_SECURE                       0
#define XUSB_CFG_CSB_ADDR_111_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_111_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_111_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_111_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_111_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_111_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_111_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_111_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_111_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_111_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_111_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_111_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_112                              _MK_ADDR_CONST(0x9c0)
#define XUSB_CFG_CSB_ADDR_112_SECURE                       0
#define XUSB_CFG_CSB_ADDR_112_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_112_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_112_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_112_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_112_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_112_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_112_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_112_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_112_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_112_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_112_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_112_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_113                              _MK_ADDR_CONST(0x9c4)
#define XUSB_CFG_CSB_ADDR_113_SECURE                       0
#define XUSB_CFG_CSB_ADDR_113_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_113_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_113_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_113_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_113_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_113_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_113_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_113_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_113_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_113_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_113_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_113_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_114                              _MK_ADDR_CONST(0x9c8)
#define XUSB_CFG_CSB_ADDR_114_SECURE                       0
#define XUSB_CFG_CSB_ADDR_114_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_114_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_114_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_114_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_114_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_114_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_114_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_114_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_114_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_114_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_114_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_114_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_115                              _MK_ADDR_CONST(0x9cc)
#define XUSB_CFG_CSB_ADDR_115_SECURE                       0
#define XUSB_CFG_CSB_ADDR_115_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_115_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_115_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_115_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_115_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_115_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_115_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_115_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_115_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_115_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_115_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_115_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_116                              _MK_ADDR_CONST(0x9d0)
#define XUSB_CFG_CSB_ADDR_116_SECURE                       0
#define XUSB_CFG_CSB_ADDR_116_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_116_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_116_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_116_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_116_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_116_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_116_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_116_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_116_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_116_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_116_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_116_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_117                              _MK_ADDR_CONST(0x9d4)
#define XUSB_CFG_CSB_ADDR_117_SECURE                       0
#define XUSB_CFG_CSB_ADDR_117_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_117_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_117_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_117_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_117_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_117_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_117_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_117_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_117_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_117_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_117_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_117_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_118                              _MK_ADDR_CONST(0x9d8)
#define XUSB_CFG_CSB_ADDR_118_SECURE                       0
#define XUSB_CFG_CSB_ADDR_118_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_118_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_118_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_118_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_118_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_118_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_118_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_118_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_118_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_118_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_118_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_118_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_119                              _MK_ADDR_CONST(0x9dc)
#define XUSB_CFG_CSB_ADDR_119_SECURE                       0
#define XUSB_CFG_CSB_ADDR_119_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_119_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_119_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_119_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_119_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_119_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_119_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_119_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_119_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_119_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_119_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_119_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_120                              _MK_ADDR_CONST(0x9e0)
#define XUSB_CFG_CSB_ADDR_120_SECURE                       0
#define XUSB_CFG_CSB_ADDR_120_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_120_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_120_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_120_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_120_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_120_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_120_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_120_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_120_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_120_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_120_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_120_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_121                              _MK_ADDR_CONST(0x9e4)
#define XUSB_CFG_CSB_ADDR_121_SECURE                       0
#define XUSB_CFG_CSB_ADDR_121_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_121_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_121_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_121_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_121_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_121_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_121_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_121_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_121_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_121_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_121_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_121_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_122                              _MK_ADDR_CONST(0x9e8)
#define XUSB_CFG_CSB_ADDR_122_SECURE                       0
#define XUSB_CFG_CSB_ADDR_122_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_122_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_122_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_122_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_122_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_122_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_122_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_122_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_122_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_122_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_122_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_122_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_123                              _MK_ADDR_CONST(0x9ec)
#define XUSB_CFG_CSB_ADDR_123_SECURE                       0
#define XUSB_CFG_CSB_ADDR_123_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_123_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_123_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_123_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_123_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_123_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_123_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_123_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_123_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_123_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_123_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_123_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_124                              _MK_ADDR_CONST(0x9f0)
#define XUSB_CFG_CSB_ADDR_124_SECURE                       0
#define XUSB_CFG_CSB_ADDR_124_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_124_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_124_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_124_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_124_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_124_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_124_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_124_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_124_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_124_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_124_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_124_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_125                              _MK_ADDR_CONST(0x9f4)
#define XUSB_CFG_CSB_ADDR_125_SECURE                       0
#define XUSB_CFG_CSB_ADDR_125_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_125_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_125_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_125_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_125_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_125_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_125_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_125_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_125_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_125_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_125_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_125_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_126                              _MK_ADDR_CONST(0x9f8)
#define XUSB_CFG_CSB_ADDR_126_SECURE                       0
#define XUSB_CFG_CSB_ADDR_126_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_126_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_126_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_126_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_126_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_126_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_126_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_126_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_126_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_126_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_126_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_126_OFFSET_WOFFSET               0
#define XUSB_CFG_CSB_ADDR_127                              _MK_ADDR_CONST(0x9fc)
#define XUSB_CFG_CSB_ADDR_127_SECURE                       0
#define XUSB_CFG_CSB_ADDR_127_WORD_COUNT                   1
#define XUSB_CFG_CSB_ADDR_127_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_127_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_127_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_127_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_CFG_CSB_ADDR_127_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_127_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_CFG_CSB_ADDR_127_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_CFG_CSB_ADDR_127_OFFSET_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_CFG_CSB_ADDR_127_OFFSET_SHIFT)
#define XUSB_CFG_CSB_ADDR_127_OFFSET_RANGE                 31:0
#define XUSB_CFG_CSB_ADDR_127_OFFSET_WOFFSET               0
#define LIST_XUSB_0_REGS(_op_) \
  _op_(XUSB_CFG_17_0) \
  _op_(XUSB_CFG_18_PMCSR_0) \
  _op_(XUSB_CFG_24_0) \
  _op_(XUSB_CFG_ARU_MAILBOX_CAP_0) \
  _op_(XUSB_CFG_ARU_MAILBOX_CMD_0) \
  _op_(XUSB_CFG_ARU_MAILBOX_DATA_IN_0) \
  _op_(XUSB_CFG_ARU_MAILBOX_DATA_OUT_0) \
  _op_(XUSB_CFG_ARU_MAILBOX_OWNER_0) \
  _op_(XUSB_CFG_PCIECAP_0) \
  _op_(XUSB_CFG_ARU_C11PAGESEL0_0) \
  _op_(XUSB_CFG_ARU_C11PAGESEL1_0) \
  _op_(XUSB_CFG_ARU_PRIPAGESEL0_0) \
  _op_(XUSB_CFG_ARU_PRIPAGESEL1_0) \
  _op_(XUSB_CFG_ARU_CSBPAGESEL0_0) \
  _op_(XUSB_CFG_ARU_CSBPAGESEL1_0) \
  _op_(XUSB_CFG_ARU_C11_CSBRANGE_0) \
  _op_(XUSB_CFG_ARU_DBMOD_0) \
  _op_(XUSB_CFG_ARU_CYA_0) \
  _op_(XUSB_CFG_ARU_SMI_0) \
  _op_(XUSB_CFG_ARU_RST_0) \
  _op_(XUSB_CFG_ARU_RSTCNT_0) \
  _op_(XUSB_CFG_ARU_MISC_0) \
  _op_(XUSB_CFG_ARU_IDLE_0) \
  _op_(XUSB_CFG_ARU_CONTEXT_0) \
  _op_(XUSB_CFG_ARU_FW_SCRATCH_0) \
  _op_(XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG0_0) \
  _op_(XUSB_CFG_ARU_PERFMON_READ_CUMLATENCY_REG1_0) \
  _op_(XUSB_CFG_ARU_PERFMON_READ_LATENCY_0) \
  _op_(XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG0_0) \
  _op_(XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BOUNDARY_REG1_0) \
  _op_(XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG0_0) \
  _op_(XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG1_0) \
  _op_(XUSB_CFG_ARU_PERFMON_READ_HISTOGRAM_BUCKET_REG2_0) \
  _op_(XUSB_CFG_ARU_PERFMON_BI_CTRL_0) \
  _op_(XUSB_CFG_ARU_PERFMON_BI_EPTRB_0) \
  _op_(XUSB_CFG_ARU_PERFMON_BI_DATA_OUT_0) \
  _op_(XUSB_CFG_ARU_PERFMON_BI_DATA_IN_0) \
  _op_(XUSB_CFG_ARU_ULPI_REGACCESS_0) \
  _op_(XUSB_CFG_ARU_CONTEXT_HS_PLS_0) \
  _op_(XUSB_CFG_ARU_CONTEXT_FS_PLS_0) \
  _op_(XUSB_CFG_ARU_CONTEXT_HSFS_SPEED_0) \
  _op_(XUSB_CFG_ARU_CONTEXT_HSFS_PP_0) \
  _op_(XUSB_CFG_ARU_DBG_CTRL_0) \
  _op_(XUSB_CFG_ARU_DBG_OFFSET0_0) \
  _op_(XUSB_CFG_ARU_DBG_OFFSET1_0) \
  _op_(XUSB_CFG_ARU_DBG_BYTESEL_0) \
  _op_(XUSB_CFG_ARU_DBG_OUTPUT_0) \
  _op_(XUSB_CFG_RB_BKDRREG0_0) \
  _op_(XUSB_CFG_RB_BKDRHCSP1_0) \
  _op_(XUSB_CFG_RB_BKDRHCSP2_0) \
  _op_(XUSB_CFG_RB_BKDRHCSP3_0) \
  _op_(XUSB_CFG_RB_BKDRHCCP_0) \
  _op_(XUSB_CFG_RB_BKDRDBOFF_0) \
  _op_(XUSB_CFG_RB_BKDRRTSOFF_0) \
  _op_(XUSB_CFG_RB_BKDRRSVD0_0) \
  _op_(XUSB_CFG_RB_COUNT0_0) \
  _op_(XUSB_CFG_SSBX_CTRL_0) \
  _op_(XUSB_CFG_SSBX_PING_0) \
  _op_(XUSB_CFG_SSBX_THREADS_0) \
  _op_(XUSB_CFG_SSBX_TRBFETCH_0) \
  _op_(XUSB_CFG_SSBX_DATABUF_0) \
  _op_(XUSB_CFG_SSBX_UPSTREAM0_0) \
  _op_(XUSB_CFG_SSBX_UPSTREAM1_0) \
  _op_(XUSB_CFG_SSBX_DMA_0) \
  _op_(XUSB_CFG_SSBX_EVENTS_0) \
  _op_(XUSB_CFG_SSBX_EPFETCH_EARLYSTART_0) \
  _op_(XUSB_CFG_SSBX_IDLE_0) \
  _op_(XUSB_CFG_HSBX_CTRL_0) \
  _op_(XUSB_CFG_HSBX_THREADS_0) \
  _op_(XUSB_CFG_HSBX_TRBFETCH_0) \
  _op_(XUSB_CFG_HSBX_UPSTREAM0_0) \
  _op_(XUSB_CFG_HSBX_UPSTREAM1_0) \
  _op_(XUSB_CFG_HSBX_DMA_0) \
  _op_(XUSB_CFG_HSBX_EVENTS_0) \
  _op_(XUSB_CFG_HSBX_EPFETCH_EARLYSTART_0) \
  _op_(XUSB_CFG_HSBX_NAK_MOD_0) \
  _op_(XUSB_CFG_HSBX_IDLE_0) \
  _op_(XUSB_CFG_FSBX_CTRL_0) \
  _op_(XUSB_CFG_FSBX_THREADS_0) \
  _op_(XUSB_CFG_FSBX_TRBFETCH_0) \
  _op_(XUSB_CFG_FSBX_UPSTREAM0_0) \
  _op_(XUSB_CFG_FSBX_UPSTREAM1_0) \
  _op_(XUSB_CFG_FSBX_DMA_0) \
  _op_(XUSB_CFG_FSBX_EVENTS_0) \
  _op_(XUSB_CFG_FSBX_EPFETCH_EARLYSTART_0) \
  _op_(XUSB_CFG_FSBX_NAK_MOD_0) \
  _op_(XUSB_CFG_FSBX_IDLE_0) \
  _op_(XUSB_CFG_SSPX_CORE_MIN_TX1_0) \
  _op_(XUSB_CFG_SSPX_CORE_MIN_TX2_0) \
  _op_(XUSB_CFG_SSPX_CORE_MIN_RX_0) \
  _op_(XUSB_CFG_SSPX_CORE_CTRL_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT0_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT1_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT2_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT3_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT4_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT5_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT6_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT7_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT8_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT9_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT10_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT11_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT12_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT13_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT14_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT15_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT16_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT18_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT19_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT20_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT21_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT23_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT24_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT25_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT26_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT27_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT28_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT29_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT30_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT31_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT32_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT33_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT34_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT35_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT36_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT37_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT38_0) \
  _op_(XUSB_CFG_SSPX_CORE_CTRL1_0) \
  _op_(XUSB_CFG_SSPX_CORE_CTRL2_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT42_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT43_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT48_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT49_0) \
  _op_(XUSB_CFG_SSPX_CORE_ITP_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT50_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT51_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT52_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT53_0) \
  _op_(XUSB_CFG_SSPX_CORE_CNT54_0) \
  _op_(XUSB_CFG_SSPX_CORE_PADCTL0_0) \
  _op_(XUSB_CFG_SSPX_CORE_PADCTL1_0) \
  _op_(XUSB_CFG_SSPX_CORE_PADCTL2_0) \
  _op_(XUSB_CFG_SSPX_CORE_XFER_CNT0_0) \
  _op_(XUSB_CFG_SSPX_CORE_XFER_CNT1_0) \
  _op_(XUSB_CFG_SSPX_CORE_INXFER_0) \
  _op_(XUSB_CFG_SSPX_CORE_ASYNC_0) \
  _op_(XUSB_CFG_HSPX_CORE_CTRL_0) \
  _op_(XUSB_CFG_HSPX_CORE_CTRL1_0) \
  _op_(XUSB_CFG_HSPX_CORE_CNT0_0) \
  _op_(XUSB_CFG_HSPX_CORE_CNT1_0) \
  _op_(XUSB_CFG_HSPX_CORE_CNT2_0) \
  _op_(XUSB_CFG_HSPX_CORE_CNT3_0) \
  _op_(XUSB_CFG_HSPX_CORE_CNT4_0) \
  _op_(XUSB_CFG_HSPX_CORE_CNT5_0) \
  _op_(XUSB_CFG_HSPX_CORE_CNT6_0) \
  _op_(XUSB_CFG_HSPX_CORE_CNT7_0) \
  _op_(XUSB_CFG_HSPX_CORE_CNT8_0) \
  _op_(XUSB_CFG_HSPX_CORE_CNT9_0) \
  _op_(XUSB_CFG_HSPX_CORE_CNT10_0) \
  _op_(XUSB_CFG_HSPX_CORE_CNT11_0) \
  _op_(XUSB_CFG_HSPX_CORE_CNT12_0) \
  _op_(XUSB_CFG_HSPX_CORE_CNT13_0) \
  _op_(XUSB_CFG_HSPX_CORE_CNT14_0) \
  _op_(XUSB_CFG_HSPX_CORE_CNT15_0) \
  _op_(XUSB_CFG_HSPX_CORE_CNT16_0) \
  _op_(XUSB_CFG_HSPX_CORE_NVWRAP_0) \
  _op_(XUSB_CFG_HSPX_CORE_ULPIWRAP_0) \
  _op_(XUSB_CFG_HSPX_CORE_HSICWRAP_0) \
  _op_(XUSB_CFG_FSPX_CORE_CTRL_0) \
  _op_(XUSB_CFG_FSPX_CORE_CTRL1_0) \
  _op_(XUSB_CFG_FSPX_CORE_CNT0_0) \
  _op_(XUSB_CFG_FSPX_CORE_CNT1_0) \
  _op_(XUSB_CFG_FSPX_CORE_CNT2_0) \
  _op_(XUSB_CFG_FSPX_CORE_CNT3_0) \
  _op_(XUSB_CFG_FSPX_CORE_CNT4_0) \
  _op_(XUSB_CFG_FSPX_CORE_CNT5_0) \
  _op_(XUSB_CFG_FSPX_CORE_CNT6_0) \
  _op_(XUSB_CFG_FSPX_CORE_CNT7_0) \
  _op_(XUSB_CFG_FSPX_CORE_CNT8_0) \
  _op_(XUSB_CFG_FSPX_CORE_CNT9_0) \
  _op_(XUSB_CFG_FSPX_CORE_CNT10_0) \
  _op_(XUSB_CFG_FSPX_CORE_CNT11_0) \
  _op_(XUSB_CFG_FSPX_CORE_CNT12_0) \
  _op_(XUSB_CFG_FSPX_CORE_NVWRAP_0) \
  _op_(XUSB_CFG_FSPX_CORE_ULPIWRAP_0) \
  _op_(XUSB_CFG_FSPX_CORE_ICUSBWRAP_0) \
  _op_(XUSB_CFG_CSB_ADDR_0) \
  _op_(XUSB_CFG_CSB_ADDR_1) \
  _op_(XUSB_CFG_CSB_ADDR_2) \
  _op_(XUSB_CFG_CSB_ADDR_3) \
  _op_(XUSB_CFG_CSB_ADDR_4) \
  _op_(XUSB_CFG_CSB_ADDR_5) \
  _op_(XUSB_CFG_CSB_ADDR_6) \
  _op_(XUSB_CFG_CSB_ADDR_7) \
  _op_(XUSB_CFG_CSB_ADDR_8) \
  _op_(XUSB_CFG_CSB_ADDR_9) \
  _op_(XUSB_CFG_CSB_ADDR_10) \
  _op_(XUSB_CFG_CSB_ADDR_11) \
  _op_(XUSB_CFG_CSB_ADDR_12) \
  _op_(XUSB_CFG_CSB_ADDR_13) \
  _op_(XUSB_CFG_CSB_ADDR_14) \
  _op_(XUSB_CFG_CSB_ADDR_15) \
  _op_(XUSB_CFG_CSB_ADDR_16) \
  _op_(XUSB_CFG_CSB_ADDR_17) \
  _op_(XUSB_CFG_CSB_ADDR_18) \
  _op_(XUSB_CFG_CSB_ADDR_19) \
  _op_(XUSB_CFG_CSB_ADDR_20) \
  _op_(XUSB_CFG_CSB_ADDR_21) \
  _op_(XUSB_CFG_CSB_ADDR_22) \
  _op_(XUSB_CFG_CSB_ADDR_23) \
  _op_(XUSB_CFG_CSB_ADDR_24) \
  _op_(XUSB_CFG_CSB_ADDR_25) \
  _op_(XUSB_CFG_CSB_ADDR_26) \
  _op_(XUSB_CFG_CSB_ADDR_27) \
  _op_(XUSB_CFG_CSB_ADDR_28) \
  _op_(XUSB_CFG_CSB_ADDR_29) \
  _op_(XUSB_CFG_CSB_ADDR_30) \
  _op_(XUSB_CFG_CSB_ADDR_31) \
  _op_(XUSB_CFG_CSB_ADDR_32) \
  _op_(XUSB_CFG_CSB_ADDR_33) \
  _op_(XUSB_CFG_CSB_ADDR_34) \
  _op_(XUSB_CFG_CSB_ADDR_35) \
  _op_(XUSB_CFG_CSB_ADDR_36) \
  _op_(XUSB_CFG_CSB_ADDR_37) \
  _op_(XUSB_CFG_CSB_ADDR_38) \
  _op_(XUSB_CFG_CSB_ADDR_39) \
  _op_(XUSB_CFG_CSB_ADDR_40) \
  _op_(XUSB_CFG_CSB_ADDR_41) \
  _op_(XUSB_CFG_CSB_ADDR_42) \
  _op_(XUSB_CFG_CSB_ADDR_43) \
  _op_(XUSB_CFG_CSB_ADDR_44) \
  _op_(XUSB_CFG_CSB_ADDR_45) \
  _op_(XUSB_CFG_CSB_ADDR_46) \
  _op_(XUSB_CFG_CSB_ADDR_47) \
  _op_(XUSB_CFG_CSB_ADDR_48) \
  _op_(XUSB_CFG_CSB_ADDR_49) \
  _op_(XUSB_CFG_CSB_ADDR_50) \
  _op_(XUSB_CFG_CSB_ADDR_51) \
  _op_(XUSB_CFG_CSB_ADDR_52) \
  _op_(XUSB_CFG_CSB_ADDR_53) \
  _op_(XUSB_CFG_CSB_ADDR_54) \
  _op_(XUSB_CFG_CSB_ADDR_55) \
  _op_(XUSB_CFG_CSB_ADDR_56) \
  _op_(XUSB_CFG_CSB_ADDR_57) \
  _op_(XUSB_CFG_CSB_ADDR_58) \
  _op_(XUSB_CFG_CSB_ADDR_59) \
  _op_(XUSB_CFG_CSB_ADDR_60) \
  _op_(XUSB_CFG_CSB_ADDR_61) \
  _op_(XUSB_CFG_CSB_ADDR_62) \
  _op_(XUSB_CFG_CSB_ADDR_63) \
  _op_(XUSB_CFG_CSB_ADDR_64) \
  _op_(XUSB_CFG_CSB_ADDR_65) \
  _op_(XUSB_CFG_CSB_ADDR_66) \
  _op_(XUSB_CFG_CSB_ADDR_67) \
  _op_(XUSB_CFG_CSB_ADDR_68) \
  _op_(XUSB_CFG_CSB_ADDR_69) \
  _op_(XUSB_CFG_CSB_ADDR_70) \
  _op_(XUSB_CFG_CSB_ADDR_71) \
  _op_(XUSB_CFG_CSB_ADDR_72) \
  _op_(XUSB_CFG_CSB_ADDR_73) \
  _op_(XUSB_CFG_CSB_ADDR_74) \
  _op_(XUSB_CFG_CSB_ADDR_75) \
  _op_(XUSB_CFG_CSB_ADDR_76) \
  _op_(XUSB_CFG_CSB_ADDR_77) \
  _op_(XUSB_CFG_CSB_ADDR_78) \
  _op_(XUSB_CFG_CSB_ADDR_79) \
  _op_(XUSB_CFG_CSB_ADDR_80) \
  _op_(XUSB_CFG_CSB_ADDR_81) \
  _op_(XUSB_CFG_CSB_ADDR_82) \
  _op_(XUSB_CFG_CSB_ADDR_83) \
  _op_(XUSB_CFG_CSB_ADDR_84) \
  _op_(XUSB_CFG_CSB_ADDR_85) \
  _op_(XUSB_CFG_CSB_ADDR_86) \
  _op_(XUSB_CFG_CSB_ADDR_87) \
  _op_(XUSB_CFG_CSB_ADDR_88) \
  _op_(XUSB_CFG_CSB_ADDR_89) \
  _op_(XUSB_CFG_CSB_ADDR_90) \
  _op_(XUSB_CFG_CSB_ADDR_91) \
  _op_(XUSB_CFG_CSB_ADDR_92) \
  _op_(XUSB_CFG_CSB_ADDR_93) \
  _op_(XUSB_CFG_CSB_ADDR_94) \
  _op_(XUSB_CFG_CSB_ADDR_95) \
  _op_(XUSB_CFG_CSB_ADDR_96) \
  _op_(XUSB_CFG_CSB_ADDR_97) \
  _op_(XUSB_CFG_CSB_ADDR_98) \
  _op_(XUSB_CFG_CSB_ADDR_99) \
  _op_(XUSB_CFG_CSB_ADDR_100) \
  _op_(XUSB_CFG_CSB_ADDR_101) \
  _op_(XUSB_CFG_CSB_ADDR_102) \
  _op_(XUSB_CFG_CSB_ADDR_103) \
  _op_(XUSB_CFG_CSB_ADDR_104) \
  _op_(XUSB_CFG_CSB_ADDR_105) \
  _op_(XUSB_CFG_CSB_ADDR_106) \
  _op_(XUSB_CFG_CSB_ADDR_107) \
  _op_(XUSB_CFG_CSB_ADDR_108) \
  _op_(XUSB_CFG_CSB_ADDR_109) \
  _op_(XUSB_CFG_CSB_ADDR_110) \
  _op_(XUSB_CFG_CSB_ADDR_111) \
  _op_(XUSB_CFG_CSB_ADDR_112) \
  _op_(XUSB_CFG_CSB_ADDR_113) \
  _op_(XUSB_CFG_CSB_ADDR_114) \
  _op_(XUSB_CFG_CSB_ADDR_115) \
  _op_(XUSB_CFG_CSB_ADDR_116) \
  _op_(XUSB_CFG_CSB_ADDR_117) \
  _op_(XUSB_CFG_CSB_ADDR_118) \
  _op_(XUSB_CFG_CSB_ADDR_119) \
  _op_(XUSB_CFG_CSB_ADDR_120) \
  _op_(XUSB_CFG_CSB_ADDR_121) \
  _op_(XUSB_CFG_CSB_ADDR_122) \
  _op_(XUSB_CFG_CSB_ADDR_123) \
  _op_(XUSB_CFG_CSB_ADDR_124) \
  _op_(XUSB_CFG_CSB_ADDR_125) \
  _op_(XUSB_CFG_CSB_ADDR_126) \
  _op_(XUSB_CFG_CSB_ADDR_127)
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#endif
