Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov  7 15:43:00 2024
| Host         : mike-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 895 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.619        0.000                      0                 4492        0.056        0.000                      0                 4492        3.000        0.000                       0                   885  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          3.619        0.000                      0                 4088        0.131        0.000                      0                 4088        4.500        0.000                       0                   881  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        3.619        0.000                      0                 4088        0.131        0.000                      0                 4088        4.500        0.000                       0                   881  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          3.619        0.000                      0                 4088        0.056        0.000                      0                 4088  
clk_out1_sys_clk    clk_out1_sys_clk_1        3.619        0.000                      0                 4088        0.056        0.000                      0                 4088  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk          5.888        0.000                      0                  404        0.572        0.000                      0                  404  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk          5.888        0.000                      0                  404        0.497        0.000                      0                  404  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk_1        5.888        0.000                      0                  404        0.497        0.000                      0                  404  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk_1        5.888        0.000                      0                  404        0.572        0.000                      0                  404  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 2.113ns (33.333%)  route 4.226ns (66.667%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.747 r  matrix_math/res_reg[1][1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.747    matrix_math/res_reg[1][1][27]_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.981 r  matrix_math/res_reg[1][1][31]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.981    matrix_math/p_1_out[31]
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.156     9.252    matrix_math/clk_out1
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][31]/C
                         clock pessimism              0.366     9.618    
                         clock uncertainty           -0.074     9.543    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.056     9.599    matrix_math/res_reg[1][1][31]
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -5.981    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.335ns  (logic 2.109ns (33.291%)  route 4.226ns (66.709%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.747 r  matrix_math/res_reg[1][1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.747    matrix_math/res_reg[1][1][27]_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.977 r  matrix_math/res_reg[1][1][31]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.977    matrix_math/p_1_out[29]
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.156     9.252    matrix_math/clk_out1
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][29]/C
                         clock pessimism              0.366     9.618    
                         clock uncertainty           -0.074     9.543    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.056     9.599    matrix_math/res_reg[1][1][29]
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 2.060ns (32.771%)  route 4.226ns (67.229%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.747 r  matrix_math/res_reg[1][1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.747    matrix_math/res_reg[1][1][27]_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.928 r  matrix_math/res_reg[1][1][31]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.928    matrix_math/p_1_out[30]
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.156     9.252    matrix_math/clk_out1
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][30]/C
                         clock pessimism              0.366     9.618    
                         clock uncertainty           -0.074     9.543    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.056     9.599    matrix_math/res_reg[1][1][30]
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 2.038ns (32.535%)  route 4.226ns (67.465%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.747 r  matrix_math/res_reg[1][1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.747    matrix_math/res_reg[1][1][27]_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.906 r  matrix_math/res_reg[1][1][31]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.906    matrix_math/p_1_out[28]
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.156     9.252    matrix_math/clk_out1
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][28]/C
                         clock pessimism              0.366     9.618    
                         clock uncertainty           -0.074     9.543    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.056     9.599    matrix_math/res_reg[1][1][28]
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 2.024ns (32.384%)  route 4.226ns (67.616%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.892 r  matrix_math/res_reg[1][1][27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.892    matrix_math/p_1_out[27]
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][27]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y57         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][27]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 2.020ns (32.341%)  route 4.226ns (67.659%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.888 r  matrix_math/res_reg[1][1][27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.888    matrix_math/p_1_out[25]
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][25]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y57         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][25]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.888    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 1.971ns (31.806%)  route 4.226ns (68.194%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.839 r  matrix_math/res_reg[1][1][27]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.839    matrix_math/p_1_out[26]
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][26]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y57         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][26]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 1.949ns (31.563%)  route 4.226ns (68.437%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.817 r  matrix_math/res_reg[1][1][27]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.817    matrix_math/p_1_out[24]
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][24]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y57         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][24]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 1.847ns (30.413%)  route 4.226ns (69.587%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     5.715 r  matrix_math/res_reg[1][1][23]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.715    matrix_math/p_1_out[23]
    SLICE_X13Y56         FDCE                                         r  matrix_math/res_reg[1][1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y56         FDCE                                         r  matrix_math/res_reg[1][1][23]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y56         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][23]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 1.802ns (29.894%)  route 4.226ns (70.106%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     5.670 r  matrix_math/res_reg[1][1][23]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.670    matrix_math/p_1_out[22]
    SLICE_X13Y56         FDCE                                         r  matrix_math/res_reg[1][1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y56         FDCE                                         r  matrix_math/res_reg[1][1][22]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y56         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][22]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                  3.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X28Y68         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  udm/udm_controller/RD_DATA_reg_reg[29]/Q
                         net (fo=1, routed)           0.050    -0.409    udm/udm_controller/in45[21]
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.364 r  udm/udm_controller/RD_DATA_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    udm/udm_controller/RD_DATA_reg[21]
    SLICE_X29Y68         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    udm/udm_controller/clk_out1
    SLICE_X29Y68         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[21]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.092    -0.494    udm/udm_controller/RD_DATA_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 LED_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.257%)  route 0.052ns (21.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.567    -0.597    clk_gen
    SLICE_X28Y66         FDSE                                         r  LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDSE (Prop_fdse_C_Q)         0.141    -0.456 r  LED_reg[15]/Q
                         net (fo=1, routed)           0.052    -0.405    udm/udm_controller/udm_csr_rdata_reg[15][15]
    SLICE_X29Y66         LUT5 (Prop_lut5_I2_O)        0.045    -0.360 r  udm/udm_controller/udm_csr_rdata[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.360    udm_n_38
    SLICE_X29Y66         FDRE                                         r  udm_csr_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.835    -0.838    clk_gen
    SLICE_X29Y66         FDRE                                         r  udm_csr_rdata_reg[15]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X29Y66         FDRE (Hold_fdre_C_D)         0.092    -0.492    udm_csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.243%)  route 0.055ns (22.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.568    -0.596    clk_gen
    SLICE_X29Y65         FDRE                                         r  udm_csr_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm_csr_rdata_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.400    udm/udm_controller/RD_DATA_reg_reg[6]_0
    SLICE_X28Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.355 r  udm/udm_controller/RD_DATA_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    udm/udm_controller/RD_DATA_reg[6]
    SLICE_X28Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X28Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[6]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X28Y65         FDRE (Hold_fdre_C_D)         0.092    -0.491    udm/udm_controller/RD_DATA_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.565    -0.599    clk_gen
    SLICE_X31Y67         FDRE                                         r  udm_csr_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  udm_csr_rdata_reg[11]/Q
                         net (fo=1, routed)           0.086    -0.372    udm/udm_controller/RD_DATA_reg_reg[11]_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.045    -0.327 r  udm/udm_controller/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    udm/udm_controller/RD_DATA_reg[11]
    SLICE_X30Y67         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.834    -0.839    udm/udm_controller/clk_out1
    SLICE_X30Y67         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.120    -0.466    udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.567    -0.597    clk_gen
    SLICE_X31Y65         FDRE                                         r  udm_csr_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  udm_csr_rdata_reg[20]/Q
                         net (fo=1, routed)           0.086    -0.370    udm/udm_controller/RD_DATA_reg_reg[20]_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.325 r  udm/udm_controller/RD_DATA_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    udm/udm_controller/RD_DATA_reg[20]
    SLICE_X30Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X30Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[20]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.120    -0.464    udm/udm_controller/RD_DATA_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.252%)  route 0.113ns (37.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X29Y68         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  udm/udm_controller/RD_DATA_reg_reg[21]/Q
                         net (fo=1, routed)           0.113    -0.345    udm/udm_controller/in45[13]
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.300 r  udm/udm_controller/RD_DATA_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    udm/udm_controller/RD_DATA_reg[13]
    SLICE_X30Y67         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.834    -0.839    udm/udm_controller/clk_out1
    SLICE_X30Y67         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[13]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.121    -0.443    udm/udm_controller/RD_DATA_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.882%)  route 0.115ns (38.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.568    -0.596    clk_gen
    SLICE_X29Y65         FDRE                                         r  udm_csr_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm_csr_rdata_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.341    udm/udm_controller/RD_DATA_reg_reg[2]_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.296 r  udm/udm_controller/RD_DATA_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    udm/udm_controller/RD_DATA_reg[2]
    SLICE_X30Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X30Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.121    -0.441    udm/udm_controller/RD_DATA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.506%)  route 0.116ns (38.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.564    -0.600    udm/udm_controller/clk_out1
    SLICE_X37Y67         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  udm/udm_controller/tx_sendbyte_ff_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.343    udm/udm_controller/tx_sendbyte_ff[1]
    SLICE_X38Y67         LUT6 (Prop_lut6_I4_O)        0.045    -0.298 r  udm/udm_controller/tx_dout_bo[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    udm/udm_controller/tx_dout_bo[1]_i_1_n_0
    SLICE_X38Y67         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.832    -0.841    udm/udm_controller/clk_out1
    SLICE_X38Y67         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[1]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X38Y67         FDRE (Hold_fdre_C_D)         0.121    -0.445    udm/udm_controller/tx_dout_bo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.258%)  route 0.103ns (35.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.565    -0.599    clk_gen
    SLICE_X31Y67         FDRE                                         r  udm_csr_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  udm_csr_rdata_reg[7]/Q
                         net (fo=1, routed)           0.103    -0.355    udm/udm_controller/RD_DATA_reg_reg[7]_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.310 r  udm/udm_controller/RD_DATA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    udm/udm_controller/RD_DATA_reg[7]
    SLICE_X30Y66         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.835    -0.838    udm/udm_controller/clk_out1
    SLICE_X30Y66         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X30Y66         FDRE (Hold_fdre_C_D)         0.121    -0.463    udm/udm_controller/RD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 matrix_math/elems_reg[2][1][1][5]__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.275ns (58.749%)  route 0.193ns (41.251%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.642    -0.522    matrix_math/clk_out1
    SLICE_X12Y47         FDCE                                         r  matrix_math/elems_reg[2][1][1][5]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  matrix_math/elems_reg[2][1][1][5]__1/Q
                         net (fo=3, routed)           0.193    -0.165    matrix_math/elems_reg[2][1][1][5]__1_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I4_O)        0.045    -0.120 r  matrix_math/res[1][1][7]_i_7/O
                         net (fo=1, routed)           0.000    -0.120    matrix_math/res[1][1][7]_i_7_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.054 r  matrix_math/res_reg[1][1][7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.054    matrix_math/p_1_out[6]
    SLICE_X13Y52         FDCE                                         r  matrix_math/res_reg[1][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.847    -0.826    matrix_math/clk_out1
    SLICE_X13Y52         FDCE                                         r  matrix_math/res_reg[1][1][6]/C
                         clock pessimism              0.504    -0.322    
    SLICE_X13Y52         FDCE (Hold_fdce_C_D)         0.105    -0.217    matrix_math/res_reg[1][1][6]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X0Y26      matrix_math/p_0_out__10/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X0Y31      matrix_math/p_0_out__14/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X1Y19      matrix_math/p_0_out__25/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X1Y20      matrix_math/p_0_out__29/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X1Y24      matrix_math/p_0_out__32/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X0Y19      matrix_math/p_0_out__4/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X1Y32      matrix_math/p_0_out__43/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X0Y20      matrix_math/p_0_out__5/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X0Y27      matrix_math/p_0_out__11/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X0Y38      matrix_math/p_0_out__19/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X32Y68     LED_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y69      LED_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X28Y66     LED_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X32Y67     LED_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y69      LED_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X36Y66     LED_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      LED_reg[12]_lopt_replica/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      LED_reg[12]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X32Y64     LED_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X28Y66     LED_reg[14]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y65      LED_reg[6]_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y73     matrix_math/elems_reg[0][0][0][10]__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y73     matrix_math/elems_reg[0][0][0][13]__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y73     matrix_math/elems_reg[0][0][0][15]__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y62     matrix_math/elems_reg[0][0][1][10]__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y62     matrix_math/elems_reg[0][0][1][11]__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y62     matrix_math/elems_reg[0][0][1][12]__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y63     matrix_math/elems_reg[0][0][1][13]__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y63     matrix_math/elems_reg[0][0][1][14]__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y63     matrix_math/elems_reg[0][0][1][15]__1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        3.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 2.113ns (33.333%)  route 4.226ns (66.667%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.747 r  matrix_math/res_reg[1][1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.747    matrix_math/res_reg[1][1][27]_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.981 r  matrix_math/res_reg[1][1][31]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.981    matrix_math/p_1_out[31]
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.156     9.252    matrix_math/clk_out1
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][31]/C
                         clock pessimism              0.366     9.618    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][31]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.981    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.335ns  (logic 2.109ns (33.291%)  route 4.226ns (66.709%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.747 r  matrix_math/res_reg[1][1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.747    matrix_math/res_reg[1][1][27]_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.977 r  matrix_math/res_reg[1][1][31]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.977    matrix_math/p_1_out[29]
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.156     9.252    matrix_math/clk_out1
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][29]/C
                         clock pessimism              0.366     9.618    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][29]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 2.060ns (32.771%)  route 4.226ns (67.229%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.747 r  matrix_math/res_reg[1][1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.747    matrix_math/res_reg[1][1][27]_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.928 r  matrix_math/res_reg[1][1][31]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.928    matrix_math/p_1_out[30]
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.156     9.252    matrix_math/clk_out1
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][30]/C
                         clock pessimism              0.366     9.618    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][30]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 2.038ns (32.535%)  route 4.226ns (67.465%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.747 r  matrix_math/res_reg[1][1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.747    matrix_math/res_reg[1][1][27]_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.906 r  matrix_math/res_reg[1][1][31]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.906    matrix_math/p_1_out[28]
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.156     9.252    matrix_math/clk_out1
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][28]/C
                         clock pessimism              0.366     9.618    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][28]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 2.024ns (32.384%)  route 4.226ns (67.616%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.892 r  matrix_math/res_reg[1][1][27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.892    matrix_math/p_1_out[27]
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][27]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.545    
    SLICE_X13Y57         FDCE (Setup_fdce_C_D)        0.056     9.601    matrix_math/res_reg[1][1][27]
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 2.020ns (32.341%)  route 4.226ns (67.659%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.888 r  matrix_math/res_reg[1][1][27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.888    matrix_math/p_1_out[25]
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][25]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.545    
    SLICE_X13Y57         FDCE (Setup_fdce_C_D)        0.056     9.601    matrix_math/res_reg[1][1][25]
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -5.888    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 1.971ns (31.806%)  route 4.226ns (68.194%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.839 r  matrix_math/res_reg[1][1][27]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.839    matrix_math/p_1_out[26]
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][26]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.545    
    SLICE_X13Y57         FDCE (Setup_fdce_C_D)        0.056     9.601    matrix_math/res_reg[1][1][26]
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 1.949ns (31.563%)  route 4.226ns (68.437%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.817 r  matrix_math/res_reg[1][1][27]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.817    matrix_math/p_1_out[24]
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][24]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.545    
    SLICE_X13Y57         FDCE (Setup_fdce_C_D)        0.056     9.601    matrix_math/res_reg[1][1][24]
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 1.847ns (30.413%)  route 4.226ns (69.587%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     5.715 r  matrix_math/res_reg[1][1][23]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.715    matrix_math/p_1_out[23]
    SLICE_X13Y56         FDCE                                         r  matrix_math/res_reg[1][1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y56         FDCE                                         r  matrix_math/res_reg[1][1][23]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.545    
    SLICE_X13Y56         FDCE (Setup_fdce_C_D)        0.056     9.601    matrix_math/res_reg[1][1][23]
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 1.802ns (29.894%)  route 4.226ns (70.106%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     5.670 r  matrix_math/res_reg[1][1][23]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.670    matrix_math/p_1_out[22]
    SLICE_X13Y56         FDCE                                         r  matrix_math/res_reg[1][1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y56         FDCE                                         r  matrix_math/res_reg[1][1][22]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.545    
    SLICE_X13Y56         FDCE (Setup_fdce_C_D)        0.056     9.601    matrix_math/res_reg[1][1][22]
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                  3.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X28Y68         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  udm/udm_controller/RD_DATA_reg_reg[29]/Q
                         net (fo=1, routed)           0.050    -0.409    udm/udm_controller/in45[21]
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.364 r  udm/udm_controller/RD_DATA_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    udm/udm_controller/RD_DATA_reg[21]
    SLICE_X29Y68         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    udm/udm_controller/clk_out1
    SLICE_X29Y68         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[21]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.092    -0.494    udm/udm_controller/RD_DATA_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 LED_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.257%)  route 0.052ns (21.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.567    -0.597    clk_gen
    SLICE_X28Y66         FDSE                                         r  LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDSE (Prop_fdse_C_Q)         0.141    -0.456 r  LED_reg[15]/Q
                         net (fo=1, routed)           0.052    -0.405    udm/udm_controller/udm_csr_rdata_reg[15][15]
    SLICE_X29Y66         LUT5 (Prop_lut5_I2_O)        0.045    -0.360 r  udm/udm_controller/udm_csr_rdata[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.360    udm_n_38
    SLICE_X29Y66         FDRE                                         r  udm_csr_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.835    -0.838    clk_gen
    SLICE_X29Y66         FDRE                                         r  udm_csr_rdata_reg[15]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X29Y66         FDRE (Hold_fdre_C_D)         0.092    -0.492    udm_csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.243%)  route 0.055ns (22.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.568    -0.596    clk_gen
    SLICE_X29Y65         FDRE                                         r  udm_csr_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm_csr_rdata_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.400    udm/udm_controller/RD_DATA_reg_reg[6]_0
    SLICE_X28Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.355 r  udm/udm_controller/RD_DATA_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    udm/udm_controller/RD_DATA_reg[6]
    SLICE_X28Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X28Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[6]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X28Y65         FDRE (Hold_fdre_C_D)         0.092    -0.491    udm/udm_controller/RD_DATA_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.565    -0.599    clk_gen
    SLICE_X31Y67         FDRE                                         r  udm_csr_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  udm_csr_rdata_reg[11]/Q
                         net (fo=1, routed)           0.086    -0.372    udm/udm_controller/RD_DATA_reg_reg[11]_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.045    -0.327 r  udm/udm_controller/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    udm/udm_controller/RD_DATA_reg[11]
    SLICE_X30Y67         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.834    -0.839    udm/udm_controller/clk_out1
    SLICE_X30Y67         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.120    -0.466    udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.567    -0.597    clk_gen
    SLICE_X31Y65         FDRE                                         r  udm_csr_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  udm_csr_rdata_reg[20]/Q
                         net (fo=1, routed)           0.086    -0.370    udm/udm_controller/RD_DATA_reg_reg[20]_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.325 r  udm/udm_controller/RD_DATA_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    udm/udm_controller/RD_DATA_reg[20]
    SLICE_X30Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X30Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[20]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.120    -0.464    udm/udm_controller/RD_DATA_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.252%)  route 0.113ns (37.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X29Y68         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  udm/udm_controller/RD_DATA_reg_reg[21]/Q
                         net (fo=1, routed)           0.113    -0.345    udm/udm_controller/in45[13]
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.300 r  udm/udm_controller/RD_DATA_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    udm/udm_controller/RD_DATA_reg[13]
    SLICE_X30Y67         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.834    -0.839    udm/udm_controller/clk_out1
    SLICE_X30Y67         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[13]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.121    -0.443    udm/udm_controller/RD_DATA_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.882%)  route 0.115ns (38.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.568    -0.596    clk_gen
    SLICE_X29Y65         FDRE                                         r  udm_csr_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm_csr_rdata_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.341    udm/udm_controller/RD_DATA_reg_reg[2]_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.296 r  udm/udm_controller/RD_DATA_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    udm/udm_controller/RD_DATA_reg[2]
    SLICE_X30Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X30Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.121    -0.441    udm/udm_controller/RD_DATA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.506%)  route 0.116ns (38.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.564    -0.600    udm/udm_controller/clk_out1
    SLICE_X37Y67         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  udm/udm_controller/tx_sendbyte_ff_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.343    udm/udm_controller/tx_sendbyte_ff[1]
    SLICE_X38Y67         LUT6 (Prop_lut6_I4_O)        0.045    -0.298 r  udm/udm_controller/tx_dout_bo[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    udm/udm_controller/tx_dout_bo[1]_i_1_n_0
    SLICE_X38Y67         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.832    -0.841    udm/udm_controller/clk_out1
    SLICE_X38Y67         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[1]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X38Y67         FDRE (Hold_fdre_C_D)         0.121    -0.445    udm/udm_controller/tx_dout_bo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.258%)  route 0.103ns (35.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.565    -0.599    clk_gen
    SLICE_X31Y67         FDRE                                         r  udm_csr_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  udm_csr_rdata_reg[7]/Q
                         net (fo=1, routed)           0.103    -0.355    udm/udm_controller/RD_DATA_reg_reg[7]_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.310 r  udm/udm_controller/RD_DATA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    udm/udm_controller/RD_DATA_reg[7]
    SLICE_X30Y66         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.835    -0.838    udm/udm_controller/clk_out1
    SLICE_X30Y66         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X30Y66         FDRE (Hold_fdre_C_D)         0.121    -0.463    udm/udm_controller/RD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 matrix_math/elems_reg[2][1][1][5]__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.275ns (58.749%)  route 0.193ns (41.251%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.642    -0.522    matrix_math/clk_out1
    SLICE_X12Y47         FDCE                                         r  matrix_math/elems_reg[2][1][1][5]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  matrix_math/elems_reg[2][1][1][5]__1/Q
                         net (fo=3, routed)           0.193    -0.165    matrix_math/elems_reg[2][1][1][5]__1_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I4_O)        0.045    -0.120 r  matrix_math/res[1][1][7]_i_7/O
                         net (fo=1, routed)           0.000    -0.120    matrix_math/res[1][1][7]_i_7_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.054 r  matrix_math/res_reg[1][1][7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.054    matrix_math/p_1_out[6]
    SLICE_X13Y52         FDCE                                         r  matrix_math/res_reg[1][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.847    -0.826    matrix_math/clk_out1
    SLICE_X13Y52         FDCE                                         r  matrix_math/res_reg[1][1][6]/C
                         clock pessimism              0.504    -0.322    
    SLICE_X13Y52         FDCE (Hold_fdce_C_D)         0.105    -0.217    matrix_math/res_reg[1][1][6]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X0Y26      matrix_math/p_0_out__10/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X0Y31      matrix_math/p_0_out__14/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X1Y19      matrix_math/p_0_out__25/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X1Y20      matrix_math/p_0_out__29/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X1Y24      matrix_math/p_0_out__32/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X0Y19      matrix_math/p_0_out__4/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X1Y32      matrix_math/p_0_out__43/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X0Y20      matrix_math/p_0_out__5/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X0Y27      matrix_math/p_0_out__11/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         10.000      7.137      DSP48_X0Y38      matrix_math/p_0_out__19/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X32Y68     LED_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y69      LED_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X28Y66     LED_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X32Y67     LED_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y69      LED_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X36Y66     LED_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      LED_reg[12]_lopt_replica/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      LED_reg[12]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X32Y64     LED_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X28Y66     LED_reg[14]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y65      LED_reg[6]_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y73     matrix_math/elems_reg[0][0][0][10]__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y73     matrix_math/elems_reg[0][0][0][13]__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y73     matrix_math/elems_reg[0][0][0][15]__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y62     matrix_math/elems_reg[0][0][1][10]__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y62     matrix_math/elems_reg[0][0][1][11]__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y62     matrix_math/elems_reg[0][0][1][12]__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y63     matrix_math/elems_reg[0][0][1][13]__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y63     matrix_math/elems_reg[0][0][1][14]__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y63     matrix_math/elems_reg[0][0][1][15]__1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 2.113ns (33.333%)  route 4.226ns (66.667%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.747 r  matrix_math/res_reg[1][1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.747    matrix_math/res_reg[1][1][27]_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.981 r  matrix_math/res_reg[1][1][31]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.981    matrix_math/p_1_out[31]
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.156     9.252    matrix_math/clk_out1
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][31]/C
                         clock pessimism              0.366     9.618    
                         clock uncertainty           -0.074     9.543    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.056     9.599    matrix_math/res_reg[1][1][31]
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -5.981    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.335ns  (logic 2.109ns (33.291%)  route 4.226ns (66.709%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.747 r  matrix_math/res_reg[1][1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.747    matrix_math/res_reg[1][1][27]_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.977 r  matrix_math/res_reg[1][1][31]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.977    matrix_math/p_1_out[29]
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.156     9.252    matrix_math/clk_out1
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][29]/C
                         clock pessimism              0.366     9.618    
                         clock uncertainty           -0.074     9.543    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.056     9.599    matrix_math/res_reg[1][1][29]
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 2.060ns (32.771%)  route 4.226ns (67.229%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.747 r  matrix_math/res_reg[1][1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.747    matrix_math/res_reg[1][1][27]_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.928 r  matrix_math/res_reg[1][1][31]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.928    matrix_math/p_1_out[30]
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.156     9.252    matrix_math/clk_out1
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][30]/C
                         clock pessimism              0.366     9.618    
                         clock uncertainty           -0.074     9.543    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.056     9.599    matrix_math/res_reg[1][1][30]
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 2.038ns (32.535%)  route 4.226ns (67.465%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.747 r  matrix_math/res_reg[1][1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.747    matrix_math/res_reg[1][1][27]_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.906 r  matrix_math/res_reg[1][1][31]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.906    matrix_math/p_1_out[28]
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.156     9.252    matrix_math/clk_out1
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][28]/C
                         clock pessimism              0.366     9.618    
                         clock uncertainty           -0.074     9.543    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.056     9.599    matrix_math/res_reg[1][1][28]
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 2.024ns (32.384%)  route 4.226ns (67.616%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.892 r  matrix_math/res_reg[1][1][27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.892    matrix_math/p_1_out[27]
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][27]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y57         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][27]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 2.020ns (32.341%)  route 4.226ns (67.659%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.888 r  matrix_math/res_reg[1][1][27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.888    matrix_math/p_1_out[25]
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][25]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y57         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][25]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.888    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 1.971ns (31.806%)  route 4.226ns (68.194%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.839 r  matrix_math/res_reg[1][1][27]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.839    matrix_math/p_1_out[26]
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][26]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y57         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][26]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 1.949ns (31.563%)  route 4.226ns (68.437%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.817 r  matrix_math/res_reg[1][1][27]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.817    matrix_math/p_1_out[24]
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][24]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y57         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][24]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 1.847ns (30.413%)  route 4.226ns (69.587%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     5.715 r  matrix_math/res_reg[1][1][23]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.715    matrix_math/p_1_out[23]
    SLICE_X13Y56         FDCE                                         r  matrix_math/res_reg[1][1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y56         FDCE                                         r  matrix_math/res_reg[1][1][23]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y56         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][23]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 1.802ns (29.894%)  route 4.226ns (70.106%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     5.670 r  matrix_math/res_reg[1][1][23]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.670    matrix_math/p_1_out[22]
    SLICE_X13Y56         FDCE                                         r  matrix_math/res_reg[1][1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y56         FDCE                                         r  matrix_math/res_reg[1][1][22]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y56         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][22]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                  3.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X28Y68         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  udm/udm_controller/RD_DATA_reg_reg[29]/Q
                         net (fo=1, routed)           0.050    -0.409    udm/udm_controller/in45[21]
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.364 r  udm/udm_controller/RD_DATA_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    udm/udm_controller/RD_DATA_reg[21]
    SLICE_X29Y68         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    udm/udm_controller/clk_out1
    SLICE_X29Y68         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[21]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.092    -0.420    udm/udm_controller/RD_DATA_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 LED_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.257%)  route 0.052ns (21.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.567    -0.597    clk_gen
    SLICE_X28Y66         FDSE                                         r  LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDSE (Prop_fdse_C_Q)         0.141    -0.456 r  LED_reg[15]/Q
                         net (fo=1, routed)           0.052    -0.405    udm/udm_controller/udm_csr_rdata_reg[15][15]
    SLICE_X29Y66         LUT5 (Prop_lut5_I2_O)        0.045    -0.360 r  udm/udm_controller/udm_csr_rdata[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.360    udm_n_38
    SLICE_X29Y66         FDRE                                         r  udm_csr_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.835    -0.838    clk_gen
    SLICE_X29Y66         FDRE                                         r  udm_csr_rdata_reg[15]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X29Y66         FDRE (Hold_fdre_C_D)         0.092    -0.418    udm_csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.243%)  route 0.055ns (22.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.568    -0.596    clk_gen
    SLICE_X29Y65         FDRE                                         r  udm_csr_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm_csr_rdata_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.400    udm/udm_controller/RD_DATA_reg_reg[6]_0
    SLICE_X28Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.355 r  udm/udm_controller/RD_DATA_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    udm/udm_controller/RD_DATA_reg[6]
    SLICE_X28Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X28Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[6]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X28Y65         FDRE (Hold_fdre_C_D)         0.092    -0.417    udm/udm_controller/RD_DATA_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.565    -0.599    clk_gen
    SLICE_X31Y67         FDRE                                         r  udm_csr_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  udm_csr_rdata_reg[11]/Q
                         net (fo=1, routed)           0.086    -0.372    udm/udm_controller/RD_DATA_reg_reg[11]_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.045    -0.327 r  udm/udm_controller/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    udm/udm_controller/RD_DATA_reg[11]
    SLICE_X30Y67         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.834    -0.839    udm/udm_controller/clk_out1
    SLICE_X30Y67         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.120    -0.392    udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.567    -0.597    clk_gen
    SLICE_X31Y65         FDRE                                         r  udm_csr_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  udm_csr_rdata_reg[20]/Q
                         net (fo=1, routed)           0.086    -0.370    udm/udm_controller/RD_DATA_reg_reg[20]_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.325 r  udm/udm_controller/RD_DATA_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    udm/udm_controller/RD_DATA_reg[20]
    SLICE_X30Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X30Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[20]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.120    -0.390    udm/udm_controller/RD_DATA_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.252%)  route 0.113ns (37.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X29Y68         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  udm/udm_controller/RD_DATA_reg_reg[21]/Q
                         net (fo=1, routed)           0.113    -0.345    udm/udm_controller/in45[13]
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.300 r  udm/udm_controller/RD_DATA_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    udm/udm_controller/RD_DATA_reg[13]
    SLICE_X30Y67         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.834    -0.839    udm/udm_controller/clk_out1
    SLICE_X30Y67         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[13]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.121    -0.369    udm/udm_controller/RD_DATA_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.882%)  route 0.115ns (38.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.568    -0.596    clk_gen
    SLICE_X29Y65         FDRE                                         r  udm_csr_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm_csr_rdata_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.341    udm/udm_controller/RD_DATA_reg_reg[2]_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.296 r  udm/udm_controller/RD_DATA_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    udm/udm_controller/RD_DATA_reg[2]
    SLICE_X30Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X30Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.121    -0.367    udm/udm_controller/RD_DATA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.506%)  route 0.116ns (38.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.564    -0.600    udm/udm_controller/clk_out1
    SLICE_X37Y67         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  udm/udm_controller/tx_sendbyte_ff_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.343    udm/udm_controller/tx_sendbyte_ff[1]
    SLICE_X38Y67         LUT6 (Prop_lut6_I4_O)        0.045    -0.298 r  udm/udm_controller/tx_dout_bo[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    udm/udm_controller/tx_dout_bo[1]_i_1_n_0
    SLICE_X38Y67         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.832    -0.841    udm/udm_controller/clk_out1
    SLICE_X38Y67         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[1]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X38Y67         FDRE (Hold_fdre_C_D)         0.121    -0.371    udm/udm_controller/tx_dout_bo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.258%)  route 0.103ns (35.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.565    -0.599    clk_gen
    SLICE_X31Y67         FDRE                                         r  udm_csr_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  udm_csr_rdata_reg[7]/Q
                         net (fo=1, routed)           0.103    -0.355    udm/udm_controller/RD_DATA_reg_reg[7]_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.310 r  udm/udm_controller/RD_DATA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    udm/udm_controller/RD_DATA_reg[7]
    SLICE_X30Y66         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.835    -0.838    udm/udm_controller/clk_out1
    SLICE_X30Y66         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X30Y66         FDRE (Hold_fdre_C_D)         0.121    -0.389    udm/udm_controller/RD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 matrix_math/elems_reg[2][1][1][5]__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.275ns (58.749%)  route 0.193ns (41.251%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.642    -0.522    matrix_math/clk_out1
    SLICE_X12Y47         FDCE                                         r  matrix_math/elems_reg[2][1][1][5]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  matrix_math/elems_reg[2][1][1][5]__1/Q
                         net (fo=3, routed)           0.193    -0.165    matrix_math/elems_reg[2][1][1][5]__1_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I4_O)        0.045    -0.120 r  matrix_math/res[1][1][7]_i_7/O
                         net (fo=1, routed)           0.000    -0.120    matrix_math/res[1][1][7]_i_7_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.054 r  matrix_math/res_reg[1][1][7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.054    matrix_math/p_1_out[6]
    SLICE_X13Y52         FDCE                                         r  matrix_math/res_reg[1][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.847    -0.826    matrix_math/clk_out1
    SLICE_X13Y52         FDCE                                         r  matrix_math/res_reg[1][1][6]/C
                         clock pessimism              0.504    -0.322    
                         clock uncertainty            0.074    -0.248    
    SLICE_X13Y52         FDCE (Hold_fdce_C_D)         0.105    -0.143    matrix_math/res_reg[1][1][6]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        3.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 2.113ns (33.333%)  route 4.226ns (66.667%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.747 r  matrix_math/res_reg[1][1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.747    matrix_math/res_reg[1][1][27]_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.981 r  matrix_math/res_reg[1][1][31]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.981    matrix_math/p_1_out[31]
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.156     9.252    matrix_math/clk_out1
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][31]/C
                         clock pessimism              0.366     9.618    
                         clock uncertainty           -0.074     9.543    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.056     9.599    matrix_math/res_reg[1][1][31]
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -5.981    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.335ns  (logic 2.109ns (33.291%)  route 4.226ns (66.709%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.747 r  matrix_math/res_reg[1][1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.747    matrix_math/res_reg[1][1][27]_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.977 r  matrix_math/res_reg[1][1][31]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.977    matrix_math/p_1_out[29]
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.156     9.252    matrix_math/clk_out1
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][29]/C
                         clock pessimism              0.366     9.618    
                         clock uncertainty           -0.074     9.543    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.056     9.599    matrix_math/res_reg[1][1][29]
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 2.060ns (32.771%)  route 4.226ns (67.229%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.747 r  matrix_math/res_reg[1][1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.747    matrix_math/res_reg[1][1][27]_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.928 r  matrix_math/res_reg[1][1][31]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.928    matrix_math/p_1_out[30]
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.156     9.252    matrix_math/clk_out1
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][30]/C
                         clock pessimism              0.366     9.618    
                         clock uncertainty           -0.074     9.543    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.056     9.599    matrix_math/res_reg[1][1][30]
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 2.038ns (32.535%)  route 4.226ns (67.465%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.747 r  matrix_math/res_reg[1][1][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.747    matrix_math/res_reg[1][1][27]_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.906 r  matrix_math/res_reg[1][1][31]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.906    matrix_math/p_1_out[28]
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.156     9.252    matrix_math/clk_out1
    SLICE_X13Y58         FDCE                                         r  matrix_math/res_reg[1][1][28]/C
                         clock pessimism              0.366     9.618    
                         clock uncertainty           -0.074     9.543    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.056     9.599    matrix_math/res_reg[1][1][28]
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 2.024ns (32.384%)  route 4.226ns (67.616%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.892 r  matrix_math/res_reg[1][1][27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.892    matrix_math/p_1_out[27]
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][27]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y57         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][27]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 2.020ns (32.341%)  route 4.226ns (67.659%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.888 r  matrix_math/res_reg[1][1][27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.888    matrix_math/p_1_out[25]
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][25]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y57         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][25]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.888    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 1.971ns (31.806%)  route 4.226ns (68.194%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.839 r  matrix_math/res_reg[1][1][27]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.839    matrix_math/p_1_out[26]
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][26]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y57         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][26]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 1.949ns (31.563%)  route 4.226ns (68.437%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.658 r  matrix_math/res_reg[1][1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.658    matrix_math/res_reg[1][1][23]_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.817 r  matrix_math/res_reg[1][1][27]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.817    matrix_math/p_1_out[24]
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y57         FDCE                                         r  matrix_math/res_reg[1][1][24]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y57         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][24]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 1.847ns (30.413%)  route 4.226ns (69.587%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     5.715 r  matrix_math/res_reg[1][1][23]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.715    matrix_math/p_1_out[23]
    SLICE_X13Y56         FDCE                                         r  matrix_math/res_reg[1][1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y56         FDCE                                         r  matrix_math/res_reg[1][1][23]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y56         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][23]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 res_reg[1][1][31]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 1.802ns (29.894%)  route 4.226ns (70.106%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.258    -0.358    clk_gen
    SLICE_X12Y60         FDCE                                         r  res_reg[1][1][31]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.393     0.035 r  res_reg[1][1][31]_i_83/Q
                         net (fo=116, routed)         2.090     2.124    matrix_math/res_reg[1][1][31]_i_9_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.097     2.221 r  matrix_math/res[1][1][23]_i_29/O
                         net (fo=1, routed)           0.000     2.221    matrix_math/res[1][1][23]_i_29_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.698 r  matrix_math/res_reg[1][1][23]_i_14/O[3]
                         net (fo=3, routed)           1.037     3.735    matrix_math/elems_reg[2][1][1]_1[19]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.234     3.969 r  matrix_math/res[1][1][23]_i_17/O
                         net (fo=2, routed)           0.524     4.494    matrix_math/res[1][1][23]_i_17_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.097     4.591 r  matrix_math/res[1][1][23]_i_5/O
                         net (fo=2, routed)           0.575     5.166    matrix_math/res[1][1][23]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.097     5.263 r  matrix_math/res[1][1][23]_i_9/O
                         net (fo=1, routed)           0.000     5.263    matrix_math/res[1][1][23]_i_9_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     5.670 r  matrix_math/res_reg[1][1][23]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.670    matrix_math/p_1_out[22]
    SLICE_X13Y56         FDCE                                         r  matrix_math/res_reg[1][1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.157     9.253    matrix_math/clk_out1
    SLICE_X13Y56         FDCE                                         r  matrix_math/res_reg[1][1][22]/C
                         clock pessimism              0.366     9.619    
                         clock uncertainty           -0.074     9.544    
    SLICE_X13Y56         FDCE (Setup_fdce_C_D)        0.056     9.600    matrix_math/res_reg[1][1][22]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                  3.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X28Y68         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  udm/udm_controller/RD_DATA_reg_reg[29]/Q
                         net (fo=1, routed)           0.050    -0.409    udm/udm_controller/in45[21]
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.364 r  udm/udm_controller/RD_DATA_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    udm/udm_controller/RD_DATA_reg[21]
    SLICE_X29Y68         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    udm/udm_controller/clk_out1
    SLICE_X29Y68         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[21]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.092    -0.420    udm/udm_controller/RD_DATA_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 LED_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.257%)  route 0.052ns (21.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.567    -0.597    clk_gen
    SLICE_X28Y66         FDSE                                         r  LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDSE (Prop_fdse_C_Q)         0.141    -0.456 r  LED_reg[15]/Q
                         net (fo=1, routed)           0.052    -0.405    udm/udm_controller/udm_csr_rdata_reg[15][15]
    SLICE_X29Y66         LUT5 (Prop_lut5_I2_O)        0.045    -0.360 r  udm/udm_controller/udm_csr_rdata[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.360    udm_n_38
    SLICE_X29Y66         FDRE                                         r  udm_csr_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.835    -0.838    clk_gen
    SLICE_X29Y66         FDRE                                         r  udm_csr_rdata_reg[15]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X29Y66         FDRE (Hold_fdre_C_D)         0.092    -0.418    udm_csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.243%)  route 0.055ns (22.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.568    -0.596    clk_gen
    SLICE_X29Y65         FDRE                                         r  udm_csr_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm_csr_rdata_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.400    udm/udm_controller/RD_DATA_reg_reg[6]_0
    SLICE_X28Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.355 r  udm/udm_controller/RD_DATA_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    udm/udm_controller/RD_DATA_reg[6]
    SLICE_X28Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X28Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[6]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X28Y65         FDRE (Hold_fdre_C_D)         0.092    -0.417    udm/udm_controller/RD_DATA_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.565    -0.599    clk_gen
    SLICE_X31Y67         FDRE                                         r  udm_csr_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  udm_csr_rdata_reg[11]/Q
                         net (fo=1, routed)           0.086    -0.372    udm/udm_controller/RD_DATA_reg_reg[11]_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.045    -0.327 r  udm/udm_controller/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    udm/udm_controller/RD_DATA_reg[11]
    SLICE_X30Y67         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.834    -0.839    udm/udm_controller/clk_out1
    SLICE_X30Y67         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.120    -0.392    udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.567    -0.597    clk_gen
    SLICE_X31Y65         FDRE                                         r  udm_csr_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  udm_csr_rdata_reg[20]/Q
                         net (fo=1, routed)           0.086    -0.370    udm/udm_controller/RD_DATA_reg_reg[20]_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.325 r  udm/udm_controller/RD_DATA_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    udm/udm_controller/RD_DATA_reg[20]
    SLICE_X30Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X30Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[20]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.120    -0.390    udm/udm_controller/RD_DATA_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.252%)  route 0.113ns (37.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X29Y68         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  udm/udm_controller/RD_DATA_reg_reg[21]/Q
                         net (fo=1, routed)           0.113    -0.345    udm/udm_controller/in45[13]
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.300 r  udm/udm_controller/RD_DATA_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    udm/udm_controller/RD_DATA_reg[13]
    SLICE_X30Y67         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.834    -0.839    udm/udm_controller/clk_out1
    SLICE_X30Y67         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[13]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.121    -0.369    udm/udm_controller/RD_DATA_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.882%)  route 0.115ns (38.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.568    -0.596    clk_gen
    SLICE_X29Y65         FDRE                                         r  udm_csr_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm_csr_rdata_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.341    udm/udm_controller/RD_DATA_reg_reg[2]_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.296 r  udm/udm_controller/RD_DATA_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    udm/udm_controller/RD_DATA_reg[2]
    SLICE_X30Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X30Y65         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[2]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.121    -0.367    udm/udm_controller/RD_DATA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.506%)  route 0.116ns (38.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.564    -0.600    udm/udm_controller/clk_out1
    SLICE_X37Y67         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  udm/udm_controller/tx_sendbyte_ff_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.343    udm/udm_controller/tx_sendbyte_ff[1]
    SLICE_X38Y67         LUT6 (Prop_lut6_I4_O)        0.045    -0.298 r  udm/udm_controller/tx_dout_bo[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    udm/udm_controller/tx_dout_bo[1]_i_1_n_0
    SLICE_X38Y67         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.832    -0.841    udm/udm_controller/clk_out1
    SLICE_X38Y67         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[1]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X38Y67         FDRE (Hold_fdre_C_D)         0.121    -0.371    udm/udm_controller/tx_dout_bo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.258%)  route 0.103ns (35.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.565    -0.599    clk_gen
    SLICE_X31Y67         FDRE                                         r  udm_csr_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  udm_csr_rdata_reg[7]/Q
                         net (fo=1, routed)           0.103    -0.355    udm/udm_controller/RD_DATA_reg_reg[7]_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.310 r  udm/udm_controller/RD_DATA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    udm/udm_controller/RD_DATA_reg[7]
    SLICE_X30Y66         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.835    -0.838    udm/udm_controller/clk_out1
    SLICE_X30Y66         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X30Y66         FDRE (Hold_fdre_C_D)         0.121    -0.389    udm/udm_controller/RD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 matrix_math/elems_reg[2][1][1][5]__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.275ns (58.749%)  route 0.193ns (41.251%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.642    -0.522    matrix_math/clk_out1
    SLICE_X12Y47         FDCE                                         r  matrix_math/elems_reg[2][1][1][5]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  matrix_math/elems_reg[2][1][1][5]__1/Q
                         net (fo=3, routed)           0.193    -0.165    matrix_math/elems_reg[2][1][1][5]__1_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I4_O)        0.045    -0.120 r  matrix_math/res[1][1][7]_i_7/O
                         net (fo=1, routed)           0.000    -0.120    matrix_math/res[1][1][7]_i_7_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.054 r  matrix_math/res_reg[1][1][7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.054    matrix_math/p_1_out[6]
    SLICE_X13Y52         FDCE                                         r  matrix_math/res_reg[1][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.847    -0.826    matrix_math/clk_out1
    SLICE_X13Y52         FDCE                                         r  matrix_math/res_reg[1][1][6]/C
                         clock pessimism              0.504    -0.322    
                         clock uncertainty            0.074    -0.248    
    SLICE_X13Y52         FDCE (Hold_fdce_C_D)         0.105    -0.143    matrix_math/res_reg[1][1][6]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][0][0][16]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.490ns (13.202%)  route 3.221ns (86.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.982     3.341    matrix_math/math_start_reg
    SLICE_X58Y91         FDCE                                         f  matrix_math/elems_reg[2][0][0][16]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.141     9.237    matrix_math/clk_out1
    SLICE_X58Y91         FDCE                                         r  matrix_math/elems_reg[2][0][0][16]__1/C
                         clock pessimism              0.293     9.530    
                         clock uncertainty           -0.074     9.456    
    SLICE_X58Y91         FDCE (Recov_fdce_C_CLR)     -0.227     9.229    matrix_math/elems_reg[2][0][0][16]__1
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][0][16]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.490ns (13.378%)  route 3.173ns (86.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 9.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.933     3.292    matrix_math/math_start_reg
    SLICE_X11Y87         FDCE                                         f  matrix_math/elems_reg[0][1][0][16]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.155     9.251    matrix_math/clk_out1
    SLICE_X11Y87         FDCE                                         r  matrix_math/elems_reg[0][1][0][16]__1/C
                         clock pessimism              0.348     9.599    
                         clock uncertainty           -0.074     9.524    
    SLICE_X11Y87         FDCE (Recov_fdce_C_CLR)     -0.293     9.231    matrix_math/elems_reg[0][1][0][16]__1
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[3][1][0][13]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.490ns (13.378%)  route 3.173ns (86.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 9.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.933     3.292    matrix_math/math_start_reg
    SLICE_X11Y87         FDCE                                         f  matrix_math/elems_reg[3][1][0][13]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.155     9.251    matrix_math/clk_out1
    SLICE_X11Y87         FDCE                                         r  matrix_math/elems_reg[3][1][0][13]__1/C
                         clock pessimism              0.348     9.599    
                         clock uncertainty           -0.074     9.524    
    SLICE_X11Y87         FDCE (Recov_fdce_C_CLR)     -0.293     9.231    matrix_math/elems_reg[3][1][0][13]__1
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[3][1][0][16]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.490ns (14.034%)  route 3.001ns (85.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.762     3.121    matrix_math/math_start_reg
    SLICE_X13Y91         FDCE                                         f  matrix_math/elems_reg[3][1][0][16]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.156     9.252    matrix_math/clk_out1
    SLICE_X13Y91         FDCE                                         r  matrix_math/elems_reg[3][1][0][16]__1/C
                         clock pessimism              0.348     9.600    
                         clock uncertainty           -0.074     9.525    
    SLICE_X13Y91         FDCE (Recov_fdce_C_CLR)     -0.293     9.232    matrix_math/elems_reg[3][1][0][16]__1
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][0][0]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.490ns (14.117%)  route 2.981ns (85.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.742     3.101    matrix_math/math_start_reg
    SLICE_X11Y79         FDCE                                         f  matrix_math/elems_reg[0][1][0][0]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.148     9.244    matrix_math/clk_out1
    SLICE_X11Y79         FDCE                                         r  matrix_math/elems_reg[0][1][0][0]__1/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y79         FDCE (Recov_fdce_C_CLR)     -0.293     9.224    matrix_math/elems_reg[0][1][0][0]__1
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][0][13]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.490ns (14.117%)  route 2.981ns (85.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.742     3.101    matrix_math/math_start_reg
    SLICE_X11Y79         FDCE                                         f  matrix_math/elems_reg[2][1][0][13]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.148     9.244    matrix_math/clk_out1
    SLICE_X11Y79         FDCE                                         r  matrix_math/elems_reg[2][1][0][13]__1/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y79         FDCE (Recov_fdce_C_CLR)     -0.293     9.224    matrix_math/elems_reg[2][1][0][13]__1
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][0][14]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.490ns (14.177%)  route 2.966ns (85.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.727     3.086    matrix_math/math_start_reg
    SLICE_X11Y84         FDCE                                         f  matrix_math/elems_reg[0][1][0][14]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.152     9.248    matrix_math/clk_out1
    SLICE_X11Y84         FDCE                                         r  matrix_math/elems_reg[0][1][0][14]__1/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y84         FDCE (Recov_fdce_C_CLR)     -0.293     9.228    matrix_math/elems_reg[0][1][0][14]__1
  -------------------------------------------------------------------
                         required time                          9.228    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][0][2]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.490ns (14.199%)  route 2.961ns (85.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.721     3.080    matrix_math/math_start_reg
    SLICE_X11Y80         FDCE                                         f  matrix_math/elems_reg[0][1][0][2]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.149     9.245    matrix_math/clk_out1
    SLICE_X11Y80         FDCE                                         r  matrix_math/elems_reg[0][1][0][2]__1/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X11Y80         FDCE (Recov_fdce_C_CLR)     -0.293     9.225    matrix_math/elems_reg[0][1][0][2]__1
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][0][5]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.490ns (14.199%)  route 2.961ns (85.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.721     3.080    matrix_math/math_start_reg
    SLICE_X11Y80         FDCE                                         f  matrix_math/elems_reg[0][1][0][5]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.149     9.245    matrix_math/clk_out1
    SLICE_X11Y80         FDCE                                         r  matrix_math/elems_reg[0][1][0][5]__1/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X11Y80         FDCE (Recov_fdce_C_CLR)     -0.293     9.225    matrix_math/elems_reg[0][1][0][5]__1
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[3][1][0][0]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.490ns (14.199%)  route 2.961ns (85.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.721     3.080    matrix_math/math_start_reg
    SLICE_X11Y80         FDCE                                         f  matrix_math/elems_reg[3][1][0][0]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.149     9.245    matrix_math/clk_out1
    SLICE_X11Y80         FDCE                                         r  matrix_math/elems_reg[3][1][0][0]__1/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X11Y80         FDCE (Recov_fdce_C_CLR)     -0.293     9.225    matrix_math/elems_reg[3][1][0][0]__1
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                  6.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][1][4]__1/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X56Y61         FDCE                                         f  matrix_math/elems_reg[0][0][1][4]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X56Y61         FDCE                                         r  matrix_math/elems_reg[0][0][1][4]__1/C
                         clock pessimism              0.504    -0.336    
    SLICE_X56Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.403    matrix_math/elems_reg[0][0][1][4]__1
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][1][5]__1/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X56Y61         FDCE                                         f  matrix_math/elems_reg[0][0][1][5]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X56Y61         FDCE                                         r  matrix_math/elems_reg[0][0][1][5]__1/C
                         clock pessimism              0.504    -0.336    
    SLICE_X56Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.403    matrix_math/elems_reg[0][0][1][5]__1
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][28]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X57Y61         FDCE                                         f  matrix_math/res_reg[0][1][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y61         FDCE                                         r  matrix_math/res_reg[0][1][28]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X57Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    matrix_math/res_reg[0][1][28]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X57Y61         FDCE                                         f  matrix_math/res_reg[0][1][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y61         FDCE                                         r  matrix_math/res_reg[0][1][29]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X57Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    matrix_math/res_reg[0][1][29]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X57Y61         FDCE                                         f  matrix_math/res_reg[0][1][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y61         FDCE                                         r  matrix_math/res_reg[0][1][30]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X57Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    matrix_math/res_reg[0][1][30]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X57Y61         FDCE                                         f  matrix_math/res_reg[0][1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y61         FDCE                                         r  matrix_math/res_reg[0][1][31]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X57Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    matrix_math/res_reg[0][1][31]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][24]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.774%)  route 0.602ns (74.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.483     0.213    matrix_math/math_start_reg
    SLICE_X57Y60         FDCE                                         f  matrix_math/res_reg[0][1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y60         FDCE                                         r  matrix_math/res_reg[0][1][24]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X57Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    matrix_math/res_reg[0][1][24]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][25]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.774%)  route 0.602ns (74.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.483     0.213    matrix_math/math_start_reg
    SLICE_X57Y60         FDCE                                         f  matrix_math/res_reg[0][1][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y60         FDCE                                         r  matrix_math/res_reg[0][1][25]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X57Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    matrix_math/res_reg[0][1][25]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][26]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.774%)  route 0.602ns (74.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.483     0.213    matrix_math/math_start_reg
    SLICE_X57Y60         FDCE                                         f  matrix_math/res_reg[0][1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y60         FDCE                                         r  matrix_math/res_reg[0][1][26]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X57Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    matrix_math/res_reg[0][1][26]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][27]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.774%)  route 0.602ns (74.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.483     0.213    matrix_math/math_start_reg
    SLICE_X57Y60         FDCE                                         f  matrix_math/res_reg[0][1][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y60         FDCE                                         r  matrix_math/res_reg[0][1][27]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X57Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    matrix_math/res_reg[0][1][27]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.641    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][0][0][16]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.490ns (13.202%)  route 3.221ns (86.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.982     3.341    matrix_math/math_start_reg
    SLICE_X58Y91         FDCE                                         f  matrix_math/elems_reg[2][0][0][16]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.141     9.237    matrix_math/clk_out1
    SLICE_X58Y91         FDCE                                         r  matrix_math/elems_reg[2][0][0][16]__1/C
                         clock pessimism              0.293     9.530    
                         clock uncertainty           -0.074     9.456    
    SLICE_X58Y91         FDCE (Recov_fdce_C_CLR)     -0.227     9.229    matrix_math/elems_reg[2][0][0][16]__1
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][0][16]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.490ns (13.378%)  route 3.173ns (86.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 9.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.933     3.292    matrix_math/math_start_reg
    SLICE_X11Y87         FDCE                                         f  matrix_math/elems_reg[0][1][0][16]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.155     9.251    matrix_math/clk_out1
    SLICE_X11Y87         FDCE                                         r  matrix_math/elems_reg[0][1][0][16]__1/C
                         clock pessimism              0.348     9.599    
                         clock uncertainty           -0.074     9.524    
    SLICE_X11Y87         FDCE (Recov_fdce_C_CLR)     -0.293     9.231    matrix_math/elems_reg[0][1][0][16]__1
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[3][1][0][13]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.490ns (13.378%)  route 3.173ns (86.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 9.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.933     3.292    matrix_math/math_start_reg
    SLICE_X11Y87         FDCE                                         f  matrix_math/elems_reg[3][1][0][13]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.155     9.251    matrix_math/clk_out1
    SLICE_X11Y87         FDCE                                         r  matrix_math/elems_reg[3][1][0][13]__1/C
                         clock pessimism              0.348     9.599    
                         clock uncertainty           -0.074     9.524    
    SLICE_X11Y87         FDCE (Recov_fdce_C_CLR)     -0.293     9.231    matrix_math/elems_reg[3][1][0][13]__1
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[3][1][0][16]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.490ns (14.034%)  route 3.001ns (85.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.762     3.121    matrix_math/math_start_reg
    SLICE_X13Y91         FDCE                                         f  matrix_math/elems_reg[3][1][0][16]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.156     9.252    matrix_math/clk_out1
    SLICE_X13Y91         FDCE                                         r  matrix_math/elems_reg[3][1][0][16]__1/C
                         clock pessimism              0.348     9.600    
                         clock uncertainty           -0.074     9.525    
    SLICE_X13Y91         FDCE (Recov_fdce_C_CLR)     -0.293     9.232    matrix_math/elems_reg[3][1][0][16]__1
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][0][0]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.490ns (14.117%)  route 2.981ns (85.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.742     3.101    matrix_math/math_start_reg
    SLICE_X11Y79         FDCE                                         f  matrix_math/elems_reg[0][1][0][0]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.148     9.244    matrix_math/clk_out1
    SLICE_X11Y79         FDCE                                         r  matrix_math/elems_reg[0][1][0][0]__1/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y79         FDCE (Recov_fdce_C_CLR)     -0.293     9.224    matrix_math/elems_reg[0][1][0][0]__1
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][0][13]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.490ns (14.117%)  route 2.981ns (85.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.742     3.101    matrix_math/math_start_reg
    SLICE_X11Y79         FDCE                                         f  matrix_math/elems_reg[2][1][0][13]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.148     9.244    matrix_math/clk_out1
    SLICE_X11Y79         FDCE                                         r  matrix_math/elems_reg[2][1][0][13]__1/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y79         FDCE (Recov_fdce_C_CLR)     -0.293     9.224    matrix_math/elems_reg[2][1][0][13]__1
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][0][14]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.490ns (14.177%)  route 2.966ns (85.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.727     3.086    matrix_math/math_start_reg
    SLICE_X11Y84         FDCE                                         f  matrix_math/elems_reg[0][1][0][14]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.152     9.248    matrix_math/clk_out1
    SLICE_X11Y84         FDCE                                         r  matrix_math/elems_reg[0][1][0][14]__1/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y84         FDCE (Recov_fdce_C_CLR)     -0.293     9.228    matrix_math/elems_reg[0][1][0][14]__1
  -------------------------------------------------------------------
                         required time                          9.228    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][0][2]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.490ns (14.199%)  route 2.961ns (85.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.721     3.080    matrix_math/math_start_reg
    SLICE_X11Y80         FDCE                                         f  matrix_math/elems_reg[0][1][0][2]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.149     9.245    matrix_math/clk_out1
    SLICE_X11Y80         FDCE                                         r  matrix_math/elems_reg[0][1][0][2]__1/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X11Y80         FDCE (Recov_fdce_C_CLR)     -0.293     9.225    matrix_math/elems_reg[0][1][0][2]__1
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][0][5]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.490ns (14.199%)  route 2.961ns (85.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.721     3.080    matrix_math/math_start_reg
    SLICE_X11Y80         FDCE                                         f  matrix_math/elems_reg[0][1][0][5]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.149     9.245    matrix_math/clk_out1
    SLICE_X11Y80         FDCE                                         r  matrix_math/elems_reg[0][1][0][5]__1/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X11Y80         FDCE (Recov_fdce_C_CLR)     -0.293     9.225    matrix_math/elems_reg[0][1][0][5]__1
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[3][1][0][0]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.490ns (14.199%)  route 2.961ns (85.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.721     3.080    matrix_math/math_start_reg
    SLICE_X11Y80         FDCE                                         f  matrix_math/elems_reg[3][1][0][0]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.149     9.245    matrix_math/clk_out1
    SLICE_X11Y80         FDCE                                         r  matrix_math/elems_reg[3][1][0][0]__1/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X11Y80         FDCE (Recov_fdce_C_CLR)     -0.293     9.225    matrix_math/elems_reg[3][1][0][0]__1
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                  6.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][1][4]__1/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X56Y61         FDCE                                         f  matrix_math/elems_reg[0][0][1][4]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X56Y61         FDCE                                         r  matrix_math/elems_reg[0][0][1][4]__1/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.074    -0.262    
    SLICE_X56Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.329    matrix_math/elems_reg[0][0][1][4]__1
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][1][5]__1/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X56Y61         FDCE                                         f  matrix_math/elems_reg[0][0][1][5]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X56Y61         FDCE                                         r  matrix_math/elems_reg[0][0][1][5]__1/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.074    -0.262    
    SLICE_X56Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.329    matrix_math/elems_reg[0][0][1][5]__1
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][28]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X57Y61         FDCE                                         f  matrix_math/res_reg[0][1][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y61         FDCE                                         r  matrix_math/res_reg[0][1][28]/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.074    -0.262    
    SLICE_X57Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    matrix_math/res_reg[0][1][28]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X57Y61         FDCE                                         f  matrix_math/res_reg[0][1][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y61         FDCE                                         r  matrix_math/res_reg[0][1][29]/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.074    -0.262    
    SLICE_X57Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    matrix_math/res_reg[0][1][29]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X57Y61         FDCE                                         f  matrix_math/res_reg[0][1][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y61         FDCE                                         r  matrix_math/res_reg[0][1][30]/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.074    -0.262    
    SLICE_X57Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    matrix_math/res_reg[0][1][30]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X57Y61         FDCE                                         f  matrix_math/res_reg[0][1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y61         FDCE                                         r  matrix_math/res_reg[0][1][31]/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.074    -0.262    
    SLICE_X57Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    matrix_math/res_reg[0][1][31]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][24]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.774%)  route 0.602ns (74.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.483     0.213    matrix_math/math_start_reg
    SLICE_X57Y60         FDCE                                         f  matrix_math/res_reg[0][1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y60         FDCE                                         r  matrix_math/res_reg[0][1][24]/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.074    -0.262    
    SLICE_X57Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    matrix_math/res_reg[0][1][24]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][25]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.774%)  route 0.602ns (74.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.483     0.213    matrix_math/math_start_reg
    SLICE_X57Y60         FDCE                                         f  matrix_math/res_reg[0][1][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y60         FDCE                                         r  matrix_math/res_reg[0][1][25]/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.074    -0.262    
    SLICE_X57Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    matrix_math/res_reg[0][1][25]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][26]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.774%)  route 0.602ns (74.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.483     0.213    matrix_math/math_start_reg
    SLICE_X57Y60         FDCE                                         f  matrix_math/res_reg[0][1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y60         FDCE                                         r  matrix_math/res_reg[0][1][26]/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.074    -0.262    
    SLICE_X57Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    matrix_math/res_reg[0][1][26]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][27]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.774%)  route 0.602ns (74.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.483     0.213    matrix_math/math_start_reg
    SLICE_X57Y60         FDCE                                         f  matrix_math/res_reg[0][1][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y60         FDCE                                         r  matrix_math/res_reg[0][1][27]/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.074    -0.262    
    SLICE_X57Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    matrix_math/res_reg[0][1][27]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.566    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        5.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][0][0][16]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.490ns (13.202%)  route 3.221ns (86.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.982     3.341    matrix_math/math_start_reg
    SLICE_X58Y91         FDCE                                         f  matrix_math/elems_reg[2][0][0][16]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.141     9.237    matrix_math/clk_out1
    SLICE_X58Y91         FDCE                                         r  matrix_math/elems_reg[2][0][0][16]__1/C
                         clock pessimism              0.293     9.530    
                         clock uncertainty           -0.074     9.456    
    SLICE_X58Y91         FDCE (Recov_fdce_C_CLR)     -0.227     9.229    matrix_math/elems_reg[2][0][0][16]__1
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][0][16]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.490ns (13.378%)  route 3.173ns (86.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 9.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.933     3.292    matrix_math/math_start_reg
    SLICE_X11Y87         FDCE                                         f  matrix_math/elems_reg[0][1][0][16]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.155     9.251    matrix_math/clk_out1
    SLICE_X11Y87         FDCE                                         r  matrix_math/elems_reg[0][1][0][16]__1/C
                         clock pessimism              0.348     9.599    
                         clock uncertainty           -0.074     9.524    
    SLICE_X11Y87         FDCE (Recov_fdce_C_CLR)     -0.293     9.231    matrix_math/elems_reg[0][1][0][16]__1
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[3][1][0][13]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.490ns (13.378%)  route 3.173ns (86.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 9.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.933     3.292    matrix_math/math_start_reg
    SLICE_X11Y87         FDCE                                         f  matrix_math/elems_reg[3][1][0][13]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.155     9.251    matrix_math/clk_out1
    SLICE_X11Y87         FDCE                                         r  matrix_math/elems_reg[3][1][0][13]__1/C
                         clock pessimism              0.348     9.599    
                         clock uncertainty           -0.074     9.524    
    SLICE_X11Y87         FDCE (Recov_fdce_C_CLR)     -0.293     9.231    matrix_math/elems_reg[3][1][0][13]__1
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[3][1][0][16]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.490ns (14.034%)  route 3.001ns (85.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.762     3.121    matrix_math/math_start_reg
    SLICE_X13Y91         FDCE                                         f  matrix_math/elems_reg[3][1][0][16]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.156     9.252    matrix_math/clk_out1
    SLICE_X13Y91         FDCE                                         r  matrix_math/elems_reg[3][1][0][16]__1/C
                         clock pessimism              0.348     9.600    
                         clock uncertainty           -0.074     9.525    
    SLICE_X13Y91         FDCE (Recov_fdce_C_CLR)     -0.293     9.232    matrix_math/elems_reg[3][1][0][16]__1
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][0][0]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.490ns (14.117%)  route 2.981ns (85.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.742     3.101    matrix_math/math_start_reg
    SLICE_X11Y79         FDCE                                         f  matrix_math/elems_reg[0][1][0][0]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.148     9.244    matrix_math/clk_out1
    SLICE_X11Y79         FDCE                                         r  matrix_math/elems_reg[0][1][0][0]__1/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y79         FDCE (Recov_fdce_C_CLR)     -0.293     9.224    matrix_math/elems_reg[0][1][0][0]__1
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][0][13]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.490ns (14.117%)  route 2.981ns (85.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.742     3.101    matrix_math/math_start_reg
    SLICE_X11Y79         FDCE                                         f  matrix_math/elems_reg[2][1][0][13]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.148     9.244    matrix_math/clk_out1
    SLICE_X11Y79         FDCE                                         r  matrix_math/elems_reg[2][1][0][13]__1/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y79         FDCE (Recov_fdce_C_CLR)     -0.293     9.224    matrix_math/elems_reg[2][1][0][13]__1
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][0][14]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.490ns (14.177%)  route 2.966ns (85.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.727     3.086    matrix_math/math_start_reg
    SLICE_X11Y84         FDCE                                         f  matrix_math/elems_reg[0][1][0][14]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.152     9.248    matrix_math/clk_out1
    SLICE_X11Y84         FDCE                                         r  matrix_math/elems_reg[0][1][0][14]__1/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y84         FDCE (Recov_fdce_C_CLR)     -0.293     9.228    matrix_math/elems_reg[0][1][0][14]__1
  -------------------------------------------------------------------
                         required time                          9.228    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][0][2]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.490ns (14.199%)  route 2.961ns (85.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.721     3.080    matrix_math/math_start_reg
    SLICE_X11Y80         FDCE                                         f  matrix_math/elems_reg[0][1][0][2]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.149     9.245    matrix_math/clk_out1
    SLICE_X11Y80         FDCE                                         r  matrix_math/elems_reg[0][1][0][2]__1/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X11Y80         FDCE (Recov_fdce_C_CLR)     -0.293     9.225    matrix_math/elems_reg[0][1][0][2]__1
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][0][5]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.490ns (14.199%)  route 2.961ns (85.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.721     3.080    matrix_math/math_start_reg
    SLICE_X11Y80         FDCE                                         f  matrix_math/elems_reg[0][1][0][5]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.149     9.245    matrix_math/clk_out1
    SLICE_X11Y80         FDCE                                         r  matrix_math/elems_reg[0][1][0][5]__1/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X11Y80         FDCE (Recov_fdce_C_CLR)     -0.293     9.225    matrix_math/elems_reg[0][1][0][5]__1
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[3][1][0][0]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.490ns (14.199%)  route 2.961ns (85.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.721     3.080    matrix_math/math_start_reg
    SLICE_X11Y80         FDCE                                         f  matrix_math/elems_reg[3][1][0][0]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.149     9.245    matrix_math/clk_out1
    SLICE_X11Y80         FDCE                                         r  matrix_math/elems_reg[3][1][0][0]__1/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X11Y80         FDCE (Recov_fdce_C_CLR)     -0.293     9.225    matrix_math/elems_reg[3][1][0][0]__1
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                  6.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][1][4]__1/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X56Y61         FDCE                                         f  matrix_math/elems_reg[0][0][1][4]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X56Y61         FDCE                                         r  matrix_math/elems_reg[0][0][1][4]__1/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.074    -0.262    
    SLICE_X56Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.329    matrix_math/elems_reg[0][0][1][4]__1
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][1][5]__1/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X56Y61         FDCE                                         f  matrix_math/elems_reg[0][0][1][5]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X56Y61         FDCE                                         r  matrix_math/elems_reg[0][0][1][5]__1/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.074    -0.262    
    SLICE_X56Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.329    matrix_math/elems_reg[0][0][1][5]__1
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][28]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X57Y61         FDCE                                         f  matrix_math/res_reg[0][1][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y61         FDCE                                         r  matrix_math/res_reg[0][1][28]/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.074    -0.262    
    SLICE_X57Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    matrix_math/res_reg[0][1][28]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X57Y61         FDCE                                         f  matrix_math/res_reg[0][1][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y61         FDCE                                         r  matrix_math/res_reg[0][1][29]/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.074    -0.262    
    SLICE_X57Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    matrix_math/res_reg[0][1][29]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X57Y61         FDCE                                         f  matrix_math/res_reg[0][1][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y61         FDCE                                         r  matrix_math/res_reg[0][1][30]/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.074    -0.262    
    SLICE_X57Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    matrix_math/res_reg[0][1][30]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X57Y61         FDCE                                         f  matrix_math/res_reg[0][1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y61         FDCE                                         r  matrix_math/res_reg[0][1][31]/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.074    -0.262    
    SLICE_X57Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    matrix_math/res_reg[0][1][31]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][24]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.774%)  route 0.602ns (74.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.483     0.213    matrix_math/math_start_reg
    SLICE_X57Y60         FDCE                                         f  matrix_math/res_reg[0][1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y60         FDCE                                         r  matrix_math/res_reg[0][1][24]/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.074    -0.262    
    SLICE_X57Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    matrix_math/res_reg[0][1][24]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][25]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.774%)  route 0.602ns (74.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.483     0.213    matrix_math/math_start_reg
    SLICE_X57Y60         FDCE                                         f  matrix_math/res_reg[0][1][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y60         FDCE                                         r  matrix_math/res_reg[0][1][25]/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.074    -0.262    
    SLICE_X57Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    matrix_math/res_reg[0][1][25]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][26]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.774%)  route 0.602ns (74.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.483     0.213    matrix_math/math_start_reg
    SLICE_X57Y60         FDCE                                         f  matrix_math/res_reg[0][1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y60         FDCE                                         r  matrix_math/res_reg[0][1][26]/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.074    -0.262    
    SLICE_X57Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    matrix_math/res_reg[0][1][26]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][27]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.774%)  route 0.602ns (74.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.483     0.213    matrix_math/math_start_reg
    SLICE_X57Y60         FDCE                                         f  matrix_math/res_reg[0][1][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y60         FDCE                                         r  matrix_math/res_reg[0][1][27]/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.074    -0.262    
    SLICE_X57Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    matrix_math/res_reg[0][1][27]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.566    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        5.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][0][0][16]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.490ns (13.202%)  route 3.221ns (86.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.982     3.341    matrix_math/math_start_reg
    SLICE_X58Y91         FDCE                                         f  matrix_math/elems_reg[2][0][0][16]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.141     9.237    matrix_math/clk_out1
    SLICE_X58Y91         FDCE                                         r  matrix_math/elems_reg[2][0][0][16]__1/C
                         clock pessimism              0.293     9.530    
                         clock uncertainty           -0.074     9.456    
    SLICE_X58Y91         FDCE (Recov_fdce_C_CLR)     -0.227     9.229    matrix_math/elems_reg[2][0][0][16]__1
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][0][16]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.490ns (13.378%)  route 3.173ns (86.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 9.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.933     3.292    matrix_math/math_start_reg
    SLICE_X11Y87         FDCE                                         f  matrix_math/elems_reg[0][1][0][16]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.155     9.251    matrix_math/clk_out1
    SLICE_X11Y87         FDCE                                         r  matrix_math/elems_reg[0][1][0][16]__1/C
                         clock pessimism              0.348     9.599    
                         clock uncertainty           -0.074     9.525    
    SLICE_X11Y87         FDCE (Recov_fdce_C_CLR)     -0.293     9.232    matrix_math/elems_reg[0][1][0][16]__1
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[3][1][0][13]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.490ns (13.378%)  route 3.173ns (86.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 9.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.933     3.292    matrix_math/math_start_reg
    SLICE_X11Y87         FDCE                                         f  matrix_math/elems_reg[3][1][0][13]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.155     9.251    matrix_math/clk_out1
    SLICE_X11Y87         FDCE                                         r  matrix_math/elems_reg[3][1][0][13]__1/C
                         clock pessimism              0.348     9.599    
                         clock uncertainty           -0.074     9.525    
    SLICE_X11Y87         FDCE (Recov_fdce_C_CLR)     -0.293     9.232    matrix_math/elems_reg[3][1][0][13]__1
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[3][1][0][16]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.490ns (14.034%)  route 3.001ns (85.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.762     3.121    matrix_math/math_start_reg
    SLICE_X13Y91         FDCE                                         f  matrix_math/elems_reg[3][1][0][16]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.156     9.252    matrix_math/clk_out1
    SLICE_X13Y91         FDCE                                         r  matrix_math/elems_reg[3][1][0][16]__1/C
                         clock pessimism              0.348     9.600    
                         clock uncertainty           -0.074     9.526    
    SLICE_X13Y91         FDCE (Recov_fdce_C_CLR)     -0.293     9.233    matrix_math/elems_reg[3][1][0][16]__1
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][0][0]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.490ns (14.117%)  route 2.981ns (85.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.742     3.101    matrix_math/math_start_reg
    SLICE_X11Y79         FDCE                                         f  matrix_math/elems_reg[0][1][0][0]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.148     9.244    matrix_math/clk_out1
    SLICE_X11Y79         FDCE                                         r  matrix_math/elems_reg[0][1][0][0]__1/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.518    
    SLICE_X11Y79         FDCE (Recov_fdce_C_CLR)     -0.293     9.225    matrix_math/elems_reg[0][1][0][0]__1
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][0][13]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.490ns (14.117%)  route 2.981ns (85.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.742     3.101    matrix_math/math_start_reg
    SLICE_X11Y79         FDCE                                         f  matrix_math/elems_reg[2][1][0][13]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.148     9.244    matrix_math/clk_out1
    SLICE_X11Y79         FDCE                                         r  matrix_math/elems_reg[2][1][0][13]__1/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.518    
    SLICE_X11Y79         FDCE (Recov_fdce_C_CLR)     -0.293     9.225    matrix_math/elems_reg[2][1][0][13]__1
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][0][14]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.490ns (14.177%)  route 2.966ns (85.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.727     3.086    matrix_math/math_start_reg
    SLICE_X11Y84         FDCE                                         f  matrix_math/elems_reg[0][1][0][14]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.152     9.248    matrix_math/clk_out1
    SLICE_X11Y84         FDCE                                         r  matrix_math/elems_reg[0][1][0][14]__1/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.522    
    SLICE_X11Y84         FDCE (Recov_fdce_C_CLR)     -0.293     9.229    matrix_math/elems_reg[0][1][0][14]__1
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][0][2]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.490ns (14.199%)  route 2.961ns (85.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.721     3.080    matrix_math/math_start_reg
    SLICE_X11Y80         FDCE                                         f  matrix_math/elems_reg[0][1][0][2]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.149     9.245    matrix_math/clk_out1
    SLICE_X11Y80         FDCE                                         r  matrix_math/elems_reg[0][1][0][2]__1/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.519    
    SLICE_X11Y80         FDCE (Recov_fdce_C_CLR)     -0.293     9.226    matrix_math/elems_reg[0][1][0][2]__1
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][0][5]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.490ns (14.199%)  route 2.961ns (85.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.721     3.080    matrix_math/math_start_reg
    SLICE_X11Y80         FDCE                                         f  matrix_math/elems_reg[0][1][0][5]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.149     9.245    matrix_math/clk_out1
    SLICE_X11Y80         FDCE                                         r  matrix_math/elems_reg[0][1][0][5]__1/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.519    
    SLICE_X11Y80         FDCE (Recov_fdce_C_CLR)     -0.293     9.226    matrix_math/elems_reg[0][1][0][5]__1
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[3][1][0][0]__1/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.490ns (14.199%)  route 2.961ns (85.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.247    -0.370    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.393     0.023 r  math_start_reg/Q
                         net (fo=2, routed)           0.239     0.262    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.097     0.359 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         2.721     3.080    matrix_math/math_start_reg
    SLICE_X11Y80         FDCE                                         f  matrix_math/elems_reg[3][1][0][0]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         1.149     9.245    matrix_math/clk_out1
    SLICE_X11Y80         FDCE                                         r  matrix_math/elems_reg[3][1][0][0]__1/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.519    
    SLICE_X11Y80         FDCE (Recov_fdce_C_CLR)     -0.293     9.226    matrix_math/elems_reg[3][1][0][0]__1
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                  6.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][1][4]__1/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X56Y61         FDCE                                         f  matrix_math/elems_reg[0][0][1][4]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X56Y61         FDCE                                         r  matrix_math/elems_reg[0][0][1][4]__1/C
                         clock pessimism              0.504    -0.336    
    SLICE_X56Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.403    matrix_math/elems_reg[0][0][1][4]__1
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][1][5]__1/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X56Y61         FDCE                                         f  matrix_math/elems_reg[0][0][1][5]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X56Y61         FDCE                                         r  matrix_math/elems_reg[0][0][1][5]__1/C
                         clock pessimism              0.504    -0.336    
    SLICE_X56Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.403    matrix_math/elems_reg[0][0][1][5]__1
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][28]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X57Y61         FDCE                                         f  matrix_math/res_reg[0][1][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y61         FDCE                                         r  matrix_math/res_reg[0][1][28]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X57Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    matrix_math/res_reg[0][1][28]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X57Y61         FDCE                                         f  matrix_math/res_reg[0][1][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y61         FDCE                                         r  matrix_math/res_reg[0][1][29]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X57Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    matrix_math/res_reg[0][1][29]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X57Y61         FDCE                                         f  matrix_math/res_reg[0][1][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y61         FDCE                                         r  matrix_math/res_reg[0][1][30]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X57Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    matrix_math/res_reg[0][1][30]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.264%)  route 0.558ns (72.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.439     0.168    matrix_math/math_start_reg
    SLICE_X57Y61         FDCE                                         f  matrix_math/res_reg[0][1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y61         FDCE                                         r  matrix_math/res_reg[0][1][31]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X57Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    matrix_math/res_reg[0][1][31]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][24]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.774%)  route 0.602ns (74.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.483     0.213    matrix_math/math_start_reg
    SLICE_X57Y60         FDCE                                         f  matrix_math/res_reg[0][1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y60         FDCE                                         r  matrix_math/res_reg[0][1][24]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X57Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    matrix_math/res_reg[0][1][24]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][25]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.774%)  route 0.602ns (74.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.483     0.213    matrix_math/math_start_reg
    SLICE_X57Y60         FDCE                                         f  matrix_math/res_reg[0][1][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y60         FDCE                                         r  matrix_math/res_reg[0][1][25]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X57Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    matrix_math/res_reg[0][1][25]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][26]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.774%)  route 0.602ns (74.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.483     0.213    matrix_math/math_start_reg
    SLICE_X57Y60         FDCE                                         f  matrix_math/res_reg[0][1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y60         FDCE                                         r  matrix_math/res_reg[0][1][26]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X57Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    matrix_math/res_reg[0][1][26]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][27]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.774%)  route 0.602ns (74.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.566    -0.598    clk_gen
    SLICE_X34Y65         FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  math_start_reg/Q
                         net (fo=2, routed)           0.118    -0.316    matrix_math/res_reg[0][0][5]_0
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.271 f  matrix_math/elems[1][1][1][16]__1_i_1/O
                         net (fo=404, routed)         0.483     0.213    matrix_math/math_start_reg
    SLICE_X57Y60         FDCE                                         f  matrix_math/res_reg[0][1][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=895, routed)         0.833    -0.840    matrix_math/clk_out1
    SLICE_X57Y60         FDCE                                         r  matrix_math/res_reg[0][1][27]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X57Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    matrix_math/res_reg[0][1][27]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.641    





