// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Top module auto-generated by `reggen`

`include "prim_assert.sv"

module pinmux_reg_top (
  input clk_i,
  input rst_ni,
  input clk_aon_i,
  input rst_aon_ni,
  input  tlul_pkg::tl_h2d_t tl_i,
  output tlul_pkg::tl_d2h_t tl_o,
  // To HW
  output pinmux_reg_pkg::pinmux_reg2hw_t reg2hw, // Write
  input  pinmux_reg_pkg::pinmux_hw2reg_t hw2reg, // Read

  // Integrity check errors
  output logic intg_err_o
);

  import pinmux_reg_pkg::* ;

  localparam int AW = 9;
  localparam int DW = 32;
  localparam int DBW = DW/8;                    // Byte Width

  // register signals
  logic           reg_we;
  logic           reg_re;
  logic [AW-1:0]  reg_addr;
  logic [DW-1:0]  reg_wdata;
  logic [DBW-1:0] reg_be;
  logic [DW-1:0]  reg_rdata;
  logic           reg_error;

  logic          addrmiss, wr_err;

  logic [DW-1:0] reg_rdata_next;
  logic reg_busy;

  tlul_pkg::tl_h2d_t tl_reg_h2d;
  tlul_pkg::tl_d2h_t tl_reg_d2h;


  // incoming payload check
  logic intg_err;
  tlul_cmd_intg_chk u_chk (
    .tl_i(tl_i),
    .err_o(intg_err)
  );

  // also check for spurious write enables
  logic reg_we_err;
  logic [68:0] reg_we_check;
  prim_reg_we_check #(
    .OneHotWidth(69)
  ) u_prim_reg_we_check (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .oh_i  (reg_we_check),
    .en_i  (reg_we && !addrmiss),
    .err_o (reg_we_err)
  );

  logic err_q;
  always_ff @(posedge clk_i or negedge rst_ni) begin
    if (!rst_ni) begin
      err_q <= '0;
    end else if (intg_err || reg_we_err) begin
      err_q <= 1'b1;
    end
  end

  // integrity error output is permanent and should be used for alert generation
  // register errors are transactional
  assign intg_err_o = err_q | intg_err | reg_we_err;

  // outgoing integrity generation
  tlul_pkg::tl_d2h_t tl_o_pre;
  tlul_rsp_intg_gen #(
    .EnableRspIntgGen(1),
    .EnableDataIntgGen(1)
  ) u_rsp_intg_gen (
    .tl_i(tl_o_pre),
    .tl_o(tl_o)
  );

  assign tl_reg_h2d = tl_i;
  assign tl_o_pre   = tl_reg_d2h;

  tlul_adapter_reg #(
    .RegAw(AW),
    .RegDw(DW),
    .EnableDataIntgGen(0)
  ) u_reg_if (
    .clk_i  (clk_i),
    .rst_ni (rst_ni),

    .tl_i (tl_reg_h2d),
    .tl_o (tl_reg_d2h),

    .en_ifetch_i(prim_mubi_pkg::MuBi4False),
    .intg_error_o(),

    .we_o    (reg_we),
    .re_o    (reg_re),
    .addr_o  (reg_addr),
    .wdata_o (reg_wdata),
    .be_o    (reg_be),
    .busy_i  (reg_busy),
    .rdata_i (reg_rdata),
    .error_i (reg_error)
  );

  // cdc oversampling signals

  assign reg_rdata = reg_rdata_next ;
  assign reg_error = addrmiss | wr_err | intg_err;

  // Define SW related signals
  // Format: <reg>_<field>_{wd|we|qs}
  //        or <reg>_{wd|we|qs} if field == 1 or 0
  logic alert_test_we;
  logic alert_test_wd;
  logic mio_periph_insel_regwen_we;
  logic mio_periph_insel_regwen_qs;
  logic mio_periph_insel_regwen_wd;
  logic mio_periph_insel_we;
  logic [2:0] mio_periph_insel_qs;
  logic [2:0] mio_periph_insel_wd;
  logic mio_outsel_regwen_0_we;
  logic mio_outsel_regwen_0_qs;
  logic mio_outsel_regwen_0_wd;
  logic mio_outsel_regwen_1_we;
  logic mio_outsel_regwen_1_qs;
  logic mio_outsel_regwen_1_wd;
  logic mio_outsel_regwen_2_we;
  logic mio_outsel_regwen_2_qs;
  logic mio_outsel_regwen_2_wd;
  logic mio_outsel_regwen_3_we;
  logic mio_outsel_regwen_3_qs;
  logic mio_outsel_regwen_3_wd;
  logic mio_outsel_0_we;
  logic [1:0] mio_outsel_0_qs;
  logic [1:0] mio_outsel_0_wd;
  logic mio_outsel_1_we;
  logic [1:0] mio_outsel_1_qs;
  logic [1:0] mio_outsel_1_wd;
  logic mio_outsel_2_we;
  logic [1:0] mio_outsel_2_qs;
  logic [1:0] mio_outsel_2_wd;
  logic mio_outsel_3_we;
  logic [1:0] mio_outsel_3_qs;
  logic [1:0] mio_outsel_3_wd;
  logic mio_pad_attr_regwen_0_we;
  logic mio_pad_attr_regwen_0_qs;
  logic mio_pad_attr_regwen_0_wd;
  logic mio_pad_attr_regwen_1_we;
  logic mio_pad_attr_regwen_1_qs;
  logic mio_pad_attr_regwen_1_wd;
  logic mio_pad_attr_regwen_2_we;
  logic mio_pad_attr_regwen_2_qs;
  logic mio_pad_attr_regwen_2_wd;
  logic mio_pad_attr_regwen_3_we;
  logic mio_pad_attr_regwen_3_qs;
  logic mio_pad_attr_regwen_3_wd;
  logic mio_pad_attr_0_re;
  logic mio_pad_attr_0_we;
  logic mio_pad_attr_0_invert_0_qs;
  logic mio_pad_attr_0_invert_0_wd;
  logic mio_pad_attr_0_virtual_od_en_0_qs;
  logic mio_pad_attr_0_virtual_od_en_0_wd;
  logic mio_pad_attr_0_pull_en_0_qs;
  logic mio_pad_attr_0_pull_en_0_wd;
  logic mio_pad_attr_0_pull_select_0_qs;
  logic mio_pad_attr_0_pull_select_0_wd;
  logic mio_pad_attr_0_keeper_en_0_qs;
  logic mio_pad_attr_0_keeper_en_0_wd;
  logic mio_pad_attr_0_schmitt_en_0_qs;
  logic mio_pad_attr_0_schmitt_en_0_wd;
  logic mio_pad_attr_0_od_en_0_qs;
  logic mio_pad_attr_0_od_en_0_wd;
  logic mio_pad_attr_0_input_disable_0_qs;
  logic mio_pad_attr_0_input_disable_0_wd;
  logic [1:0] mio_pad_attr_0_slew_rate_0_qs;
  logic [1:0] mio_pad_attr_0_slew_rate_0_wd;
  logic [3:0] mio_pad_attr_0_drive_strength_0_qs;
  logic [3:0] mio_pad_attr_0_drive_strength_0_wd;
  logic mio_pad_attr_1_re;
  logic mio_pad_attr_1_we;
  logic mio_pad_attr_1_invert_1_qs;
  logic mio_pad_attr_1_invert_1_wd;
  logic mio_pad_attr_1_virtual_od_en_1_qs;
  logic mio_pad_attr_1_virtual_od_en_1_wd;
  logic mio_pad_attr_1_pull_en_1_qs;
  logic mio_pad_attr_1_pull_en_1_wd;
  logic mio_pad_attr_1_pull_select_1_qs;
  logic mio_pad_attr_1_pull_select_1_wd;
  logic mio_pad_attr_1_keeper_en_1_qs;
  logic mio_pad_attr_1_keeper_en_1_wd;
  logic mio_pad_attr_1_schmitt_en_1_qs;
  logic mio_pad_attr_1_schmitt_en_1_wd;
  logic mio_pad_attr_1_od_en_1_qs;
  logic mio_pad_attr_1_od_en_1_wd;
  logic mio_pad_attr_1_input_disable_1_qs;
  logic mio_pad_attr_1_input_disable_1_wd;
  logic [1:0] mio_pad_attr_1_slew_rate_1_qs;
  logic [1:0] mio_pad_attr_1_slew_rate_1_wd;
  logic [3:0] mio_pad_attr_1_drive_strength_1_qs;
  logic [3:0] mio_pad_attr_1_drive_strength_1_wd;
  logic mio_pad_attr_2_re;
  logic mio_pad_attr_2_we;
  logic mio_pad_attr_2_invert_2_qs;
  logic mio_pad_attr_2_invert_2_wd;
  logic mio_pad_attr_2_virtual_od_en_2_qs;
  logic mio_pad_attr_2_virtual_od_en_2_wd;
  logic mio_pad_attr_2_pull_en_2_qs;
  logic mio_pad_attr_2_pull_en_2_wd;
  logic mio_pad_attr_2_pull_select_2_qs;
  logic mio_pad_attr_2_pull_select_2_wd;
  logic mio_pad_attr_2_keeper_en_2_qs;
  logic mio_pad_attr_2_keeper_en_2_wd;
  logic mio_pad_attr_2_schmitt_en_2_qs;
  logic mio_pad_attr_2_schmitt_en_2_wd;
  logic mio_pad_attr_2_od_en_2_qs;
  logic mio_pad_attr_2_od_en_2_wd;
  logic mio_pad_attr_2_input_disable_2_qs;
  logic mio_pad_attr_2_input_disable_2_wd;
  logic [1:0] mio_pad_attr_2_slew_rate_2_qs;
  logic [1:0] mio_pad_attr_2_slew_rate_2_wd;
  logic [3:0] mio_pad_attr_2_drive_strength_2_qs;
  logic [3:0] mio_pad_attr_2_drive_strength_2_wd;
  logic mio_pad_attr_3_re;
  logic mio_pad_attr_3_we;
  logic mio_pad_attr_3_invert_3_qs;
  logic mio_pad_attr_3_invert_3_wd;
  logic mio_pad_attr_3_virtual_od_en_3_qs;
  logic mio_pad_attr_3_virtual_od_en_3_wd;
  logic mio_pad_attr_3_pull_en_3_qs;
  logic mio_pad_attr_3_pull_en_3_wd;
  logic mio_pad_attr_3_pull_select_3_qs;
  logic mio_pad_attr_3_pull_select_3_wd;
  logic mio_pad_attr_3_keeper_en_3_qs;
  logic mio_pad_attr_3_keeper_en_3_wd;
  logic mio_pad_attr_3_schmitt_en_3_qs;
  logic mio_pad_attr_3_schmitt_en_3_wd;
  logic mio_pad_attr_3_od_en_3_qs;
  logic mio_pad_attr_3_od_en_3_wd;
  logic mio_pad_attr_3_input_disable_3_qs;
  logic mio_pad_attr_3_input_disable_3_wd;
  logic [1:0] mio_pad_attr_3_slew_rate_3_qs;
  logic [1:0] mio_pad_attr_3_slew_rate_3_wd;
  logic [3:0] mio_pad_attr_3_drive_strength_3_qs;
  logic [3:0] mio_pad_attr_3_drive_strength_3_wd;
  logic dio_pad_attr_regwen_0_we;
  logic dio_pad_attr_regwen_0_qs;
  logic dio_pad_attr_regwen_0_wd;
  logic dio_pad_attr_regwen_1_we;
  logic dio_pad_attr_regwen_1_qs;
  logic dio_pad_attr_regwen_1_wd;
  logic dio_pad_attr_regwen_2_we;
  logic dio_pad_attr_regwen_2_qs;
  logic dio_pad_attr_regwen_2_wd;
  logic dio_pad_attr_regwen_3_we;
  logic dio_pad_attr_regwen_3_qs;
  logic dio_pad_attr_regwen_3_wd;
  logic dio_pad_attr_regwen_4_we;
  logic dio_pad_attr_regwen_4_qs;
  logic dio_pad_attr_regwen_4_wd;
  logic dio_pad_attr_regwen_5_we;
  logic dio_pad_attr_regwen_5_qs;
  logic dio_pad_attr_regwen_5_wd;
  logic dio_pad_attr_0_re;
  logic dio_pad_attr_0_we;
  logic dio_pad_attr_0_invert_0_qs;
  logic dio_pad_attr_0_invert_0_wd;
  logic dio_pad_attr_0_virtual_od_en_0_qs;
  logic dio_pad_attr_0_virtual_od_en_0_wd;
  logic dio_pad_attr_0_pull_en_0_qs;
  logic dio_pad_attr_0_pull_en_0_wd;
  logic dio_pad_attr_0_pull_select_0_qs;
  logic dio_pad_attr_0_pull_select_0_wd;
  logic dio_pad_attr_0_keeper_en_0_qs;
  logic dio_pad_attr_0_keeper_en_0_wd;
  logic dio_pad_attr_0_schmitt_en_0_qs;
  logic dio_pad_attr_0_schmitt_en_0_wd;
  logic dio_pad_attr_0_od_en_0_qs;
  logic dio_pad_attr_0_od_en_0_wd;
  logic dio_pad_attr_0_input_disable_0_qs;
  logic dio_pad_attr_0_input_disable_0_wd;
  logic [1:0] dio_pad_attr_0_slew_rate_0_qs;
  logic [1:0] dio_pad_attr_0_slew_rate_0_wd;
  logic [3:0] dio_pad_attr_0_drive_strength_0_qs;
  logic [3:0] dio_pad_attr_0_drive_strength_0_wd;
  logic dio_pad_attr_1_re;
  logic dio_pad_attr_1_we;
  logic dio_pad_attr_1_invert_1_qs;
  logic dio_pad_attr_1_invert_1_wd;
  logic dio_pad_attr_1_virtual_od_en_1_qs;
  logic dio_pad_attr_1_virtual_od_en_1_wd;
  logic dio_pad_attr_1_pull_en_1_qs;
  logic dio_pad_attr_1_pull_en_1_wd;
  logic dio_pad_attr_1_pull_select_1_qs;
  logic dio_pad_attr_1_pull_select_1_wd;
  logic dio_pad_attr_1_keeper_en_1_qs;
  logic dio_pad_attr_1_keeper_en_1_wd;
  logic dio_pad_attr_1_schmitt_en_1_qs;
  logic dio_pad_attr_1_schmitt_en_1_wd;
  logic dio_pad_attr_1_od_en_1_qs;
  logic dio_pad_attr_1_od_en_1_wd;
  logic dio_pad_attr_1_input_disable_1_qs;
  logic dio_pad_attr_1_input_disable_1_wd;
  logic [1:0] dio_pad_attr_1_slew_rate_1_qs;
  logic [1:0] dio_pad_attr_1_slew_rate_1_wd;
  logic [3:0] dio_pad_attr_1_drive_strength_1_qs;
  logic [3:0] dio_pad_attr_1_drive_strength_1_wd;
  logic dio_pad_attr_2_re;
  logic dio_pad_attr_2_we;
  logic dio_pad_attr_2_invert_2_qs;
  logic dio_pad_attr_2_invert_2_wd;
  logic dio_pad_attr_2_virtual_od_en_2_qs;
  logic dio_pad_attr_2_virtual_od_en_2_wd;
  logic dio_pad_attr_2_pull_en_2_qs;
  logic dio_pad_attr_2_pull_en_2_wd;
  logic dio_pad_attr_2_pull_select_2_qs;
  logic dio_pad_attr_2_pull_select_2_wd;
  logic dio_pad_attr_2_keeper_en_2_qs;
  logic dio_pad_attr_2_keeper_en_2_wd;
  logic dio_pad_attr_2_schmitt_en_2_qs;
  logic dio_pad_attr_2_schmitt_en_2_wd;
  logic dio_pad_attr_2_od_en_2_qs;
  logic dio_pad_attr_2_od_en_2_wd;
  logic dio_pad_attr_2_input_disable_2_qs;
  logic dio_pad_attr_2_input_disable_2_wd;
  logic [1:0] dio_pad_attr_2_slew_rate_2_qs;
  logic [1:0] dio_pad_attr_2_slew_rate_2_wd;
  logic [3:0] dio_pad_attr_2_drive_strength_2_qs;
  logic [3:0] dio_pad_attr_2_drive_strength_2_wd;
  logic dio_pad_attr_3_re;
  logic dio_pad_attr_3_we;
  logic dio_pad_attr_3_invert_3_qs;
  logic dio_pad_attr_3_invert_3_wd;
  logic dio_pad_attr_3_virtual_od_en_3_qs;
  logic dio_pad_attr_3_virtual_od_en_3_wd;
  logic dio_pad_attr_3_pull_en_3_qs;
  logic dio_pad_attr_3_pull_en_3_wd;
  logic dio_pad_attr_3_pull_select_3_qs;
  logic dio_pad_attr_3_pull_select_3_wd;
  logic dio_pad_attr_3_keeper_en_3_qs;
  logic dio_pad_attr_3_keeper_en_3_wd;
  logic dio_pad_attr_3_schmitt_en_3_qs;
  logic dio_pad_attr_3_schmitt_en_3_wd;
  logic dio_pad_attr_3_od_en_3_qs;
  logic dio_pad_attr_3_od_en_3_wd;
  logic dio_pad_attr_3_input_disable_3_qs;
  logic dio_pad_attr_3_input_disable_3_wd;
  logic [1:0] dio_pad_attr_3_slew_rate_3_qs;
  logic [1:0] dio_pad_attr_3_slew_rate_3_wd;
  logic [3:0] dio_pad_attr_3_drive_strength_3_qs;
  logic [3:0] dio_pad_attr_3_drive_strength_3_wd;
  logic dio_pad_attr_4_re;
  logic dio_pad_attr_4_we;
  logic dio_pad_attr_4_invert_4_qs;
  logic dio_pad_attr_4_invert_4_wd;
  logic dio_pad_attr_4_virtual_od_en_4_qs;
  logic dio_pad_attr_4_virtual_od_en_4_wd;
  logic dio_pad_attr_4_pull_en_4_qs;
  logic dio_pad_attr_4_pull_en_4_wd;
  logic dio_pad_attr_4_pull_select_4_qs;
  logic dio_pad_attr_4_pull_select_4_wd;
  logic dio_pad_attr_4_keeper_en_4_qs;
  logic dio_pad_attr_4_keeper_en_4_wd;
  logic dio_pad_attr_4_schmitt_en_4_qs;
  logic dio_pad_attr_4_schmitt_en_4_wd;
  logic dio_pad_attr_4_od_en_4_qs;
  logic dio_pad_attr_4_od_en_4_wd;
  logic dio_pad_attr_4_input_disable_4_qs;
  logic dio_pad_attr_4_input_disable_4_wd;
  logic [1:0] dio_pad_attr_4_slew_rate_4_qs;
  logic [1:0] dio_pad_attr_4_slew_rate_4_wd;
  logic [3:0] dio_pad_attr_4_drive_strength_4_qs;
  logic [3:0] dio_pad_attr_4_drive_strength_4_wd;
  logic dio_pad_attr_5_re;
  logic dio_pad_attr_5_we;
  logic dio_pad_attr_5_invert_5_qs;
  logic dio_pad_attr_5_invert_5_wd;
  logic dio_pad_attr_5_virtual_od_en_5_qs;
  logic dio_pad_attr_5_virtual_od_en_5_wd;
  logic dio_pad_attr_5_pull_en_5_qs;
  logic dio_pad_attr_5_pull_en_5_wd;
  logic dio_pad_attr_5_pull_select_5_qs;
  logic dio_pad_attr_5_pull_select_5_wd;
  logic dio_pad_attr_5_keeper_en_5_qs;
  logic dio_pad_attr_5_keeper_en_5_wd;
  logic dio_pad_attr_5_schmitt_en_5_qs;
  logic dio_pad_attr_5_schmitt_en_5_wd;
  logic dio_pad_attr_5_od_en_5_qs;
  logic dio_pad_attr_5_od_en_5_wd;
  logic dio_pad_attr_5_input_disable_5_qs;
  logic dio_pad_attr_5_input_disable_5_wd;
  logic [1:0] dio_pad_attr_5_slew_rate_5_qs;
  logic [1:0] dio_pad_attr_5_slew_rate_5_wd;
  logic [3:0] dio_pad_attr_5_drive_strength_5_qs;
  logic [3:0] dio_pad_attr_5_drive_strength_5_wd;
  logic mio_pad_sleep_status_we;
  logic mio_pad_sleep_status_en_0_qs;
  logic mio_pad_sleep_status_en_0_wd;
  logic mio_pad_sleep_status_en_1_qs;
  logic mio_pad_sleep_status_en_1_wd;
  logic mio_pad_sleep_status_en_2_qs;
  logic mio_pad_sleep_status_en_2_wd;
  logic mio_pad_sleep_status_en_3_qs;
  logic mio_pad_sleep_status_en_3_wd;
  logic mio_pad_sleep_regwen_0_we;
  logic mio_pad_sleep_regwen_0_qs;
  logic mio_pad_sleep_regwen_0_wd;
  logic mio_pad_sleep_regwen_1_we;
  logic mio_pad_sleep_regwen_1_qs;
  logic mio_pad_sleep_regwen_1_wd;
  logic mio_pad_sleep_regwen_2_we;
  logic mio_pad_sleep_regwen_2_qs;
  logic mio_pad_sleep_regwen_2_wd;
  logic mio_pad_sleep_regwen_3_we;
  logic mio_pad_sleep_regwen_3_qs;
  logic mio_pad_sleep_regwen_3_wd;
  logic mio_pad_sleep_en_0_we;
  logic mio_pad_sleep_en_0_qs;
  logic mio_pad_sleep_en_0_wd;
  logic mio_pad_sleep_en_1_we;
  logic mio_pad_sleep_en_1_qs;
  logic mio_pad_sleep_en_1_wd;
  logic mio_pad_sleep_en_2_we;
  logic mio_pad_sleep_en_2_qs;
  logic mio_pad_sleep_en_2_wd;
  logic mio_pad_sleep_en_3_we;
  logic mio_pad_sleep_en_3_qs;
  logic mio_pad_sleep_en_3_wd;
  logic mio_pad_sleep_mode_0_we;
  logic [1:0] mio_pad_sleep_mode_0_qs;
  logic [1:0] mio_pad_sleep_mode_0_wd;
  logic mio_pad_sleep_mode_1_we;
  logic [1:0] mio_pad_sleep_mode_1_qs;
  logic [1:0] mio_pad_sleep_mode_1_wd;
  logic mio_pad_sleep_mode_2_we;
  logic [1:0] mio_pad_sleep_mode_2_qs;
  logic [1:0] mio_pad_sleep_mode_2_wd;
  logic mio_pad_sleep_mode_3_we;
  logic [1:0] mio_pad_sleep_mode_3_qs;
  logic [1:0] mio_pad_sleep_mode_3_wd;
  logic dio_pad_sleep_status_we;
  logic dio_pad_sleep_status_en_0_qs;
  logic dio_pad_sleep_status_en_0_wd;
  logic dio_pad_sleep_status_en_1_qs;
  logic dio_pad_sleep_status_en_1_wd;
  logic dio_pad_sleep_status_en_2_qs;
  logic dio_pad_sleep_status_en_2_wd;
  logic dio_pad_sleep_status_en_3_qs;
  logic dio_pad_sleep_status_en_3_wd;
  logic dio_pad_sleep_status_en_4_qs;
  logic dio_pad_sleep_status_en_4_wd;
  logic dio_pad_sleep_status_en_5_qs;
  logic dio_pad_sleep_status_en_5_wd;
  logic dio_pad_sleep_regwen_0_we;
  logic dio_pad_sleep_regwen_0_qs;
  logic dio_pad_sleep_regwen_0_wd;
  logic dio_pad_sleep_regwen_1_we;
  logic dio_pad_sleep_regwen_1_qs;
  logic dio_pad_sleep_regwen_1_wd;
  logic dio_pad_sleep_regwen_2_we;
  logic dio_pad_sleep_regwen_2_qs;
  logic dio_pad_sleep_regwen_2_wd;
  logic dio_pad_sleep_regwen_3_we;
  logic dio_pad_sleep_regwen_3_qs;
  logic dio_pad_sleep_regwen_3_wd;
  logic dio_pad_sleep_regwen_4_we;
  logic dio_pad_sleep_regwen_4_qs;
  logic dio_pad_sleep_regwen_4_wd;
  logic dio_pad_sleep_regwen_5_we;
  logic dio_pad_sleep_regwen_5_qs;
  logic dio_pad_sleep_regwen_5_wd;
  logic dio_pad_sleep_en_0_we;
  logic dio_pad_sleep_en_0_qs;
  logic dio_pad_sleep_en_0_wd;
  logic dio_pad_sleep_en_1_we;
  logic dio_pad_sleep_en_1_qs;
  logic dio_pad_sleep_en_1_wd;
  logic dio_pad_sleep_en_2_we;
  logic dio_pad_sleep_en_2_qs;
  logic dio_pad_sleep_en_2_wd;
  logic dio_pad_sleep_en_3_we;
  logic dio_pad_sleep_en_3_qs;
  logic dio_pad_sleep_en_3_wd;
  logic dio_pad_sleep_en_4_we;
  logic dio_pad_sleep_en_4_qs;
  logic dio_pad_sleep_en_4_wd;
  logic dio_pad_sleep_en_5_we;
  logic dio_pad_sleep_en_5_qs;
  logic dio_pad_sleep_en_5_wd;
  logic dio_pad_sleep_mode_0_we;
  logic [1:0] dio_pad_sleep_mode_0_qs;
  logic [1:0] dio_pad_sleep_mode_0_wd;
  logic dio_pad_sleep_mode_1_we;
  logic [1:0] dio_pad_sleep_mode_1_qs;
  logic [1:0] dio_pad_sleep_mode_1_wd;
  logic dio_pad_sleep_mode_2_we;
  logic [1:0] dio_pad_sleep_mode_2_qs;
  logic [1:0] dio_pad_sleep_mode_2_wd;
  logic dio_pad_sleep_mode_3_we;
  logic [1:0] dio_pad_sleep_mode_3_qs;
  logic [1:0] dio_pad_sleep_mode_3_wd;
  logic dio_pad_sleep_mode_4_we;
  logic [1:0] dio_pad_sleep_mode_4_qs;
  logic [1:0] dio_pad_sleep_mode_4_wd;
  logic dio_pad_sleep_mode_5_we;
  logic [1:0] dio_pad_sleep_mode_5_qs;
  logic [1:0] dio_pad_sleep_mode_5_wd;
  logic wkup_detector_regwen_we;
  logic wkup_detector_regwen_qs;
  logic wkup_detector_regwen_wd;
  logic wkup_detector_en_we;
  logic [0:0] wkup_detector_en_qs;
  logic wkup_detector_en_busy;
  logic wkup_detector_we;
  logic [4:0] wkup_detector_qs;
  logic wkup_detector_busy;
  logic wkup_detector_cnt_th_we;
  logic [7:0] wkup_detector_cnt_th_qs;
  logic wkup_detector_cnt_th_busy;
  logic wkup_detector_padsel_we;
  logic [2:0] wkup_detector_padsel_qs;
  logic [2:0] wkup_detector_padsel_wd;
  logic wkup_cause_we;
  logic [0:0] wkup_cause_qs;
  logic wkup_cause_busy;
  // Define register CDC handling.
  // CDC handling is done on a per-reg instead of per-field boundary.

  logic  aon_wkup_detector_en_qs_int;
  logic [0:0] aon_wkup_detector_en_qs;
  logic [0:0] aon_wkup_detector_en_wdata;
  logic aon_wkup_detector_en_we;
  logic unused_aon_wkup_detector_en_wdata;
  logic aon_wkup_detector_en_regwen;

  always_comb begin
    aon_wkup_detector_en_qs = 1'h0;
    aon_wkup_detector_en_qs = aon_wkup_detector_en_qs_int;
  end

  prim_reg_cdc #(
    .DataWidth(1),
    .ResetVal(1'h0),
    .BitMask(1'h1),
    .DstWrReq(0)
  ) u_wkup_detector_en_cdc (
    .clk_src_i    (clk_i),
    .rst_src_ni   (rst_ni),
    .clk_dst_i    (clk_aon_i),
    .rst_dst_ni   (rst_aon_ni),
    .src_regwen_i (wkup_detector_regwen_qs),
    .src_we_i     (wkup_detector_en_we),
    .src_re_i     ('0),
    .src_wd_i     (reg_wdata[0:0]),
    .src_busy_o   (wkup_detector_en_busy),
    .src_qs_o     (wkup_detector_en_qs), // for software read back
    .dst_update_i ('0),
    .dst_ds_i     ('0),
    .dst_qs_i     (aon_wkup_detector_en_qs),
    .dst_we_o     (aon_wkup_detector_en_we),
    .dst_re_o     (),
    .dst_regwen_o (aon_wkup_detector_en_regwen),
    .dst_wd_o     (aon_wkup_detector_en_wdata)
  );
  assign unused_aon_wkup_detector_en_wdata =
      ^aon_wkup_detector_en_wdata;

  logic [2:0]  aon_wkup_detector_mode_0_qs_int;
  logic  aon_wkup_detector_filter_0_qs_int;
  logic  aon_wkup_detector_miodio_0_qs_int;
  logic [4:0] aon_wkup_detector_qs;
  logic [4:0] aon_wkup_detector_wdata;
  logic aon_wkup_detector_we;
  logic unused_aon_wkup_detector_wdata;
  logic aon_wkup_detector_regwen;

  always_comb begin
    aon_wkup_detector_qs = 5'h0;
    aon_wkup_detector_qs[2:0] = aon_wkup_detector_mode_0_qs_int;
    aon_wkup_detector_qs[3] = aon_wkup_detector_filter_0_qs_int;
    aon_wkup_detector_qs[4] = aon_wkup_detector_miodio_0_qs_int;
  end

  prim_reg_cdc #(
    .DataWidth(5),
    .ResetVal(5'h0),
    .BitMask(5'h1f),
    .DstWrReq(0)
  ) u_wkup_detector_cdc (
    .clk_src_i    (clk_i),
    .rst_src_ni   (rst_ni),
    .clk_dst_i    (clk_aon_i),
    .rst_dst_ni   (rst_aon_ni),
    .src_regwen_i (wkup_detector_regwen_qs),
    .src_we_i     (wkup_detector_we),
    .src_re_i     ('0),
    .src_wd_i     (reg_wdata[4:0]),
    .src_busy_o   (wkup_detector_busy),
    .src_qs_o     (wkup_detector_qs), // for software read back
    .dst_update_i ('0),
    .dst_ds_i     ('0),
    .dst_qs_i     (aon_wkup_detector_qs),
    .dst_we_o     (aon_wkup_detector_we),
    .dst_re_o     (),
    .dst_regwen_o (aon_wkup_detector_regwen),
    .dst_wd_o     (aon_wkup_detector_wdata)
  );
  assign unused_aon_wkup_detector_wdata =
      ^aon_wkup_detector_wdata;

  logic [7:0]  aon_wkup_detector_cnt_th_qs_int;
  logic [7:0] aon_wkup_detector_cnt_th_qs;
  logic [7:0] aon_wkup_detector_cnt_th_wdata;
  logic aon_wkup_detector_cnt_th_we;
  logic unused_aon_wkup_detector_cnt_th_wdata;
  logic aon_wkup_detector_cnt_th_regwen;

  always_comb begin
    aon_wkup_detector_cnt_th_qs = 8'h0;
    aon_wkup_detector_cnt_th_qs = aon_wkup_detector_cnt_th_qs_int;
  end

  prim_reg_cdc #(
    .DataWidth(8),
    .ResetVal(8'h0),
    .BitMask(8'hff),
    .DstWrReq(0)
  ) u_wkup_detector_cnt_th_cdc (
    .clk_src_i    (clk_i),
    .rst_src_ni   (rst_ni),
    .clk_dst_i    (clk_aon_i),
    .rst_dst_ni   (rst_aon_ni),
    .src_regwen_i (wkup_detector_regwen_qs),
    .src_we_i     (wkup_detector_cnt_th_we),
    .src_re_i     ('0),
    .src_wd_i     (reg_wdata[7:0]),
    .src_busy_o   (wkup_detector_cnt_th_busy),
    .src_qs_o     (wkup_detector_cnt_th_qs), // for software read back
    .dst_update_i ('0),
    .dst_ds_i     ('0),
    .dst_qs_i     (aon_wkup_detector_cnt_th_qs),
    .dst_we_o     (aon_wkup_detector_cnt_th_we),
    .dst_re_o     (),
    .dst_regwen_o (aon_wkup_detector_cnt_th_regwen),
    .dst_wd_o     (aon_wkup_detector_cnt_th_wdata)
  );
  assign unused_aon_wkup_detector_cnt_th_wdata =
      ^aon_wkup_detector_cnt_th_wdata;

  logic  aon_wkup_cause_ds_int;
  logic  aon_wkup_cause_qs_int;
  logic [0:0] aon_wkup_cause_ds;
  logic aon_wkup_cause_qe;
  logic [0:0] aon_wkup_cause_qs;
  logic [0:0] aon_wkup_cause_wdata;
  logic aon_wkup_cause_we;
  logic unused_aon_wkup_cause_wdata;

  always_comb begin
    aon_wkup_cause_qs = 1'h0;
    aon_wkup_cause_ds = 1'h0;
    aon_wkup_cause_ds = aon_wkup_cause_ds_int;
    aon_wkup_cause_qs = aon_wkup_cause_qs_int;
  end

  prim_reg_cdc #(
    .DataWidth(1),
    .ResetVal(1'h0),
    .BitMask(1'h1),
    .DstWrReq(1)
  ) u_wkup_cause_cdc (
    .clk_src_i    (clk_i),
    .rst_src_ni   (rst_ni),
    .clk_dst_i    (clk_aon_i),
    .rst_dst_ni   (rst_aon_ni),
    .src_regwen_i ('0),
    .src_we_i     (wkup_cause_we),
    .src_re_i     ('0),
    .src_wd_i     (reg_wdata[0:0]),
    .src_busy_o   (wkup_cause_busy),
    .src_qs_o     (wkup_cause_qs), // for software read back
    .dst_update_i (aon_wkup_cause_qe),
    .dst_ds_i     (aon_wkup_cause_ds),
    .dst_qs_i     (aon_wkup_cause_qs),
    .dst_we_o     (aon_wkup_cause_we),
    .dst_re_o     (),
    .dst_regwen_o (),
    .dst_wd_o     (aon_wkup_cause_wdata)
  );
  assign unused_aon_wkup_cause_wdata =
      ^aon_wkup_cause_wdata;

  // Register instances
  // R[alert_test]: V(True)
  logic alert_test_qe;
  logic [0:0] alert_test_flds_we;
  assign alert_test_qe = &alert_test_flds_we;
  prim_subreg_ext #(
    .DW    (1)
  ) u_alert_test (
    .re     (1'b0),
    .we     (alert_test_we),
    .wd     (alert_test_wd),
    .d      ('0),
    .qre    (),
    .qe     (alert_test_flds_we[0]),
    .q      (reg2hw.alert_test.q),
    .ds     (),
    .qs     ()
  );
  assign reg2hw.alert_test.qe = alert_test_qe;


  // Subregister 0 of Multireg mio_periph_insel_regwen
  // R[mio_periph_insel_regwen]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_mio_periph_insel_regwen (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_periph_insel_regwen_we),
    .wd     (mio_periph_insel_regwen_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (mio_periph_insel_regwen_qs)
  );


  // Subregister 0 of Multireg mio_periph_insel
  // R[mio_periph_insel]: V(False)
  // Create REGWEN-gated WE signal
  logic mio_periph_insel_gated_we;
  assign mio_periph_insel_gated_we = mio_periph_insel_we & mio_periph_insel_regwen_qs;
  prim_subreg #(
    .DW      (3),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (3'h0),
    .Mubi    (1'b0)
  ) u_mio_periph_insel (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_periph_insel_gated_we),
    .wd     (mio_periph_insel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mio_periph_insel[0].q),
    .ds     (),

    // to register interface (read)
    .qs     (mio_periph_insel_qs)
  );


  // Subregister 0 of Multireg mio_outsel_regwen
  // R[mio_outsel_regwen_0]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_mio_outsel_regwen_0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_outsel_regwen_0_we),
    .wd     (mio_outsel_regwen_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (mio_outsel_regwen_0_qs)
  );


  // Subregister 1 of Multireg mio_outsel_regwen
  // R[mio_outsel_regwen_1]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_mio_outsel_regwen_1 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_outsel_regwen_1_we),
    .wd     (mio_outsel_regwen_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (mio_outsel_regwen_1_qs)
  );


  // Subregister 2 of Multireg mio_outsel_regwen
  // R[mio_outsel_regwen_2]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_mio_outsel_regwen_2 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_outsel_regwen_2_we),
    .wd     (mio_outsel_regwen_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (mio_outsel_regwen_2_qs)
  );


  // Subregister 3 of Multireg mio_outsel_regwen
  // R[mio_outsel_regwen_3]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_mio_outsel_regwen_3 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_outsel_regwen_3_we),
    .wd     (mio_outsel_regwen_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (mio_outsel_regwen_3_qs)
  );


  // Subregister 0 of Multireg mio_outsel
  // R[mio_outsel_0]: V(False)
  // Create REGWEN-gated WE signal
  logic mio_outsel_0_gated_we;
  assign mio_outsel_0_gated_we = mio_outsel_0_we & mio_outsel_regwen_0_qs;
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h2),
    .Mubi    (1'b0)
  ) u_mio_outsel_0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_outsel_0_gated_we),
    .wd     (mio_outsel_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mio_outsel[0].q),
    .ds     (),

    // to register interface (read)
    .qs     (mio_outsel_0_qs)
  );


  // Subregister 1 of Multireg mio_outsel
  // R[mio_outsel_1]: V(False)
  // Create REGWEN-gated WE signal
  logic mio_outsel_1_gated_we;
  assign mio_outsel_1_gated_we = mio_outsel_1_we & mio_outsel_regwen_1_qs;
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h2),
    .Mubi    (1'b0)
  ) u_mio_outsel_1 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_outsel_1_gated_we),
    .wd     (mio_outsel_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mio_outsel[1].q),
    .ds     (),

    // to register interface (read)
    .qs     (mio_outsel_1_qs)
  );


  // Subregister 2 of Multireg mio_outsel
  // R[mio_outsel_2]: V(False)
  // Create REGWEN-gated WE signal
  logic mio_outsel_2_gated_we;
  assign mio_outsel_2_gated_we = mio_outsel_2_we & mio_outsel_regwen_2_qs;
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h2),
    .Mubi    (1'b0)
  ) u_mio_outsel_2 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_outsel_2_gated_we),
    .wd     (mio_outsel_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mio_outsel[2].q),
    .ds     (),

    // to register interface (read)
    .qs     (mio_outsel_2_qs)
  );


  // Subregister 3 of Multireg mio_outsel
  // R[mio_outsel_3]: V(False)
  // Create REGWEN-gated WE signal
  logic mio_outsel_3_gated_we;
  assign mio_outsel_3_gated_we = mio_outsel_3_we & mio_outsel_regwen_3_qs;
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h2),
    .Mubi    (1'b0)
  ) u_mio_outsel_3 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_outsel_3_gated_we),
    .wd     (mio_outsel_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mio_outsel[3].q),
    .ds     (),

    // to register interface (read)
    .qs     (mio_outsel_3_qs)
  );


  // Subregister 0 of Multireg mio_pad_attr_regwen
  // R[mio_pad_attr_regwen_0]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_mio_pad_attr_regwen_0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_pad_attr_regwen_0_we),
    .wd     (mio_pad_attr_regwen_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (mio_pad_attr_regwen_0_qs)
  );


  // Subregister 1 of Multireg mio_pad_attr_regwen
  // R[mio_pad_attr_regwen_1]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_mio_pad_attr_regwen_1 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_pad_attr_regwen_1_we),
    .wd     (mio_pad_attr_regwen_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (mio_pad_attr_regwen_1_qs)
  );


  // Subregister 2 of Multireg mio_pad_attr_regwen
  // R[mio_pad_attr_regwen_2]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_mio_pad_attr_regwen_2 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_pad_attr_regwen_2_we),
    .wd     (mio_pad_attr_regwen_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (mio_pad_attr_regwen_2_qs)
  );


  // Subregister 3 of Multireg mio_pad_attr_regwen
  // R[mio_pad_attr_regwen_3]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_mio_pad_attr_regwen_3 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_pad_attr_regwen_3_we),
    .wd     (mio_pad_attr_regwen_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (mio_pad_attr_regwen_3_qs)
  );


  // Subregister 0 of Multireg mio_pad_attr
  // R[mio_pad_attr_0]: V(True)
  logic mio_pad_attr_0_qe;
  logic [9:0] mio_pad_attr_0_flds_we;
  assign mio_pad_attr_0_qe = &mio_pad_attr_0_flds_we;
  // Create REGWEN-gated WE signal
  logic mio_pad_attr_0_gated_we;
  assign mio_pad_attr_0_gated_we = mio_pad_attr_0_we & mio_pad_attr_regwen_0_qs;
  //   F[invert_0]: 0:0
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_0_invert_0 (
    .re     (mio_pad_attr_0_re),
    .we     (mio_pad_attr_0_gated_we),
    .wd     (mio_pad_attr_0_invert_0_wd),
    .d      (hw2reg.mio_pad_attr[0].invert.d),
    .qre    (),
    .qe     (mio_pad_attr_0_flds_we[0]),
    .q      (reg2hw.mio_pad_attr[0].invert.q),
    .ds     (),
    .qs     (mio_pad_attr_0_invert_0_qs)
  );
  assign reg2hw.mio_pad_attr[0].invert.qe = mio_pad_attr_0_qe;

  //   F[virtual_od_en_0]: 1:1
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_0_virtual_od_en_0 (
    .re     (mio_pad_attr_0_re),
    .we     (mio_pad_attr_0_gated_we),
    .wd     (mio_pad_attr_0_virtual_od_en_0_wd),
    .d      (hw2reg.mio_pad_attr[0].virtual_od_en.d),
    .qre    (),
    .qe     (mio_pad_attr_0_flds_we[1]),
    .q      (reg2hw.mio_pad_attr[0].virtual_od_en.q),
    .ds     (),
    .qs     (mio_pad_attr_0_virtual_od_en_0_qs)
  );
  assign reg2hw.mio_pad_attr[0].virtual_od_en.qe = mio_pad_attr_0_qe;

  //   F[pull_en_0]: 2:2
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_0_pull_en_0 (
    .re     (mio_pad_attr_0_re),
    .we     (mio_pad_attr_0_gated_we),
    .wd     (mio_pad_attr_0_pull_en_0_wd),
    .d      (hw2reg.mio_pad_attr[0].pull_en.d),
    .qre    (),
    .qe     (mio_pad_attr_0_flds_we[2]),
    .q      (reg2hw.mio_pad_attr[0].pull_en.q),
    .ds     (),
    .qs     (mio_pad_attr_0_pull_en_0_qs)
  );
  assign reg2hw.mio_pad_attr[0].pull_en.qe = mio_pad_attr_0_qe;

  //   F[pull_select_0]: 3:3
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_0_pull_select_0 (
    .re     (mio_pad_attr_0_re),
    .we     (mio_pad_attr_0_gated_we),
    .wd     (mio_pad_attr_0_pull_select_0_wd),
    .d      (hw2reg.mio_pad_attr[0].pull_select.d),
    .qre    (),
    .qe     (mio_pad_attr_0_flds_we[3]),
    .q      (reg2hw.mio_pad_attr[0].pull_select.q),
    .ds     (),
    .qs     (mio_pad_attr_0_pull_select_0_qs)
  );
  assign reg2hw.mio_pad_attr[0].pull_select.qe = mio_pad_attr_0_qe;

  //   F[keeper_en_0]: 4:4
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_0_keeper_en_0 (
    .re     (mio_pad_attr_0_re),
    .we     (mio_pad_attr_0_gated_we),
    .wd     (mio_pad_attr_0_keeper_en_0_wd),
    .d      (hw2reg.mio_pad_attr[0].keeper_en.d),
    .qre    (),
    .qe     (mio_pad_attr_0_flds_we[4]),
    .q      (reg2hw.mio_pad_attr[0].keeper_en.q),
    .ds     (),
    .qs     (mio_pad_attr_0_keeper_en_0_qs)
  );
  assign reg2hw.mio_pad_attr[0].keeper_en.qe = mio_pad_attr_0_qe;

  //   F[schmitt_en_0]: 5:5
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_0_schmitt_en_0 (
    .re     (mio_pad_attr_0_re),
    .we     (mio_pad_attr_0_gated_we),
    .wd     (mio_pad_attr_0_schmitt_en_0_wd),
    .d      (hw2reg.mio_pad_attr[0].schmitt_en.d),
    .qre    (),
    .qe     (mio_pad_attr_0_flds_we[5]),
    .q      (reg2hw.mio_pad_attr[0].schmitt_en.q),
    .ds     (),
    .qs     (mio_pad_attr_0_schmitt_en_0_qs)
  );
  assign reg2hw.mio_pad_attr[0].schmitt_en.qe = mio_pad_attr_0_qe;

  //   F[od_en_0]: 6:6
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_0_od_en_0 (
    .re     (mio_pad_attr_0_re),
    .we     (mio_pad_attr_0_gated_we),
    .wd     (mio_pad_attr_0_od_en_0_wd),
    .d      (hw2reg.mio_pad_attr[0].od_en.d),
    .qre    (),
    .qe     (mio_pad_attr_0_flds_we[6]),
    .q      (reg2hw.mio_pad_attr[0].od_en.q),
    .ds     (),
    .qs     (mio_pad_attr_0_od_en_0_qs)
  );
  assign reg2hw.mio_pad_attr[0].od_en.qe = mio_pad_attr_0_qe;

  //   F[input_disable_0]: 7:7
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_0_input_disable_0 (
    .re     (mio_pad_attr_0_re),
    .we     (mio_pad_attr_0_gated_we),
    .wd     (mio_pad_attr_0_input_disable_0_wd),
    .d      (hw2reg.mio_pad_attr[0].input_disable.d),
    .qre    (),
    .qe     (mio_pad_attr_0_flds_we[7]),
    .q      (reg2hw.mio_pad_attr[0].input_disable.q),
    .ds     (),
    .qs     (mio_pad_attr_0_input_disable_0_qs)
  );
  assign reg2hw.mio_pad_attr[0].input_disable.qe = mio_pad_attr_0_qe;

  //   F[slew_rate_0]: 17:16
  prim_subreg_ext #(
    .DW    (2)
  ) u_mio_pad_attr_0_slew_rate_0 (
    .re     (mio_pad_attr_0_re),
    .we     (mio_pad_attr_0_gated_we),
    .wd     (mio_pad_attr_0_slew_rate_0_wd),
    .d      (hw2reg.mio_pad_attr[0].slew_rate.d),
    .qre    (),
    .qe     (mio_pad_attr_0_flds_we[8]),
    .q      (reg2hw.mio_pad_attr[0].slew_rate.q),
    .ds     (),
    .qs     (mio_pad_attr_0_slew_rate_0_qs)
  );
  assign reg2hw.mio_pad_attr[0].slew_rate.qe = mio_pad_attr_0_qe;

  //   F[drive_strength_0]: 23:20
  prim_subreg_ext #(
    .DW    (4)
  ) u_mio_pad_attr_0_drive_strength_0 (
    .re     (mio_pad_attr_0_re),
    .we     (mio_pad_attr_0_gated_we),
    .wd     (mio_pad_attr_0_drive_strength_0_wd),
    .d      (hw2reg.mio_pad_attr[0].drive_strength.d),
    .qre    (),
    .qe     (mio_pad_attr_0_flds_we[9]),
    .q      (reg2hw.mio_pad_attr[0].drive_strength.q),
    .ds     (),
    .qs     (mio_pad_attr_0_drive_strength_0_qs)
  );
  assign reg2hw.mio_pad_attr[0].drive_strength.qe = mio_pad_attr_0_qe;


  // Subregister 1 of Multireg mio_pad_attr
  // R[mio_pad_attr_1]: V(True)
  logic mio_pad_attr_1_qe;
  logic [9:0] mio_pad_attr_1_flds_we;
  assign mio_pad_attr_1_qe = &mio_pad_attr_1_flds_we;
  // Create REGWEN-gated WE signal
  logic mio_pad_attr_1_gated_we;
  assign mio_pad_attr_1_gated_we = mio_pad_attr_1_we & mio_pad_attr_regwen_1_qs;
  //   F[invert_1]: 0:0
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_1_invert_1 (
    .re     (mio_pad_attr_1_re),
    .we     (mio_pad_attr_1_gated_we),
    .wd     (mio_pad_attr_1_invert_1_wd),
    .d      (hw2reg.mio_pad_attr[1].invert.d),
    .qre    (),
    .qe     (mio_pad_attr_1_flds_we[0]),
    .q      (reg2hw.mio_pad_attr[1].invert.q),
    .ds     (),
    .qs     (mio_pad_attr_1_invert_1_qs)
  );
  assign reg2hw.mio_pad_attr[1].invert.qe = mio_pad_attr_1_qe;

  //   F[virtual_od_en_1]: 1:1
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_1_virtual_od_en_1 (
    .re     (mio_pad_attr_1_re),
    .we     (mio_pad_attr_1_gated_we),
    .wd     (mio_pad_attr_1_virtual_od_en_1_wd),
    .d      (hw2reg.mio_pad_attr[1].virtual_od_en.d),
    .qre    (),
    .qe     (mio_pad_attr_1_flds_we[1]),
    .q      (reg2hw.mio_pad_attr[1].virtual_od_en.q),
    .ds     (),
    .qs     (mio_pad_attr_1_virtual_od_en_1_qs)
  );
  assign reg2hw.mio_pad_attr[1].virtual_od_en.qe = mio_pad_attr_1_qe;

  //   F[pull_en_1]: 2:2
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_1_pull_en_1 (
    .re     (mio_pad_attr_1_re),
    .we     (mio_pad_attr_1_gated_we),
    .wd     (mio_pad_attr_1_pull_en_1_wd),
    .d      (hw2reg.mio_pad_attr[1].pull_en.d),
    .qre    (),
    .qe     (mio_pad_attr_1_flds_we[2]),
    .q      (reg2hw.mio_pad_attr[1].pull_en.q),
    .ds     (),
    .qs     (mio_pad_attr_1_pull_en_1_qs)
  );
  assign reg2hw.mio_pad_attr[1].pull_en.qe = mio_pad_attr_1_qe;

  //   F[pull_select_1]: 3:3
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_1_pull_select_1 (
    .re     (mio_pad_attr_1_re),
    .we     (mio_pad_attr_1_gated_we),
    .wd     (mio_pad_attr_1_pull_select_1_wd),
    .d      (hw2reg.mio_pad_attr[1].pull_select.d),
    .qre    (),
    .qe     (mio_pad_attr_1_flds_we[3]),
    .q      (reg2hw.mio_pad_attr[1].pull_select.q),
    .ds     (),
    .qs     (mio_pad_attr_1_pull_select_1_qs)
  );
  assign reg2hw.mio_pad_attr[1].pull_select.qe = mio_pad_attr_1_qe;

  //   F[keeper_en_1]: 4:4
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_1_keeper_en_1 (
    .re     (mio_pad_attr_1_re),
    .we     (mio_pad_attr_1_gated_we),
    .wd     (mio_pad_attr_1_keeper_en_1_wd),
    .d      (hw2reg.mio_pad_attr[1].keeper_en.d),
    .qre    (),
    .qe     (mio_pad_attr_1_flds_we[4]),
    .q      (reg2hw.mio_pad_attr[1].keeper_en.q),
    .ds     (),
    .qs     (mio_pad_attr_1_keeper_en_1_qs)
  );
  assign reg2hw.mio_pad_attr[1].keeper_en.qe = mio_pad_attr_1_qe;

  //   F[schmitt_en_1]: 5:5
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_1_schmitt_en_1 (
    .re     (mio_pad_attr_1_re),
    .we     (mio_pad_attr_1_gated_we),
    .wd     (mio_pad_attr_1_schmitt_en_1_wd),
    .d      (hw2reg.mio_pad_attr[1].schmitt_en.d),
    .qre    (),
    .qe     (mio_pad_attr_1_flds_we[5]),
    .q      (reg2hw.mio_pad_attr[1].schmitt_en.q),
    .ds     (),
    .qs     (mio_pad_attr_1_schmitt_en_1_qs)
  );
  assign reg2hw.mio_pad_attr[1].schmitt_en.qe = mio_pad_attr_1_qe;

  //   F[od_en_1]: 6:6
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_1_od_en_1 (
    .re     (mio_pad_attr_1_re),
    .we     (mio_pad_attr_1_gated_we),
    .wd     (mio_pad_attr_1_od_en_1_wd),
    .d      (hw2reg.mio_pad_attr[1].od_en.d),
    .qre    (),
    .qe     (mio_pad_attr_1_flds_we[6]),
    .q      (reg2hw.mio_pad_attr[1].od_en.q),
    .ds     (),
    .qs     (mio_pad_attr_1_od_en_1_qs)
  );
  assign reg2hw.mio_pad_attr[1].od_en.qe = mio_pad_attr_1_qe;

  //   F[input_disable_1]: 7:7
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_1_input_disable_1 (
    .re     (mio_pad_attr_1_re),
    .we     (mio_pad_attr_1_gated_we),
    .wd     (mio_pad_attr_1_input_disable_1_wd),
    .d      (hw2reg.mio_pad_attr[1].input_disable.d),
    .qre    (),
    .qe     (mio_pad_attr_1_flds_we[7]),
    .q      (reg2hw.mio_pad_attr[1].input_disable.q),
    .ds     (),
    .qs     (mio_pad_attr_1_input_disable_1_qs)
  );
  assign reg2hw.mio_pad_attr[1].input_disable.qe = mio_pad_attr_1_qe;

  //   F[slew_rate_1]: 17:16
  prim_subreg_ext #(
    .DW    (2)
  ) u_mio_pad_attr_1_slew_rate_1 (
    .re     (mio_pad_attr_1_re),
    .we     (mio_pad_attr_1_gated_we),
    .wd     (mio_pad_attr_1_slew_rate_1_wd),
    .d      (hw2reg.mio_pad_attr[1].slew_rate.d),
    .qre    (),
    .qe     (mio_pad_attr_1_flds_we[8]),
    .q      (reg2hw.mio_pad_attr[1].slew_rate.q),
    .ds     (),
    .qs     (mio_pad_attr_1_slew_rate_1_qs)
  );
  assign reg2hw.mio_pad_attr[1].slew_rate.qe = mio_pad_attr_1_qe;

  //   F[drive_strength_1]: 23:20
  prim_subreg_ext #(
    .DW    (4)
  ) u_mio_pad_attr_1_drive_strength_1 (
    .re     (mio_pad_attr_1_re),
    .we     (mio_pad_attr_1_gated_we),
    .wd     (mio_pad_attr_1_drive_strength_1_wd),
    .d      (hw2reg.mio_pad_attr[1].drive_strength.d),
    .qre    (),
    .qe     (mio_pad_attr_1_flds_we[9]),
    .q      (reg2hw.mio_pad_attr[1].drive_strength.q),
    .ds     (),
    .qs     (mio_pad_attr_1_drive_strength_1_qs)
  );
  assign reg2hw.mio_pad_attr[1].drive_strength.qe = mio_pad_attr_1_qe;


  // Subregister 2 of Multireg mio_pad_attr
  // R[mio_pad_attr_2]: V(True)
  logic mio_pad_attr_2_qe;
  logic [9:0] mio_pad_attr_2_flds_we;
  assign mio_pad_attr_2_qe = &mio_pad_attr_2_flds_we;
  // Create REGWEN-gated WE signal
  logic mio_pad_attr_2_gated_we;
  assign mio_pad_attr_2_gated_we = mio_pad_attr_2_we & mio_pad_attr_regwen_2_qs;
  //   F[invert_2]: 0:0
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_2_invert_2 (
    .re     (mio_pad_attr_2_re),
    .we     (mio_pad_attr_2_gated_we),
    .wd     (mio_pad_attr_2_invert_2_wd),
    .d      (hw2reg.mio_pad_attr[2].invert.d),
    .qre    (),
    .qe     (mio_pad_attr_2_flds_we[0]),
    .q      (reg2hw.mio_pad_attr[2].invert.q),
    .ds     (),
    .qs     (mio_pad_attr_2_invert_2_qs)
  );
  assign reg2hw.mio_pad_attr[2].invert.qe = mio_pad_attr_2_qe;

  //   F[virtual_od_en_2]: 1:1
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_2_virtual_od_en_2 (
    .re     (mio_pad_attr_2_re),
    .we     (mio_pad_attr_2_gated_we),
    .wd     (mio_pad_attr_2_virtual_od_en_2_wd),
    .d      (hw2reg.mio_pad_attr[2].virtual_od_en.d),
    .qre    (),
    .qe     (mio_pad_attr_2_flds_we[1]),
    .q      (reg2hw.mio_pad_attr[2].virtual_od_en.q),
    .ds     (),
    .qs     (mio_pad_attr_2_virtual_od_en_2_qs)
  );
  assign reg2hw.mio_pad_attr[2].virtual_od_en.qe = mio_pad_attr_2_qe;

  //   F[pull_en_2]: 2:2
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_2_pull_en_2 (
    .re     (mio_pad_attr_2_re),
    .we     (mio_pad_attr_2_gated_we),
    .wd     (mio_pad_attr_2_pull_en_2_wd),
    .d      (hw2reg.mio_pad_attr[2].pull_en.d),
    .qre    (),
    .qe     (mio_pad_attr_2_flds_we[2]),
    .q      (reg2hw.mio_pad_attr[2].pull_en.q),
    .ds     (),
    .qs     (mio_pad_attr_2_pull_en_2_qs)
  );
  assign reg2hw.mio_pad_attr[2].pull_en.qe = mio_pad_attr_2_qe;

  //   F[pull_select_2]: 3:3
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_2_pull_select_2 (
    .re     (mio_pad_attr_2_re),
    .we     (mio_pad_attr_2_gated_we),
    .wd     (mio_pad_attr_2_pull_select_2_wd),
    .d      (hw2reg.mio_pad_attr[2].pull_select.d),
    .qre    (),
    .qe     (mio_pad_attr_2_flds_we[3]),
    .q      (reg2hw.mio_pad_attr[2].pull_select.q),
    .ds     (),
    .qs     (mio_pad_attr_2_pull_select_2_qs)
  );
  assign reg2hw.mio_pad_attr[2].pull_select.qe = mio_pad_attr_2_qe;

  //   F[keeper_en_2]: 4:4
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_2_keeper_en_2 (
    .re     (mio_pad_attr_2_re),
    .we     (mio_pad_attr_2_gated_we),
    .wd     (mio_pad_attr_2_keeper_en_2_wd),
    .d      (hw2reg.mio_pad_attr[2].keeper_en.d),
    .qre    (),
    .qe     (mio_pad_attr_2_flds_we[4]),
    .q      (reg2hw.mio_pad_attr[2].keeper_en.q),
    .ds     (),
    .qs     (mio_pad_attr_2_keeper_en_2_qs)
  );
  assign reg2hw.mio_pad_attr[2].keeper_en.qe = mio_pad_attr_2_qe;

  //   F[schmitt_en_2]: 5:5
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_2_schmitt_en_2 (
    .re     (mio_pad_attr_2_re),
    .we     (mio_pad_attr_2_gated_we),
    .wd     (mio_pad_attr_2_schmitt_en_2_wd),
    .d      (hw2reg.mio_pad_attr[2].schmitt_en.d),
    .qre    (),
    .qe     (mio_pad_attr_2_flds_we[5]),
    .q      (reg2hw.mio_pad_attr[2].schmitt_en.q),
    .ds     (),
    .qs     (mio_pad_attr_2_schmitt_en_2_qs)
  );
  assign reg2hw.mio_pad_attr[2].schmitt_en.qe = mio_pad_attr_2_qe;

  //   F[od_en_2]: 6:6
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_2_od_en_2 (
    .re     (mio_pad_attr_2_re),
    .we     (mio_pad_attr_2_gated_we),
    .wd     (mio_pad_attr_2_od_en_2_wd),
    .d      (hw2reg.mio_pad_attr[2].od_en.d),
    .qre    (),
    .qe     (mio_pad_attr_2_flds_we[6]),
    .q      (reg2hw.mio_pad_attr[2].od_en.q),
    .ds     (),
    .qs     (mio_pad_attr_2_od_en_2_qs)
  );
  assign reg2hw.mio_pad_attr[2].od_en.qe = mio_pad_attr_2_qe;

  //   F[input_disable_2]: 7:7
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_2_input_disable_2 (
    .re     (mio_pad_attr_2_re),
    .we     (mio_pad_attr_2_gated_we),
    .wd     (mio_pad_attr_2_input_disable_2_wd),
    .d      (hw2reg.mio_pad_attr[2].input_disable.d),
    .qre    (),
    .qe     (mio_pad_attr_2_flds_we[7]),
    .q      (reg2hw.mio_pad_attr[2].input_disable.q),
    .ds     (),
    .qs     (mio_pad_attr_2_input_disable_2_qs)
  );
  assign reg2hw.mio_pad_attr[2].input_disable.qe = mio_pad_attr_2_qe;

  //   F[slew_rate_2]: 17:16
  prim_subreg_ext #(
    .DW    (2)
  ) u_mio_pad_attr_2_slew_rate_2 (
    .re     (mio_pad_attr_2_re),
    .we     (mio_pad_attr_2_gated_we),
    .wd     (mio_pad_attr_2_slew_rate_2_wd),
    .d      (hw2reg.mio_pad_attr[2].slew_rate.d),
    .qre    (),
    .qe     (mio_pad_attr_2_flds_we[8]),
    .q      (reg2hw.mio_pad_attr[2].slew_rate.q),
    .ds     (),
    .qs     (mio_pad_attr_2_slew_rate_2_qs)
  );
  assign reg2hw.mio_pad_attr[2].slew_rate.qe = mio_pad_attr_2_qe;

  //   F[drive_strength_2]: 23:20
  prim_subreg_ext #(
    .DW    (4)
  ) u_mio_pad_attr_2_drive_strength_2 (
    .re     (mio_pad_attr_2_re),
    .we     (mio_pad_attr_2_gated_we),
    .wd     (mio_pad_attr_2_drive_strength_2_wd),
    .d      (hw2reg.mio_pad_attr[2].drive_strength.d),
    .qre    (),
    .qe     (mio_pad_attr_2_flds_we[9]),
    .q      (reg2hw.mio_pad_attr[2].drive_strength.q),
    .ds     (),
    .qs     (mio_pad_attr_2_drive_strength_2_qs)
  );
  assign reg2hw.mio_pad_attr[2].drive_strength.qe = mio_pad_attr_2_qe;


  // Subregister 3 of Multireg mio_pad_attr
  // R[mio_pad_attr_3]: V(True)
  logic mio_pad_attr_3_qe;
  logic [9:0] mio_pad_attr_3_flds_we;
  assign mio_pad_attr_3_qe = &mio_pad_attr_3_flds_we;
  // Create REGWEN-gated WE signal
  logic mio_pad_attr_3_gated_we;
  assign mio_pad_attr_3_gated_we = mio_pad_attr_3_we & mio_pad_attr_regwen_3_qs;
  //   F[invert_3]: 0:0
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_3_invert_3 (
    .re     (mio_pad_attr_3_re),
    .we     (mio_pad_attr_3_gated_we),
    .wd     (mio_pad_attr_3_invert_3_wd),
    .d      (hw2reg.mio_pad_attr[3].invert.d),
    .qre    (),
    .qe     (mio_pad_attr_3_flds_we[0]),
    .q      (reg2hw.mio_pad_attr[3].invert.q),
    .ds     (),
    .qs     (mio_pad_attr_3_invert_3_qs)
  );
  assign reg2hw.mio_pad_attr[3].invert.qe = mio_pad_attr_3_qe;

  //   F[virtual_od_en_3]: 1:1
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_3_virtual_od_en_3 (
    .re     (mio_pad_attr_3_re),
    .we     (mio_pad_attr_3_gated_we),
    .wd     (mio_pad_attr_3_virtual_od_en_3_wd),
    .d      (hw2reg.mio_pad_attr[3].virtual_od_en.d),
    .qre    (),
    .qe     (mio_pad_attr_3_flds_we[1]),
    .q      (reg2hw.mio_pad_attr[3].virtual_od_en.q),
    .ds     (),
    .qs     (mio_pad_attr_3_virtual_od_en_3_qs)
  );
  assign reg2hw.mio_pad_attr[3].virtual_od_en.qe = mio_pad_attr_3_qe;

  //   F[pull_en_3]: 2:2
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_3_pull_en_3 (
    .re     (mio_pad_attr_3_re),
    .we     (mio_pad_attr_3_gated_we),
    .wd     (mio_pad_attr_3_pull_en_3_wd),
    .d      (hw2reg.mio_pad_attr[3].pull_en.d),
    .qre    (),
    .qe     (mio_pad_attr_3_flds_we[2]),
    .q      (reg2hw.mio_pad_attr[3].pull_en.q),
    .ds     (),
    .qs     (mio_pad_attr_3_pull_en_3_qs)
  );
  assign reg2hw.mio_pad_attr[3].pull_en.qe = mio_pad_attr_3_qe;

  //   F[pull_select_3]: 3:3
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_3_pull_select_3 (
    .re     (mio_pad_attr_3_re),
    .we     (mio_pad_attr_3_gated_we),
    .wd     (mio_pad_attr_3_pull_select_3_wd),
    .d      (hw2reg.mio_pad_attr[3].pull_select.d),
    .qre    (),
    .qe     (mio_pad_attr_3_flds_we[3]),
    .q      (reg2hw.mio_pad_attr[3].pull_select.q),
    .ds     (),
    .qs     (mio_pad_attr_3_pull_select_3_qs)
  );
  assign reg2hw.mio_pad_attr[3].pull_select.qe = mio_pad_attr_3_qe;

  //   F[keeper_en_3]: 4:4
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_3_keeper_en_3 (
    .re     (mio_pad_attr_3_re),
    .we     (mio_pad_attr_3_gated_we),
    .wd     (mio_pad_attr_3_keeper_en_3_wd),
    .d      (hw2reg.mio_pad_attr[3].keeper_en.d),
    .qre    (),
    .qe     (mio_pad_attr_3_flds_we[4]),
    .q      (reg2hw.mio_pad_attr[3].keeper_en.q),
    .ds     (),
    .qs     (mio_pad_attr_3_keeper_en_3_qs)
  );
  assign reg2hw.mio_pad_attr[3].keeper_en.qe = mio_pad_attr_3_qe;

  //   F[schmitt_en_3]: 5:5
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_3_schmitt_en_3 (
    .re     (mio_pad_attr_3_re),
    .we     (mio_pad_attr_3_gated_we),
    .wd     (mio_pad_attr_3_schmitt_en_3_wd),
    .d      (hw2reg.mio_pad_attr[3].schmitt_en.d),
    .qre    (),
    .qe     (mio_pad_attr_3_flds_we[5]),
    .q      (reg2hw.mio_pad_attr[3].schmitt_en.q),
    .ds     (),
    .qs     (mio_pad_attr_3_schmitt_en_3_qs)
  );
  assign reg2hw.mio_pad_attr[3].schmitt_en.qe = mio_pad_attr_3_qe;

  //   F[od_en_3]: 6:6
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_3_od_en_3 (
    .re     (mio_pad_attr_3_re),
    .we     (mio_pad_attr_3_gated_we),
    .wd     (mio_pad_attr_3_od_en_3_wd),
    .d      (hw2reg.mio_pad_attr[3].od_en.d),
    .qre    (),
    .qe     (mio_pad_attr_3_flds_we[6]),
    .q      (reg2hw.mio_pad_attr[3].od_en.q),
    .ds     (),
    .qs     (mio_pad_attr_3_od_en_3_qs)
  );
  assign reg2hw.mio_pad_attr[3].od_en.qe = mio_pad_attr_3_qe;

  //   F[input_disable_3]: 7:7
  prim_subreg_ext #(
    .DW    (1)
  ) u_mio_pad_attr_3_input_disable_3 (
    .re     (mio_pad_attr_3_re),
    .we     (mio_pad_attr_3_gated_we),
    .wd     (mio_pad_attr_3_input_disable_3_wd),
    .d      (hw2reg.mio_pad_attr[3].input_disable.d),
    .qre    (),
    .qe     (mio_pad_attr_3_flds_we[7]),
    .q      (reg2hw.mio_pad_attr[3].input_disable.q),
    .ds     (),
    .qs     (mio_pad_attr_3_input_disable_3_qs)
  );
  assign reg2hw.mio_pad_attr[3].input_disable.qe = mio_pad_attr_3_qe;

  //   F[slew_rate_3]: 17:16
  prim_subreg_ext #(
    .DW    (2)
  ) u_mio_pad_attr_3_slew_rate_3 (
    .re     (mio_pad_attr_3_re),
    .we     (mio_pad_attr_3_gated_we),
    .wd     (mio_pad_attr_3_slew_rate_3_wd),
    .d      (hw2reg.mio_pad_attr[3].slew_rate.d),
    .qre    (),
    .qe     (mio_pad_attr_3_flds_we[8]),
    .q      (reg2hw.mio_pad_attr[3].slew_rate.q),
    .ds     (),
    .qs     (mio_pad_attr_3_slew_rate_3_qs)
  );
  assign reg2hw.mio_pad_attr[3].slew_rate.qe = mio_pad_attr_3_qe;

  //   F[drive_strength_3]: 23:20
  prim_subreg_ext #(
    .DW    (4)
  ) u_mio_pad_attr_3_drive_strength_3 (
    .re     (mio_pad_attr_3_re),
    .we     (mio_pad_attr_3_gated_we),
    .wd     (mio_pad_attr_3_drive_strength_3_wd),
    .d      (hw2reg.mio_pad_attr[3].drive_strength.d),
    .qre    (),
    .qe     (mio_pad_attr_3_flds_we[9]),
    .q      (reg2hw.mio_pad_attr[3].drive_strength.q),
    .ds     (),
    .qs     (mio_pad_attr_3_drive_strength_3_qs)
  );
  assign reg2hw.mio_pad_attr[3].drive_strength.qe = mio_pad_attr_3_qe;


  // Subregister 0 of Multireg dio_pad_attr_regwen
  // R[dio_pad_attr_regwen_0]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_dio_pad_attr_regwen_0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_attr_regwen_0_we),
    .wd     (dio_pad_attr_regwen_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_attr_regwen_0_qs)
  );


  // Subregister 1 of Multireg dio_pad_attr_regwen
  // R[dio_pad_attr_regwen_1]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_dio_pad_attr_regwen_1 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_attr_regwen_1_we),
    .wd     (dio_pad_attr_regwen_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_attr_regwen_1_qs)
  );


  // Subregister 2 of Multireg dio_pad_attr_regwen
  // R[dio_pad_attr_regwen_2]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_dio_pad_attr_regwen_2 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_attr_regwen_2_we),
    .wd     (dio_pad_attr_regwen_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_attr_regwen_2_qs)
  );


  // Subregister 3 of Multireg dio_pad_attr_regwen
  // R[dio_pad_attr_regwen_3]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_dio_pad_attr_regwen_3 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_attr_regwen_3_we),
    .wd     (dio_pad_attr_regwen_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_attr_regwen_3_qs)
  );


  // Subregister 4 of Multireg dio_pad_attr_regwen
  // R[dio_pad_attr_regwen_4]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_dio_pad_attr_regwen_4 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_attr_regwen_4_we),
    .wd     (dio_pad_attr_regwen_4_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_attr_regwen_4_qs)
  );


  // Subregister 5 of Multireg dio_pad_attr_regwen
  // R[dio_pad_attr_regwen_5]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_dio_pad_attr_regwen_5 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_attr_regwen_5_we),
    .wd     (dio_pad_attr_regwen_5_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_attr_regwen_5_qs)
  );


  // Subregister 0 of Multireg dio_pad_attr
  // R[dio_pad_attr_0]: V(True)
  logic dio_pad_attr_0_qe;
  logic [9:0] dio_pad_attr_0_flds_we;
  assign dio_pad_attr_0_qe = &dio_pad_attr_0_flds_we;
  // Create REGWEN-gated WE signal
  logic dio_pad_attr_0_gated_we;
  assign dio_pad_attr_0_gated_we = dio_pad_attr_0_we & dio_pad_attr_regwen_0_qs;
  //   F[invert_0]: 0:0
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_0_invert_0 (
    .re     (dio_pad_attr_0_re),
    .we     (dio_pad_attr_0_gated_we),
    .wd     (dio_pad_attr_0_invert_0_wd),
    .d      (hw2reg.dio_pad_attr[0].invert.d),
    .qre    (),
    .qe     (dio_pad_attr_0_flds_we[0]),
    .q      (reg2hw.dio_pad_attr[0].invert.q),
    .ds     (),
    .qs     (dio_pad_attr_0_invert_0_qs)
  );
  assign reg2hw.dio_pad_attr[0].invert.qe = dio_pad_attr_0_qe;

  //   F[virtual_od_en_0]: 1:1
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_0_virtual_od_en_0 (
    .re     (dio_pad_attr_0_re),
    .we     (dio_pad_attr_0_gated_we),
    .wd     (dio_pad_attr_0_virtual_od_en_0_wd),
    .d      (hw2reg.dio_pad_attr[0].virtual_od_en.d),
    .qre    (),
    .qe     (dio_pad_attr_0_flds_we[1]),
    .q      (reg2hw.dio_pad_attr[0].virtual_od_en.q),
    .ds     (),
    .qs     (dio_pad_attr_0_virtual_od_en_0_qs)
  );
  assign reg2hw.dio_pad_attr[0].virtual_od_en.qe = dio_pad_attr_0_qe;

  //   F[pull_en_0]: 2:2
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_0_pull_en_0 (
    .re     (dio_pad_attr_0_re),
    .we     (dio_pad_attr_0_gated_we),
    .wd     (dio_pad_attr_0_pull_en_0_wd),
    .d      (hw2reg.dio_pad_attr[0].pull_en.d),
    .qre    (),
    .qe     (dio_pad_attr_0_flds_we[2]),
    .q      (reg2hw.dio_pad_attr[0].pull_en.q),
    .ds     (),
    .qs     (dio_pad_attr_0_pull_en_0_qs)
  );
  assign reg2hw.dio_pad_attr[0].pull_en.qe = dio_pad_attr_0_qe;

  //   F[pull_select_0]: 3:3
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_0_pull_select_0 (
    .re     (dio_pad_attr_0_re),
    .we     (dio_pad_attr_0_gated_we),
    .wd     (dio_pad_attr_0_pull_select_0_wd),
    .d      (hw2reg.dio_pad_attr[0].pull_select.d),
    .qre    (),
    .qe     (dio_pad_attr_0_flds_we[3]),
    .q      (reg2hw.dio_pad_attr[0].pull_select.q),
    .ds     (),
    .qs     (dio_pad_attr_0_pull_select_0_qs)
  );
  assign reg2hw.dio_pad_attr[0].pull_select.qe = dio_pad_attr_0_qe;

  //   F[keeper_en_0]: 4:4
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_0_keeper_en_0 (
    .re     (dio_pad_attr_0_re),
    .we     (dio_pad_attr_0_gated_we),
    .wd     (dio_pad_attr_0_keeper_en_0_wd),
    .d      (hw2reg.dio_pad_attr[0].keeper_en.d),
    .qre    (),
    .qe     (dio_pad_attr_0_flds_we[4]),
    .q      (reg2hw.dio_pad_attr[0].keeper_en.q),
    .ds     (),
    .qs     (dio_pad_attr_0_keeper_en_0_qs)
  );
  assign reg2hw.dio_pad_attr[0].keeper_en.qe = dio_pad_attr_0_qe;

  //   F[schmitt_en_0]: 5:5
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_0_schmitt_en_0 (
    .re     (dio_pad_attr_0_re),
    .we     (dio_pad_attr_0_gated_we),
    .wd     (dio_pad_attr_0_schmitt_en_0_wd),
    .d      (hw2reg.dio_pad_attr[0].schmitt_en.d),
    .qre    (),
    .qe     (dio_pad_attr_0_flds_we[5]),
    .q      (reg2hw.dio_pad_attr[0].schmitt_en.q),
    .ds     (),
    .qs     (dio_pad_attr_0_schmitt_en_0_qs)
  );
  assign reg2hw.dio_pad_attr[0].schmitt_en.qe = dio_pad_attr_0_qe;

  //   F[od_en_0]: 6:6
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_0_od_en_0 (
    .re     (dio_pad_attr_0_re),
    .we     (dio_pad_attr_0_gated_we),
    .wd     (dio_pad_attr_0_od_en_0_wd),
    .d      (hw2reg.dio_pad_attr[0].od_en.d),
    .qre    (),
    .qe     (dio_pad_attr_0_flds_we[6]),
    .q      (reg2hw.dio_pad_attr[0].od_en.q),
    .ds     (),
    .qs     (dio_pad_attr_0_od_en_0_qs)
  );
  assign reg2hw.dio_pad_attr[0].od_en.qe = dio_pad_attr_0_qe;

  //   F[input_disable_0]: 7:7
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_0_input_disable_0 (
    .re     (dio_pad_attr_0_re),
    .we     (dio_pad_attr_0_gated_we),
    .wd     (dio_pad_attr_0_input_disable_0_wd),
    .d      (hw2reg.dio_pad_attr[0].input_disable.d),
    .qre    (),
    .qe     (dio_pad_attr_0_flds_we[7]),
    .q      (reg2hw.dio_pad_attr[0].input_disable.q),
    .ds     (),
    .qs     (dio_pad_attr_0_input_disable_0_qs)
  );
  assign reg2hw.dio_pad_attr[0].input_disable.qe = dio_pad_attr_0_qe;

  //   F[slew_rate_0]: 17:16
  prim_subreg_ext #(
    .DW    (2)
  ) u_dio_pad_attr_0_slew_rate_0 (
    .re     (dio_pad_attr_0_re),
    .we     (dio_pad_attr_0_gated_we),
    .wd     (dio_pad_attr_0_slew_rate_0_wd),
    .d      (hw2reg.dio_pad_attr[0].slew_rate.d),
    .qre    (),
    .qe     (dio_pad_attr_0_flds_we[8]),
    .q      (reg2hw.dio_pad_attr[0].slew_rate.q),
    .ds     (),
    .qs     (dio_pad_attr_0_slew_rate_0_qs)
  );
  assign reg2hw.dio_pad_attr[0].slew_rate.qe = dio_pad_attr_0_qe;

  //   F[drive_strength_0]: 23:20
  prim_subreg_ext #(
    .DW    (4)
  ) u_dio_pad_attr_0_drive_strength_0 (
    .re     (dio_pad_attr_0_re),
    .we     (dio_pad_attr_0_gated_we),
    .wd     (dio_pad_attr_0_drive_strength_0_wd),
    .d      (hw2reg.dio_pad_attr[0].drive_strength.d),
    .qre    (),
    .qe     (dio_pad_attr_0_flds_we[9]),
    .q      (reg2hw.dio_pad_attr[0].drive_strength.q),
    .ds     (),
    .qs     (dio_pad_attr_0_drive_strength_0_qs)
  );
  assign reg2hw.dio_pad_attr[0].drive_strength.qe = dio_pad_attr_0_qe;


  // Subregister 1 of Multireg dio_pad_attr
  // R[dio_pad_attr_1]: V(True)
  logic dio_pad_attr_1_qe;
  logic [9:0] dio_pad_attr_1_flds_we;
  assign dio_pad_attr_1_qe = &dio_pad_attr_1_flds_we;
  // Create REGWEN-gated WE signal
  logic dio_pad_attr_1_gated_we;
  assign dio_pad_attr_1_gated_we = dio_pad_attr_1_we & dio_pad_attr_regwen_1_qs;
  //   F[invert_1]: 0:0
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_1_invert_1 (
    .re     (dio_pad_attr_1_re),
    .we     (dio_pad_attr_1_gated_we),
    .wd     (dio_pad_attr_1_invert_1_wd),
    .d      (hw2reg.dio_pad_attr[1].invert.d),
    .qre    (),
    .qe     (dio_pad_attr_1_flds_we[0]),
    .q      (reg2hw.dio_pad_attr[1].invert.q),
    .ds     (),
    .qs     (dio_pad_attr_1_invert_1_qs)
  );
  assign reg2hw.dio_pad_attr[1].invert.qe = dio_pad_attr_1_qe;

  //   F[virtual_od_en_1]: 1:1
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_1_virtual_od_en_1 (
    .re     (dio_pad_attr_1_re),
    .we     (dio_pad_attr_1_gated_we),
    .wd     (dio_pad_attr_1_virtual_od_en_1_wd),
    .d      (hw2reg.dio_pad_attr[1].virtual_od_en.d),
    .qre    (),
    .qe     (dio_pad_attr_1_flds_we[1]),
    .q      (reg2hw.dio_pad_attr[1].virtual_od_en.q),
    .ds     (),
    .qs     (dio_pad_attr_1_virtual_od_en_1_qs)
  );
  assign reg2hw.dio_pad_attr[1].virtual_od_en.qe = dio_pad_attr_1_qe;

  //   F[pull_en_1]: 2:2
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_1_pull_en_1 (
    .re     (dio_pad_attr_1_re),
    .we     (dio_pad_attr_1_gated_we),
    .wd     (dio_pad_attr_1_pull_en_1_wd),
    .d      (hw2reg.dio_pad_attr[1].pull_en.d),
    .qre    (),
    .qe     (dio_pad_attr_1_flds_we[2]),
    .q      (reg2hw.dio_pad_attr[1].pull_en.q),
    .ds     (),
    .qs     (dio_pad_attr_1_pull_en_1_qs)
  );
  assign reg2hw.dio_pad_attr[1].pull_en.qe = dio_pad_attr_1_qe;

  //   F[pull_select_1]: 3:3
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_1_pull_select_1 (
    .re     (dio_pad_attr_1_re),
    .we     (dio_pad_attr_1_gated_we),
    .wd     (dio_pad_attr_1_pull_select_1_wd),
    .d      (hw2reg.dio_pad_attr[1].pull_select.d),
    .qre    (),
    .qe     (dio_pad_attr_1_flds_we[3]),
    .q      (reg2hw.dio_pad_attr[1].pull_select.q),
    .ds     (),
    .qs     (dio_pad_attr_1_pull_select_1_qs)
  );
  assign reg2hw.dio_pad_attr[1].pull_select.qe = dio_pad_attr_1_qe;

  //   F[keeper_en_1]: 4:4
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_1_keeper_en_1 (
    .re     (dio_pad_attr_1_re),
    .we     (dio_pad_attr_1_gated_we),
    .wd     (dio_pad_attr_1_keeper_en_1_wd),
    .d      (hw2reg.dio_pad_attr[1].keeper_en.d),
    .qre    (),
    .qe     (dio_pad_attr_1_flds_we[4]),
    .q      (reg2hw.dio_pad_attr[1].keeper_en.q),
    .ds     (),
    .qs     (dio_pad_attr_1_keeper_en_1_qs)
  );
  assign reg2hw.dio_pad_attr[1].keeper_en.qe = dio_pad_attr_1_qe;

  //   F[schmitt_en_1]: 5:5
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_1_schmitt_en_1 (
    .re     (dio_pad_attr_1_re),
    .we     (dio_pad_attr_1_gated_we),
    .wd     (dio_pad_attr_1_schmitt_en_1_wd),
    .d      (hw2reg.dio_pad_attr[1].schmitt_en.d),
    .qre    (),
    .qe     (dio_pad_attr_1_flds_we[5]),
    .q      (reg2hw.dio_pad_attr[1].schmitt_en.q),
    .ds     (),
    .qs     (dio_pad_attr_1_schmitt_en_1_qs)
  );
  assign reg2hw.dio_pad_attr[1].schmitt_en.qe = dio_pad_attr_1_qe;

  //   F[od_en_1]: 6:6
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_1_od_en_1 (
    .re     (dio_pad_attr_1_re),
    .we     (dio_pad_attr_1_gated_we),
    .wd     (dio_pad_attr_1_od_en_1_wd),
    .d      (hw2reg.dio_pad_attr[1].od_en.d),
    .qre    (),
    .qe     (dio_pad_attr_1_flds_we[6]),
    .q      (reg2hw.dio_pad_attr[1].od_en.q),
    .ds     (),
    .qs     (dio_pad_attr_1_od_en_1_qs)
  );
  assign reg2hw.dio_pad_attr[1].od_en.qe = dio_pad_attr_1_qe;

  //   F[input_disable_1]: 7:7
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_1_input_disable_1 (
    .re     (dio_pad_attr_1_re),
    .we     (dio_pad_attr_1_gated_we),
    .wd     (dio_pad_attr_1_input_disable_1_wd),
    .d      (hw2reg.dio_pad_attr[1].input_disable.d),
    .qre    (),
    .qe     (dio_pad_attr_1_flds_we[7]),
    .q      (reg2hw.dio_pad_attr[1].input_disable.q),
    .ds     (),
    .qs     (dio_pad_attr_1_input_disable_1_qs)
  );
  assign reg2hw.dio_pad_attr[1].input_disable.qe = dio_pad_attr_1_qe;

  //   F[slew_rate_1]: 17:16
  prim_subreg_ext #(
    .DW    (2)
  ) u_dio_pad_attr_1_slew_rate_1 (
    .re     (dio_pad_attr_1_re),
    .we     (dio_pad_attr_1_gated_we),
    .wd     (dio_pad_attr_1_slew_rate_1_wd),
    .d      (hw2reg.dio_pad_attr[1].slew_rate.d),
    .qre    (),
    .qe     (dio_pad_attr_1_flds_we[8]),
    .q      (reg2hw.dio_pad_attr[1].slew_rate.q),
    .ds     (),
    .qs     (dio_pad_attr_1_slew_rate_1_qs)
  );
  assign reg2hw.dio_pad_attr[1].slew_rate.qe = dio_pad_attr_1_qe;

  //   F[drive_strength_1]: 23:20
  prim_subreg_ext #(
    .DW    (4)
  ) u_dio_pad_attr_1_drive_strength_1 (
    .re     (dio_pad_attr_1_re),
    .we     (dio_pad_attr_1_gated_we),
    .wd     (dio_pad_attr_1_drive_strength_1_wd),
    .d      (hw2reg.dio_pad_attr[1].drive_strength.d),
    .qre    (),
    .qe     (dio_pad_attr_1_flds_we[9]),
    .q      (reg2hw.dio_pad_attr[1].drive_strength.q),
    .ds     (),
    .qs     (dio_pad_attr_1_drive_strength_1_qs)
  );
  assign reg2hw.dio_pad_attr[1].drive_strength.qe = dio_pad_attr_1_qe;


  // Subregister 2 of Multireg dio_pad_attr
  // R[dio_pad_attr_2]: V(True)
  logic dio_pad_attr_2_qe;
  logic [9:0] dio_pad_attr_2_flds_we;
  assign dio_pad_attr_2_qe = &dio_pad_attr_2_flds_we;
  // Create REGWEN-gated WE signal
  logic dio_pad_attr_2_gated_we;
  assign dio_pad_attr_2_gated_we = dio_pad_attr_2_we & dio_pad_attr_regwen_2_qs;
  //   F[invert_2]: 0:0
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_2_invert_2 (
    .re     (dio_pad_attr_2_re),
    .we     (dio_pad_attr_2_gated_we),
    .wd     (dio_pad_attr_2_invert_2_wd),
    .d      (hw2reg.dio_pad_attr[2].invert.d),
    .qre    (),
    .qe     (dio_pad_attr_2_flds_we[0]),
    .q      (reg2hw.dio_pad_attr[2].invert.q),
    .ds     (),
    .qs     (dio_pad_attr_2_invert_2_qs)
  );
  assign reg2hw.dio_pad_attr[2].invert.qe = dio_pad_attr_2_qe;

  //   F[virtual_od_en_2]: 1:1
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_2_virtual_od_en_2 (
    .re     (dio_pad_attr_2_re),
    .we     (dio_pad_attr_2_gated_we),
    .wd     (dio_pad_attr_2_virtual_od_en_2_wd),
    .d      (hw2reg.dio_pad_attr[2].virtual_od_en.d),
    .qre    (),
    .qe     (dio_pad_attr_2_flds_we[1]),
    .q      (reg2hw.dio_pad_attr[2].virtual_od_en.q),
    .ds     (),
    .qs     (dio_pad_attr_2_virtual_od_en_2_qs)
  );
  assign reg2hw.dio_pad_attr[2].virtual_od_en.qe = dio_pad_attr_2_qe;

  //   F[pull_en_2]: 2:2
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_2_pull_en_2 (
    .re     (dio_pad_attr_2_re),
    .we     (dio_pad_attr_2_gated_we),
    .wd     (dio_pad_attr_2_pull_en_2_wd),
    .d      (hw2reg.dio_pad_attr[2].pull_en.d),
    .qre    (),
    .qe     (dio_pad_attr_2_flds_we[2]),
    .q      (reg2hw.dio_pad_attr[2].pull_en.q),
    .ds     (),
    .qs     (dio_pad_attr_2_pull_en_2_qs)
  );
  assign reg2hw.dio_pad_attr[2].pull_en.qe = dio_pad_attr_2_qe;

  //   F[pull_select_2]: 3:3
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_2_pull_select_2 (
    .re     (dio_pad_attr_2_re),
    .we     (dio_pad_attr_2_gated_we),
    .wd     (dio_pad_attr_2_pull_select_2_wd),
    .d      (hw2reg.dio_pad_attr[2].pull_select.d),
    .qre    (),
    .qe     (dio_pad_attr_2_flds_we[3]),
    .q      (reg2hw.dio_pad_attr[2].pull_select.q),
    .ds     (),
    .qs     (dio_pad_attr_2_pull_select_2_qs)
  );
  assign reg2hw.dio_pad_attr[2].pull_select.qe = dio_pad_attr_2_qe;

  //   F[keeper_en_2]: 4:4
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_2_keeper_en_2 (
    .re     (dio_pad_attr_2_re),
    .we     (dio_pad_attr_2_gated_we),
    .wd     (dio_pad_attr_2_keeper_en_2_wd),
    .d      (hw2reg.dio_pad_attr[2].keeper_en.d),
    .qre    (),
    .qe     (dio_pad_attr_2_flds_we[4]),
    .q      (reg2hw.dio_pad_attr[2].keeper_en.q),
    .ds     (),
    .qs     (dio_pad_attr_2_keeper_en_2_qs)
  );
  assign reg2hw.dio_pad_attr[2].keeper_en.qe = dio_pad_attr_2_qe;

  //   F[schmitt_en_2]: 5:5
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_2_schmitt_en_2 (
    .re     (dio_pad_attr_2_re),
    .we     (dio_pad_attr_2_gated_we),
    .wd     (dio_pad_attr_2_schmitt_en_2_wd),
    .d      (hw2reg.dio_pad_attr[2].schmitt_en.d),
    .qre    (),
    .qe     (dio_pad_attr_2_flds_we[5]),
    .q      (reg2hw.dio_pad_attr[2].schmitt_en.q),
    .ds     (),
    .qs     (dio_pad_attr_2_schmitt_en_2_qs)
  );
  assign reg2hw.dio_pad_attr[2].schmitt_en.qe = dio_pad_attr_2_qe;

  //   F[od_en_2]: 6:6
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_2_od_en_2 (
    .re     (dio_pad_attr_2_re),
    .we     (dio_pad_attr_2_gated_we),
    .wd     (dio_pad_attr_2_od_en_2_wd),
    .d      (hw2reg.dio_pad_attr[2].od_en.d),
    .qre    (),
    .qe     (dio_pad_attr_2_flds_we[6]),
    .q      (reg2hw.dio_pad_attr[2].od_en.q),
    .ds     (),
    .qs     (dio_pad_attr_2_od_en_2_qs)
  );
  assign reg2hw.dio_pad_attr[2].od_en.qe = dio_pad_attr_2_qe;

  //   F[input_disable_2]: 7:7
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_2_input_disable_2 (
    .re     (dio_pad_attr_2_re),
    .we     (dio_pad_attr_2_gated_we),
    .wd     (dio_pad_attr_2_input_disable_2_wd),
    .d      (hw2reg.dio_pad_attr[2].input_disable.d),
    .qre    (),
    .qe     (dio_pad_attr_2_flds_we[7]),
    .q      (reg2hw.dio_pad_attr[2].input_disable.q),
    .ds     (),
    .qs     (dio_pad_attr_2_input_disable_2_qs)
  );
  assign reg2hw.dio_pad_attr[2].input_disable.qe = dio_pad_attr_2_qe;

  //   F[slew_rate_2]: 17:16
  prim_subreg_ext #(
    .DW    (2)
  ) u_dio_pad_attr_2_slew_rate_2 (
    .re     (dio_pad_attr_2_re),
    .we     (dio_pad_attr_2_gated_we),
    .wd     (dio_pad_attr_2_slew_rate_2_wd),
    .d      (hw2reg.dio_pad_attr[2].slew_rate.d),
    .qre    (),
    .qe     (dio_pad_attr_2_flds_we[8]),
    .q      (reg2hw.dio_pad_attr[2].slew_rate.q),
    .ds     (),
    .qs     (dio_pad_attr_2_slew_rate_2_qs)
  );
  assign reg2hw.dio_pad_attr[2].slew_rate.qe = dio_pad_attr_2_qe;

  //   F[drive_strength_2]: 23:20
  prim_subreg_ext #(
    .DW    (4)
  ) u_dio_pad_attr_2_drive_strength_2 (
    .re     (dio_pad_attr_2_re),
    .we     (dio_pad_attr_2_gated_we),
    .wd     (dio_pad_attr_2_drive_strength_2_wd),
    .d      (hw2reg.dio_pad_attr[2].drive_strength.d),
    .qre    (),
    .qe     (dio_pad_attr_2_flds_we[9]),
    .q      (reg2hw.dio_pad_attr[2].drive_strength.q),
    .ds     (),
    .qs     (dio_pad_attr_2_drive_strength_2_qs)
  );
  assign reg2hw.dio_pad_attr[2].drive_strength.qe = dio_pad_attr_2_qe;


  // Subregister 3 of Multireg dio_pad_attr
  // R[dio_pad_attr_3]: V(True)
  logic dio_pad_attr_3_qe;
  logic [9:0] dio_pad_attr_3_flds_we;
  assign dio_pad_attr_3_qe = &dio_pad_attr_3_flds_we;
  // Create REGWEN-gated WE signal
  logic dio_pad_attr_3_gated_we;
  assign dio_pad_attr_3_gated_we = dio_pad_attr_3_we & dio_pad_attr_regwen_3_qs;
  //   F[invert_3]: 0:0
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_3_invert_3 (
    .re     (dio_pad_attr_3_re),
    .we     (dio_pad_attr_3_gated_we),
    .wd     (dio_pad_attr_3_invert_3_wd),
    .d      (hw2reg.dio_pad_attr[3].invert.d),
    .qre    (),
    .qe     (dio_pad_attr_3_flds_we[0]),
    .q      (reg2hw.dio_pad_attr[3].invert.q),
    .ds     (),
    .qs     (dio_pad_attr_3_invert_3_qs)
  );
  assign reg2hw.dio_pad_attr[3].invert.qe = dio_pad_attr_3_qe;

  //   F[virtual_od_en_3]: 1:1
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_3_virtual_od_en_3 (
    .re     (dio_pad_attr_3_re),
    .we     (dio_pad_attr_3_gated_we),
    .wd     (dio_pad_attr_3_virtual_od_en_3_wd),
    .d      (hw2reg.dio_pad_attr[3].virtual_od_en.d),
    .qre    (),
    .qe     (dio_pad_attr_3_flds_we[1]),
    .q      (reg2hw.dio_pad_attr[3].virtual_od_en.q),
    .ds     (),
    .qs     (dio_pad_attr_3_virtual_od_en_3_qs)
  );
  assign reg2hw.dio_pad_attr[3].virtual_od_en.qe = dio_pad_attr_3_qe;

  //   F[pull_en_3]: 2:2
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_3_pull_en_3 (
    .re     (dio_pad_attr_3_re),
    .we     (dio_pad_attr_3_gated_we),
    .wd     (dio_pad_attr_3_pull_en_3_wd),
    .d      (hw2reg.dio_pad_attr[3].pull_en.d),
    .qre    (),
    .qe     (dio_pad_attr_3_flds_we[2]),
    .q      (reg2hw.dio_pad_attr[3].pull_en.q),
    .ds     (),
    .qs     (dio_pad_attr_3_pull_en_3_qs)
  );
  assign reg2hw.dio_pad_attr[3].pull_en.qe = dio_pad_attr_3_qe;

  //   F[pull_select_3]: 3:3
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_3_pull_select_3 (
    .re     (dio_pad_attr_3_re),
    .we     (dio_pad_attr_3_gated_we),
    .wd     (dio_pad_attr_3_pull_select_3_wd),
    .d      (hw2reg.dio_pad_attr[3].pull_select.d),
    .qre    (),
    .qe     (dio_pad_attr_3_flds_we[3]),
    .q      (reg2hw.dio_pad_attr[3].pull_select.q),
    .ds     (),
    .qs     (dio_pad_attr_3_pull_select_3_qs)
  );
  assign reg2hw.dio_pad_attr[3].pull_select.qe = dio_pad_attr_3_qe;

  //   F[keeper_en_3]: 4:4
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_3_keeper_en_3 (
    .re     (dio_pad_attr_3_re),
    .we     (dio_pad_attr_3_gated_we),
    .wd     (dio_pad_attr_3_keeper_en_3_wd),
    .d      (hw2reg.dio_pad_attr[3].keeper_en.d),
    .qre    (),
    .qe     (dio_pad_attr_3_flds_we[4]),
    .q      (reg2hw.dio_pad_attr[3].keeper_en.q),
    .ds     (),
    .qs     (dio_pad_attr_3_keeper_en_3_qs)
  );
  assign reg2hw.dio_pad_attr[3].keeper_en.qe = dio_pad_attr_3_qe;

  //   F[schmitt_en_3]: 5:5
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_3_schmitt_en_3 (
    .re     (dio_pad_attr_3_re),
    .we     (dio_pad_attr_3_gated_we),
    .wd     (dio_pad_attr_3_schmitt_en_3_wd),
    .d      (hw2reg.dio_pad_attr[3].schmitt_en.d),
    .qre    (),
    .qe     (dio_pad_attr_3_flds_we[5]),
    .q      (reg2hw.dio_pad_attr[3].schmitt_en.q),
    .ds     (),
    .qs     (dio_pad_attr_3_schmitt_en_3_qs)
  );
  assign reg2hw.dio_pad_attr[3].schmitt_en.qe = dio_pad_attr_3_qe;

  //   F[od_en_3]: 6:6
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_3_od_en_3 (
    .re     (dio_pad_attr_3_re),
    .we     (dio_pad_attr_3_gated_we),
    .wd     (dio_pad_attr_3_od_en_3_wd),
    .d      (hw2reg.dio_pad_attr[3].od_en.d),
    .qre    (),
    .qe     (dio_pad_attr_3_flds_we[6]),
    .q      (reg2hw.dio_pad_attr[3].od_en.q),
    .ds     (),
    .qs     (dio_pad_attr_3_od_en_3_qs)
  );
  assign reg2hw.dio_pad_attr[3].od_en.qe = dio_pad_attr_3_qe;

  //   F[input_disable_3]: 7:7
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_3_input_disable_3 (
    .re     (dio_pad_attr_3_re),
    .we     (dio_pad_attr_3_gated_we),
    .wd     (dio_pad_attr_3_input_disable_3_wd),
    .d      (hw2reg.dio_pad_attr[3].input_disable.d),
    .qre    (),
    .qe     (dio_pad_attr_3_flds_we[7]),
    .q      (reg2hw.dio_pad_attr[3].input_disable.q),
    .ds     (),
    .qs     (dio_pad_attr_3_input_disable_3_qs)
  );
  assign reg2hw.dio_pad_attr[3].input_disable.qe = dio_pad_attr_3_qe;

  //   F[slew_rate_3]: 17:16
  prim_subreg_ext #(
    .DW    (2)
  ) u_dio_pad_attr_3_slew_rate_3 (
    .re     (dio_pad_attr_3_re),
    .we     (dio_pad_attr_3_gated_we),
    .wd     (dio_pad_attr_3_slew_rate_3_wd),
    .d      (hw2reg.dio_pad_attr[3].slew_rate.d),
    .qre    (),
    .qe     (dio_pad_attr_3_flds_we[8]),
    .q      (reg2hw.dio_pad_attr[3].slew_rate.q),
    .ds     (),
    .qs     (dio_pad_attr_3_slew_rate_3_qs)
  );
  assign reg2hw.dio_pad_attr[3].slew_rate.qe = dio_pad_attr_3_qe;

  //   F[drive_strength_3]: 23:20
  prim_subreg_ext #(
    .DW    (4)
  ) u_dio_pad_attr_3_drive_strength_3 (
    .re     (dio_pad_attr_3_re),
    .we     (dio_pad_attr_3_gated_we),
    .wd     (dio_pad_attr_3_drive_strength_3_wd),
    .d      (hw2reg.dio_pad_attr[3].drive_strength.d),
    .qre    (),
    .qe     (dio_pad_attr_3_flds_we[9]),
    .q      (reg2hw.dio_pad_attr[3].drive_strength.q),
    .ds     (),
    .qs     (dio_pad_attr_3_drive_strength_3_qs)
  );
  assign reg2hw.dio_pad_attr[3].drive_strength.qe = dio_pad_attr_3_qe;


  // Subregister 4 of Multireg dio_pad_attr
  // R[dio_pad_attr_4]: V(True)
  logic dio_pad_attr_4_qe;
  logic [9:0] dio_pad_attr_4_flds_we;
  assign dio_pad_attr_4_qe = &dio_pad_attr_4_flds_we;
  // Create REGWEN-gated WE signal
  logic dio_pad_attr_4_gated_we;
  assign dio_pad_attr_4_gated_we = dio_pad_attr_4_we & dio_pad_attr_regwen_4_qs;
  //   F[invert_4]: 0:0
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_4_invert_4 (
    .re     (dio_pad_attr_4_re),
    .we     (dio_pad_attr_4_gated_we),
    .wd     (dio_pad_attr_4_invert_4_wd),
    .d      (hw2reg.dio_pad_attr[4].invert.d),
    .qre    (),
    .qe     (dio_pad_attr_4_flds_we[0]),
    .q      (reg2hw.dio_pad_attr[4].invert.q),
    .ds     (),
    .qs     (dio_pad_attr_4_invert_4_qs)
  );
  assign reg2hw.dio_pad_attr[4].invert.qe = dio_pad_attr_4_qe;

  //   F[virtual_od_en_4]: 1:1
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_4_virtual_od_en_4 (
    .re     (dio_pad_attr_4_re),
    .we     (dio_pad_attr_4_gated_we),
    .wd     (dio_pad_attr_4_virtual_od_en_4_wd),
    .d      (hw2reg.dio_pad_attr[4].virtual_od_en.d),
    .qre    (),
    .qe     (dio_pad_attr_4_flds_we[1]),
    .q      (reg2hw.dio_pad_attr[4].virtual_od_en.q),
    .ds     (),
    .qs     (dio_pad_attr_4_virtual_od_en_4_qs)
  );
  assign reg2hw.dio_pad_attr[4].virtual_od_en.qe = dio_pad_attr_4_qe;

  //   F[pull_en_4]: 2:2
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_4_pull_en_4 (
    .re     (dio_pad_attr_4_re),
    .we     (dio_pad_attr_4_gated_we),
    .wd     (dio_pad_attr_4_pull_en_4_wd),
    .d      (hw2reg.dio_pad_attr[4].pull_en.d),
    .qre    (),
    .qe     (dio_pad_attr_4_flds_we[2]),
    .q      (reg2hw.dio_pad_attr[4].pull_en.q),
    .ds     (),
    .qs     (dio_pad_attr_4_pull_en_4_qs)
  );
  assign reg2hw.dio_pad_attr[4].pull_en.qe = dio_pad_attr_4_qe;

  //   F[pull_select_4]: 3:3
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_4_pull_select_4 (
    .re     (dio_pad_attr_4_re),
    .we     (dio_pad_attr_4_gated_we),
    .wd     (dio_pad_attr_4_pull_select_4_wd),
    .d      (hw2reg.dio_pad_attr[4].pull_select.d),
    .qre    (),
    .qe     (dio_pad_attr_4_flds_we[3]),
    .q      (reg2hw.dio_pad_attr[4].pull_select.q),
    .ds     (),
    .qs     (dio_pad_attr_4_pull_select_4_qs)
  );
  assign reg2hw.dio_pad_attr[4].pull_select.qe = dio_pad_attr_4_qe;

  //   F[keeper_en_4]: 4:4
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_4_keeper_en_4 (
    .re     (dio_pad_attr_4_re),
    .we     (dio_pad_attr_4_gated_we),
    .wd     (dio_pad_attr_4_keeper_en_4_wd),
    .d      (hw2reg.dio_pad_attr[4].keeper_en.d),
    .qre    (),
    .qe     (dio_pad_attr_4_flds_we[4]),
    .q      (reg2hw.dio_pad_attr[4].keeper_en.q),
    .ds     (),
    .qs     (dio_pad_attr_4_keeper_en_4_qs)
  );
  assign reg2hw.dio_pad_attr[4].keeper_en.qe = dio_pad_attr_4_qe;

  //   F[schmitt_en_4]: 5:5
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_4_schmitt_en_4 (
    .re     (dio_pad_attr_4_re),
    .we     (dio_pad_attr_4_gated_we),
    .wd     (dio_pad_attr_4_schmitt_en_4_wd),
    .d      (hw2reg.dio_pad_attr[4].schmitt_en.d),
    .qre    (),
    .qe     (dio_pad_attr_4_flds_we[5]),
    .q      (reg2hw.dio_pad_attr[4].schmitt_en.q),
    .ds     (),
    .qs     (dio_pad_attr_4_schmitt_en_4_qs)
  );
  assign reg2hw.dio_pad_attr[4].schmitt_en.qe = dio_pad_attr_4_qe;

  //   F[od_en_4]: 6:6
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_4_od_en_4 (
    .re     (dio_pad_attr_4_re),
    .we     (dio_pad_attr_4_gated_we),
    .wd     (dio_pad_attr_4_od_en_4_wd),
    .d      (hw2reg.dio_pad_attr[4].od_en.d),
    .qre    (),
    .qe     (dio_pad_attr_4_flds_we[6]),
    .q      (reg2hw.dio_pad_attr[4].od_en.q),
    .ds     (),
    .qs     (dio_pad_attr_4_od_en_4_qs)
  );
  assign reg2hw.dio_pad_attr[4].od_en.qe = dio_pad_attr_4_qe;

  //   F[input_disable_4]: 7:7
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_4_input_disable_4 (
    .re     (dio_pad_attr_4_re),
    .we     (dio_pad_attr_4_gated_we),
    .wd     (dio_pad_attr_4_input_disable_4_wd),
    .d      (hw2reg.dio_pad_attr[4].input_disable.d),
    .qre    (),
    .qe     (dio_pad_attr_4_flds_we[7]),
    .q      (reg2hw.dio_pad_attr[4].input_disable.q),
    .ds     (),
    .qs     (dio_pad_attr_4_input_disable_4_qs)
  );
  assign reg2hw.dio_pad_attr[4].input_disable.qe = dio_pad_attr_4_qe;

  //   F[slew_rate_4]: 17:16
  prim_subreg_ext #(
    .DW    (2)
  ) u_dio_pad_attr_4_slew_rate_4 (
    .re     (dio_pad_attr_4_re),
    .we     (dio_pad_attr_4_gated_we),
    .wd     (dio_pad_attr_4_slew_rate_4_wd),
    .d      (hw2reg.dio_pad_attr[4].slew_rate.d),
    .qre    (),
    .qe     (dio_pad_attr_4_flds_we[8]),
    .q      (reg2hw.dio_pad_attr[4].slew_rate.q),
    .ds     (),
    .qs     (dio_pad_attr_4_slew_rate_4_qs)
  );
  assign reg2hw.dio_pad_attr[4].slew_rate.qe = dio_pad_attr_4_qe;

  //   F[drive_strength_4]: 23:20
  prim_subreg_ext #(
    .DW    (4)
  ) u_dio_pad_attr_4_drive_strength_4 (
    .re     (dio_pad_attr_4_re),
    .we     (dio_pad_attr_4_gated_we),
    .wd     (dio_pad_attr_4_drive_strength_4_wd),
    .d      (hw2reg.dio_pad_attr[4].drive_strength.d),
    .qre    (),
    .qe     (dio_pad_attr_4_flds_we[9]),
    .q      (reg2hw.dio_pad_attr[4].drive_strength.q),
    .ds     (),
    .qs     (dio_pad_attr_4_drive_strength_4_qs)
  );
  assign reg2hw.dio_pad_attr[4].drive_strength.qe = dio_pad_attr_4_qe;


  // Subregister 5 of Multireg dio_pad_attr
  // R[dio_pad_attr_5]: V(True)
  logic dio_pad_attr_5_qe;
  logic [9:0] dio_pad_attr_5_flds_we;
  assign dio_pad_attr_5_qe = &dio_pad_attr_5_flds_we;
  // Create REGWEN-gated WE signal
  logic dio_pad_attr_5_gated_we;
  assign dio_pad_attr_5_gated_we = dio_pad_attr_5_we & dio_pad_attr_regwen_5_qs;
  //   F[invert_5]: 0:0
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_5_invert_5 (
    .re     (dio_pad_attr_5_re),
    .we     (dio_pad_attr_5_gated_we),
    .wd     (dio_pad_attr_5_invert_5_wd),
    .d      (hw2reg.dio_pad_attr[5].invert.d),
    .qre    (),
    .qe     (dio_pad_attr_5_flds_we[0]),
    .q      (reg2hw.dio_pad_attr[5].invert.q),
    .ds     (),
    .qs     (dio_pad_attr_5_invert_5_qs)
  );
  assign reg2hw.dio_pad_attr[5].invert.qe = dio_pad_attr_5_qe;

  //   F[virtual_od_en_5]: 1:1
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_5_virtual_od_en_5 (
    .re     (dio_pad_attr_5_re),
    .we     (dio_pad_attr_5_gated_we),
    .wd     (dio_pad_attr_5_virtual_od_en_5_wd),
    .d      (hw2reg.dio_pad_attr[5].virtual_od_en.d),
    .qre    (),
    .qe     (dio_pad_attr_5_flds_we[1]),
    .q      (reg2hw.dio_pad_attr[5].virtual_od_en.q),
    .ds     (),
    .qs     (dio_pad_attr_5_virtual_od_en_5_qs)
  );
  assign reg2hw.dio_pad_attr[5].virtual_od_en.qe = dio_pad_attr_5_qe;

  //   F[pull_en_5]: 2:2
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_5_pull_en_5 (
    .re     (dio_pad_attr_5_re),
    .we     (dio_pad_attr_5_gated_we),
    .wd     (dio_pad_attr_5_pull_en_5_wd),
    .d      (hw2reg.dio_pad_attr[5].pull_en.d),
    .qre    (),
    .qe     (dio_pad_attr_5_flds_we[2]),
    .q      (reg2hw.dio_pad_attr[5].pull_en.q),
    .ds     (),
    .qs     (dio_pad_attr_5_pull_en_5_qs)
  );
  assign reg2hw.dio_pad_attr[5].pull_en.qe = dio_pad_attr_5_qe;

  //   F[pull_select_5]: 3:3
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_5_pull_select_5 (
    .re     (dio_pad_attr_5_re),
    .we     (dio_pad_attr_5_gated_we),
    .wd     (dio_pad_attr_5_pull_select_5_wd),
    .d      (hw2reg.dio_pad_attr[5].pull_select.d),
    .qre    (),
    .qe     (dio_pad_attr_5_flds_we[3]),
    .q      (reg2hw.dio_pad_attr[5].pull_select.q),
    .ds     (),
    .qs     (dio_pad_attr_5_pull_select_5_qs)
  );
  assign reg2hw.dio_pad_attr[5].pull_select.qe = dio_pad_attr_5_qe;

  //   F[keeper_en_5]: 4:4
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_5_keeper_en_5 (
    .re     (dio_pad_attr_5_re),
    .we     (dio_pad_attr_5_gated_we),
    .wd     (dio_pad_attr_5_keeper_en_5_wd),
    .d      (hw2reg.dio_pad_attr[5].keeper_en.d),
    .qre    (),
    .qe     (dio_pad_attr_5_flds_we[4]),
    .q      (reg2hw.dio_pad_attr[5].keeper_en.q),
    .ds     (),
    .qs     (dio_pad_attr_5_keeper_en_5_qs)
  );
  assign reg2hw.dio_pad_attr[5].keeper_en.qe = dio_pad_attr_5_qe;

  //   F[schmitt_en_5]: 5:5
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_5_schmitt_en_5 (
    .re     (dio_pad_attr_5_re),
    .we     (dio_pad_attr_5_gated_we),
    .wd     (dio_pad_attr_5_schmitt_en_5_wd),
    .d      (hw2reg.dio_pad_attr[5].schmitt_en.d),
    .qre    (),
    .qe     (dio_pad_attr_5_flds_we[5]),
    .q      (reg2hw.dio_pad_attr[5].schmitt_en.q),
    .ds     (),
    .qs     (dio_pad_attr_5_schmitt_en_5_qs)
  );
  assign reg2hw.dio_pad_attr[5].schmitt_en.qe = dio_pad_attr_5_qe;

  //   F[od_en_5]: 6:6
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_5_od_en_5 (
    .re     (dio_pad_attr_5_re),
    .we     (dio_pad_attr_5_gated_we),
    .wd     (dio_pad_attr_5_od_en_5_wd),
    .d      (hw2reg.dio_pad_attr[5].od_en.d),
    .qre    (),
    .qe     (dio_pad_attr_5_flds_we[6]),
    .q      (reg2hw.dio_pad_attr[5].od_en.q),
    .ds     (),
    .qs     (dio_pad_attr_5_od_en_5_qs)
  );
  assign reg2hw.dio_pad_attr[5].od_en.qe = dio_pad_attr_5_qe;

  //   F[input_disable_5]: 7:7
  prim_subreg_ext #(
    .DW    (1)
  ) u_dio_pad_attr_5_input_disable_5 (
    .re     (dio_pad_attr_5_re),
    .we     (dio_pad_attr_5_gated_we),
    .wd     (dio_pad_attr_5_input_disable_5_wd),
    .d      (hw2reg.dio_pad_attr[5].input_disable.d),
    .qre    (),
    .qe     (dio_pad_attr_5_flds_we[7]),
    .q      (reg2hw.dio_pad_attr[5].input_disable.q),
    .ds     (),
    .qs     (dio_pad_attr_5_input_disable_5_qs)
  );
  assign reg2hw.dio_pad_attr[5].input_disable.qe = dio_pad_attr_5_qe;

  //   F[slew_rate_5]: 17:16
  prim_subreg_ext #(
    .DW    (2)
  ) u_dio_pad_attr_5_slew_rate_5 (
    .re     (dio_pad_attr_5_re),
    .we     (dio_pad_attr_5_gated_we),
    .wd     (dio_pad_attr_5_slew_rate_5_wd),
    .d      (hw2reg.dio_pad_attr[5].slew_rate.d),
    .qre    (),
    .qe     (dio_pad_attr_5_flds_we[8]),
    .q      (reg2hw.dio_pad_attr[5].slew_rate.q),
    .ds     (),
    .qs     (dio_pad_attr_5_slew_rate_5_qs)
  );
  assign reg2hw.dio_pad_attr[5].slew_rate.qe = dio_pad_attr_5_qe;

  //   F[drive_strength_5]: 23:20
  prim_subreg_ext #(
    .DW    (4)
  ) u_dio_pad_attr_5_drive_strength_5 (
    .re     (dio_pad_attr_5_re),
    .we     (dio_pad_attr_5_gated_we),
    .wd     (dio_pad_attr_5_drive_strength_5_wd),
    .d      (hw2reg.dio_pad_attr[5].drive_strength.d),
    .qre    (),
    .qe     (dio_pad_attr_5_flds_we[9]),
    .q      (reg2hw.dio_pad_attr[5].drive_strength.q),
    .ds     (),
    .qs     (dio_pad_attr_5_drive_strength_5_qs)
  );
  assign reg2hw.dio_pad_attr[5].drive_strength.qe = dio_pad_attr_5_qe;


  // Subregister 0 of Multireg mio_pad_sleep_status
  // R[mio_pad_sleep_status]: V(False)
  //   F[en_0]: 0:0
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_mio_pad_sleep_status_en_0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_pad_sleep_status_we),
    .wd     (mio_pad_sleep_status_en_0_wd),

    // from internal hardware
    .de     (hw2reg.mio_pad_sleep_status[0].de),
    .d      (hw2reg.mio_pad_sleep_status[0].d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mio_pad_sleep_status[0].q),
    .ds     (),

    // to register interface (read)
    .qs     (mio_pad_sleep_status_en_0_qs)
  );

  //   F[en_1]: 1:1
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_mio_pad_sleep_status_en_1 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_pad_sleep_status_we),
    .wd     (mio_pad_sleep_status_en_1_wd),

    // from internal hardware
    .de     (hw2reg.mio_pad_sleep_status[1].de),
    .d      (hw2reg.mio_pad_sleep_status[1].d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mio_pad_sleep_status[1].q),
    .ds     (),

    // to register interface (read)
    .qs     (mio_pad_sleep_status_en_1_qs)
  );

  //   F[en_2]: 2:2
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_mio_pad_sleep_status_en_2 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_pad_sleep_status_we),
    .wd     (mio_pad_sleep_status_en_2_wd),

    // from internal hardware
    .de     (hw2reg.mio_pad_sleep_status[2].de),
    .d      (hw2reg.mio_pad_sleep_status[2].d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mio_pad_sleep_status[2].q),
    .ds     (),

    // to register interface (read)
    .qs     (mio_pad_sleep_status_en_2_qs)
  );

  //   F[en_3]: 3:3
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_mio_pad_sleep_status_en_3 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_pad_sleep_status_we),
    .wd     (mio_pad_sleep_status_en_3_wd),

    // from internal hardware
    .de     (hw2reg.mio_pad_sleep_status[3].de),
    .d      (hw2reg.mio_pad_sleep_status[3].d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mio_pad_sleep_status[3].q),
    .ds     (),

    // to register interface (read)
    .qs     (mio_pad_sleep_status_en_3_qs)
  );


  // Subregister 0 of Multireg mio_pad_sleep_regwen
  // R[mio_pad_sleep_regwen_0]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_mio_pad_sleep_regwen_0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_pad_sleep_regwen_0_we),
    .wd     (mio_pad_sleep_regwen_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (mio_pad_sleep_regwen_0_qs)
  );


  // Subregister 1 of Multireg mio_pad_sleep_regwen
  // R[mio_pad_sleep_regwen_1]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_mio_pad_sleep_regwen_1 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_pad_sleep_regwen_1_we),
    .wd     (mio_pad_sleep_regwen_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (mio_pad_sleep_regwen_1_qs)
  );


  // Subregister 2 of Multireg mio_pad_sleep_regwen
  // R[mio_pad_sleep_regwen_2]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_mio_pad_sleep_regwen_2 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_pad_sleep_regwen_2_we),
    .wd     (mio_pad_sleep_regwen_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (mio_pad_sleep_regwen_2_qs)
  );


  // Subregister 3 of Multireg mio_pad_sleep_regwen
  // R[mio_pad_sleep_regwen_3]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_mio_pad_sleep_regwen_3 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_pad_sleep_regwen_3_we),
    .wd     (mio_pad_sleep_regwen_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (mio_pad_sleep_regwen_3_qs)
  );


  // Subregister 0 of Multireg mio_pad_sleep_en
  // R[mio_pad_sleep_en_0]: V(False)
  // Create REGWEN-gated WE signal
  logic mio_pad_sleep_en_0_gated_we;
  assign mio_pad_sleep_en_0_gated_we = mio_pad_sleep_en_0_we & mio_pad_sleep_regwen_0_qs;
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_mio_pad_sleep_en_0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_pad_sleep_en_0_gated_we),
    .wd     (mio_pad_sleep_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mio_pad_sleep_en[0].q),
    .ds     (),

    // to register interface (read)
    .qs     (mio_pad_sleep_en_0_qs)
  );


  // Subregister 1 of Multireg mio_pad_sleep_en
  // R[mio_pad_sleep_en_1]: V(False)
  // Create REGWEN-gated WE signal
  logic mio_pad_sleep_en_1_gated_we;
  assign mio_pad_sleep_en_1_gated_we = mio_pad_sleep_en_1_we & mio_pad_sleep_regwen_1_qs;
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_mio_pad_sleep_en_1 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_pad_sleep_en_1_gated_we),
    .wd     (mio_pad_sleep_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mio_pad_sleep_en[1].q),
    .ds     (),

    // to register interface (read)
    .qs     (mio_pad_sleep_en_1_qs)
  );


  // Subregister 2 of Multireg mio_pad_sleep_en
  // R[mio_pad_sleep_en_2]: V(False)
  // Create REGWEN-gated WE signal
  logic mio_pad_sleep_en_2_gated_we;
  assign mio_pad_sleep_en_2_gated_we = mio_pad_sleep_en_2_we & mio_pad_sleep_regwen_2_qs;
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_mio_pad_sleep_en_2 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_pad_sleep_en_2_gated_we),
    .wd     (mio_pad_sleep_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mio_pad_sleep_en[2].q),
    .ds     (),

    // to register interface (read)
    .qs     (mio_pad_sleep_en_2_qs)
  );


  // Subregister 3 of Multireg mio_pad_sleep_en
  // R[mio_pad_sleep_en_3]: V(False)
  // Create REGWEN-gated WE signal
  logic mio_pad_sleep_en_3_gated_we;
  assign mio_pad_sleep_en_3_gated_we = mio_pad_sleep_en_3_we & mio_pad_sleep_regwen_3_qs;
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_mio_pad_sleep_en_3 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_pad_sleep_en_3_gated_we),
    .wd     (mio_pad_sleep_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mio_pad_sleep_en[3].q),
    .ds     (),

    // to register interface (read)
    .qs     (mio_pad_sleep_en_3_qs)
  );


  // Subregister 0 of Multireg mio_pad_sleep_mode
  // R[mio_pad_sleep_mode_0]: V(False)
  // Create REGWEN-gated WE signal
  logic mio_pad_sleep_mode_0_gated_we;
  assign mio_pad_sleep_mode_0_gated_we = mio_pad_sleep_mode_0_we & mio_pad_sleep_regwen_0_qs;
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h2),
    .Mubi    (1'b0)
  ) u_mio_pad_sleep_mode_0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_pad_sleep_mode_0_gated_we),
    .wd     (mio_pad_sleep_mode_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mio_pad_sleep_mode[0].q),
    .ds     (),

    // to register interface (read)
    .qs     (mio_pad_sleep_mode_0_qs)
  );


  // Subregister 1 of Multireg mio_pad_sleep_mode
  // R[mio_pad_sleep_mode_1]: V(False)
  // Create REGWEN-gated WE signal
  logic mio_pad_sleep_mode_1_gated_we;
  assign mio_pad_sleep_mode_1_gated_we = mio_pad_sleep_mode_1_we & mio_pad_sleep_regwen_1_qs;
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h2),
    .Mubi    (1'b0)
  ) u_mio_pad_sleep_mode_1 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_pad_sleep_mode_1_gated_we),
    .wd     (mio_pad_sleep_mode_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mio_pad_sleep_mode[1].q),
    .ds     (),

    // to register interface (read)
    .qs     (mio_pad_sleep_mode_1_qs)
  );


  // Subregister 2 of Multireg mio_pad_sleep_mode
  // R[mio_pad_sleep_mode_2]: V(False)
  // Create REGWEN-gated WE signal
  logic mio_pad_sleep_mode_2_gated_we;
  assign mio_pad_sleep_mode_2_gated_we = mio_pad_sleep_mode_2_we & mio_pad_sleep_regwen_2_qs;
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h2),
    .Mubi    (1'b0)
  ) u_mio_pad_sleep_mode_2 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_pad_sleep_mode_2_gated_we),
    .wd     (mio_pad_sleep_mode_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mio_pad_sleep_mode[2].q),
    .ds     (),

    // to register interface (read)
    .qs     (mio_pad_sleep_mode_2_qs)
  );


  // Subregister 3 of Multireg mio_pad_sleep_mode
  // R[mio_pad_sleep_mode_3]: V(False)
  // Create REGWEN-gated WE signal
  logic mio_pad_sleep_mode_3_gated_we;
  assign mio_pad_sleep_mode_3_gated_we = mio_pad_sleep_mode_3_we & mio_pad_sleep_regwen_3_qs;
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h2),
    .Mubi    (1'b0)
  ) u_mio_pad_sleep_mode_3 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (mio_pad_sleep_mode_3_gated_we),
    .wd     (mio_pad_sleep_mode_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mio_pad_sleep_mode[3].q),
    .ds     (),

    // to register interface (read)
    .qs     (mio_pad_sleep_mode_3_qs)
  );


  // Subregister 0 of Multireg dio_pad_sleep_status
  // R[dio_pad_sleep_status]: V(False)
  //   F[en_0]: 0:0
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_status_en_0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_status_we),
    .wd     (dio_pad_sleep_status_en_0_wd),

    // from internal hardware
    .de     (hw2reg.dio_pad_sleep_status[0].de),
    .d      (hw2reg.dio_pad_sleep_status[0].d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.dio_pad_sleep_status[0].q),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_status_en_0_qs)
  );

  //   F[en_1]: 1:1
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_status_en_1 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_status_we),
    .wd     (dio_pad_sleep_status_en_1_wd),

    // from internal hardware
    .de     (hw2reg.dio_pad_sleep_status[1].de),
    .d      (hw2reg.dio_pad_sleep_status[1].d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.dio_pad_sleep_status[1].q),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_status_en_1_qs)
  );

  //   F[en_2]: 2:2
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_status_en_2 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_status_we),
    .wd     (dio_pad_sleep_status_en_2_wd),

    // from internal hardware
    .de     (hw2reg.dio_pad_sleep_status[2].de),
    .d      (hw2reg.dio_pad_sleep_status[2].d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.dio_pad_sleep_status[2].q),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_status_en_2_qs)
  );

  //   F[en_3]: 3:3
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_status_en_3 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_status_we),
    .wd     (dio_pad_sleep_status_en_3_wd),

    // from internal hardware
    .de     (hw2reg.dio_pad_sleep_status[3].de),
    .d      (hw2reg.dio_pad_sleep_status[3].d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.dio_pad_sleep_status[3].q),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_status_en_3_qs)
  );

  //   F[en_4]: 4:4
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_status_en_4 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_status_we),
    .wd     (dio_pad_sleep_status_en_4_wd),

    // from internal hardware
    .de     (hw2reg.dio_pad_sleep_status[4].de),
    .d      (hw2reg.dio_pad_sleep_status[4].d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.dio_pad_sleep_status[4].q),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_status_en_4_qs)
  );

  //   F[en_5]: 5:5
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_status_en_5 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_status_we),
    .wd     (dio_pad_sleep_status_en_5_wd),

    // from internal hardware
    .de     (hw2reg.dio_pad_sleep_status[5].de),
    .d      (hw2reg.dio_pad_sleep_status[5].d),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.dio_pad_sleep_status[5].q),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_status_en_5_qs)
  );


  // Subregister 0 of Multireg dio_pad_sleep_regwen
  // R[dio_pad_sleep_regwen_0]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_regwen_0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_regwen_0_we),
    .wd     (dio_pad_sleep_regwen_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_regwen_0_qs)
  );


  // Subregister 1 of Multireg dio_pad_sleep_regwen
  // R[dio_pad_sleep_regwen_1]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_regwen_1 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_regwen_1_we),
    .wd     (dio_pad_sleep_regwen_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_regwen_1_qs)
  );


  // Subregister 2 of Multireg dio_pad_sleep_regwen
  // R[dio_pad_sleep_regwen_2]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_regwen_2 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_regwen_2_we),
    .wd     (dio_pad_sleep_regwen_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_regwen_2_qs)
  );


  // Subregister 3 of Multireg dio_pad_sleep_regwen
  // R[dio_pad_sleep_regwen_3]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_regwen_3 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_regwen_3_we),
    .wd     (dio_pad_sleep_regwen_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_regwen_3_qs)
  );


  // Subregister 4 of Multireg dio_pad_sleep_regwen
  // R[dio_pad_sleep_regwen_4]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_regwen_4 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_regwen_4_we),
    .wd     (dio_pad_sleep_regwen_4_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_regwen_4_qs)
  );


  // Subregister 5 of Multireg dio_pad_sleep_regwen
  // R[dio_pad_sleep_regwen_5]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_regwen_5 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_regwen_5_we),
    .wd     (dio_pad_sleep_regwen_5_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_regwen_5_qs)
  );


  // Subregister 0 of Multireg dio_pad_sleep_en
  // R[dio_pad_sleep_en_0]: V(False)
  // Create REGWEN-gated WE signal
  logic dio_pad_sleep_en_0_gated_we;
  assign dio_pad_sleep_en_0_gated_we = dio_pad_sleep_en_0_we & dio_pad_sleep_regwen_0_qs;
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_en_0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_en_0_gated_we),
    .wd     (dio_pad_sleep_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.dio_pad_sleep_en[0].q),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_en_0_qs)
  );


  // Subregister 1 of Multireg dio_pad_sleep_en
  // R[dio_pad_sleep_en_1]: V(False)
  // Create REGWEN-gated WE signal
  logic dio_pad_sleep_en_1_gated_we;
  assign dio_pad_sleep_en_1_gated_we = dio_pad_sleep_en_1_we & dio_pad_sleep_regwen_1_qs;
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_en_1 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_en_1_gated_we),
    .wd     (dio_pad_sleep_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.dio_pad_sleep_en[1].q),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_en_1_qs)
  );


  // Subregister 2 of Multireg dio_pad_sleep_en
  // R[dio_pad_sleep_en_2]: V(False)
  // Create REGWEN-gated WE signal
  logic dio_pad_sleep_en_2_gated_we;
  assign dio_pad_sleep_en_2_gated_we = dio_pad_sleep_en_2_we & dio_pad_sleep_regwen_2_qs;
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_en_2 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_en_2_gated_we),
    .wd     (dio_pad_sleep_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.dio_pad_sleep_en[2].q),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_en_2_qs)
  );


  // Subregister 3 of Multireg dio_pad_sleep_en
  // R[dio_pad_sleep_en_3]: V(False)
  // Create REGWEN-gated WE signal
  logic dio_pad_sleep_en_3_gated_we;
  assign dio_pad_sleep_en_3_gated_we = dio_pad_sleep_en_3_we & dio_pad_sleep_regwen_3_qs;
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_en_3 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_en_3_gated_we),
    .wd     (dio_pad_sleep_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.dio_pad_sleep_en[3].q),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_en_3_qs)
  );


  // Subregister 4 of Multireg dio_pad_sleep_en
  // R[dio_pad_sleep_en_4]: V(False)
  // Create REGWEN-gated WE signal
  logic dio_pad_sleep_en_4_gated_we;
  assign dio_pad_sleep_en_4_gated_we = dio_pad_sleep_en_4_we & dio_pad_sleep_regwen_4_qs;
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_en_4 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_en_4_gated_we),
    .wd     (dio_pad_sleep_en_4_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.dio_pad_sleep_en[4].q),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_en_4_qs)
  );


  // Subregister 5 of Multireg dio_pad_sleep_en
  // R[dio_pad_sleep_en_5]: V(False)
  // Create REGWEN-gated WE signal
  logic dio_pad_sleep_en_5_gated_we;
  assign dio_pad_sleep_en_5_gated_we = dio_pad_sleep_en_5_we & dio_pad_sleep_regwen_5_qs;
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_en_5 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_en_5_gated_we),
    .wd     (dio_pad_sleep_en_5_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.dio_pad_sleep_en[5].q),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_en_5_qs)
  );


  // Subregister 0 of Multireg dio_pad_sleep_mode
  // R[dio_pad_sleep_mode_0]: V(False)
  // Create REGWEN-gated WE signal
  logic dio_pad_sleep_mode_0_gated_we;
  assign dio_pad_sleep_mode_0_gated_we = dio_pad_sleep_mode_0_we & dio_pad_sleep_regwen_0_qs;
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h2),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_mode_0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_mode_0_gated_we),
    .wd     (dio_pad_sleep_mode_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.dio_pad_sleep_mode[0].q),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_mode_0_qs)
  );


  // Subregister 1 of Multireg dio_pad_sleep_mode
  // R[dio_pad_sleep_mode_1]: V(False)
  // Create REGWEN-gated WE signal
  logic dio_pad_sleep_mode_1_gated_we;
  assign dio_pad_sleep_mode_1_gated_we = dio_pad_sleep_mode_1_we & dio_pad_sleep_regwen_1_qs;
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h2),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_mode_1 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_mode_1_gated_we),
    .wd     (dio_pad_sleep_mode_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.dio_pad_sleep_mode[1].q),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_mode_1_qs)
  );


  // Subregister 2 of Multireg dio_pad_sleep_mode
  // R[dio_pad_sleep_mode_2]: V(False)
  // Create REGWEN-gated WE signal
  logic dio_pad_sleep_mode_2_gated_we;
  assign dio_pad_sleep_mode_2_gated_we = dio_pad_sleep_mode_2_we & dio_pad_sleep_regwen_2_qs;
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h2),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_mode_2 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_mode_2_gated_we),
    .wd     (dio_pad_sleep_mode_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.dio_pad_sleep_mode[2].q),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_mode_2_qs)
  );


  // Subregister 3 of Multireg dio_pad_sleep_mode
  // R[dio_pad_sleep_mode_3]: V(False)
  // Create REGWEN-gated WE signal
  logic dio_pad_sleep_mode_3_gated_we;
  assign dio_pad_sleep_mode_3_gated_we = dio_pad_sleep_mode_3_we & dio_pad_sleep_regwen_3_qs;
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h2),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_mode_3 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_mode_3_gated_we),
    .wd     (dio_pad_sleep_mode_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.dio_pad_sleep_mode[3].q),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_mode_3_qs)
  );


  // Subregister 4 of Multireg dio_pad_sleep_mode
  // R[dio_pad_sleep_mode_4]: V(False)
  // Create REGWEN-gated WE signal
  logic dio_pad_sleep_mode_4_gated_we;
  assign dio_pad_sleep_mode_4_gated_we = dio_pad_sleep_mode_4_we & dio_pad_sleep_regwen_4_qs;
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h2),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_mode_4 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_mode_4_gated_we),
    .wd     (dio_pad_sleep_mode_4_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.dio_pad_sleep_mode[4].q),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_mode_4_qs)
  );


  // Subregister 5 of Multireg dio_pad_sleep_mode
  // R[dio_pad_sleep_mode_5]: V(False)
  // Create REGWEN-gated WE signal
  logic dio_pad_sleep_mode_5_gated_we;
  assign dio_pad_sleep_mode_5_gated_we = dio_pad_sleep_mode_5_we & dio_pad_sleep_regwen_5_qs;
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h2),
    .Mubi    (1'b0)
  ) u_dio_pad_sleep_mode_5 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (dio_pad_sleep_mode_5_gated_we),
    .wd     (dio_pad_sleep_mode_5_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.dio_pad_sleep_mode[5].q),
    .ds     (),

    // to register interface (read)
    .qs     (dio_pad_sleep_mode_5_qs)
  );


  // Subregister 0 of Multireg wkup_detector_regwen
  // R[wkup_detector_regwen]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h1),
    .Mubi    (1'b0)
  ) u_wkup_detector_regwen (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (wkup_detector_regwen_we),
    .wd     (wkup_detector_regwen_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (wkup_detector_regwen_qs)
  );


  // Subregister 0 of Multireg wkup_detector_en
  // R[wkup_detector_en]: V(False)
  // Create REGWEN-gated WE signal
  logic aon_wkup_detector_en_gated_we;
  assign aon_wkup_detector_en_gated_we = aon_wkup_detector_en_we & aon_wkup_detector_en_regwen;
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_wkup_detector_en (
    .clk_i   (clk_aon_i),
    .rst_ni  (rst_aon_ni),

    // from register interface
    .we     (aon_wkup_detector_en_gated_we),
    .wd     (aon_wkup_detector_en_wdata[0]),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wkup_detector_en[0].q),
    .ds     (),

    // to register interface (read)
    .qs     (aon_wkup_detector_en_qs_int)
  );


  // Subregister 0 of Multireg wkup_detector
  // R[wkup_detector]: V(False)
  // Create REGWEN-gated WE signal
  logic aon_wkup_detector_gated_we;
  assign aon_wkup_detector_gated_we = aon_wkup_detector_we & aon_wkup_detector_regwen;
  //   F[mode_0]: 2:0
  prim_subreg #(
    .DW      (3),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (3'h0),
    .Mubi    (1'b0)
  ) u_wkup_detector_mode_0 (
    .clk_i   (clk_aon_i),
    .rst_ni  (rst_aon_ni),

    // from register interface
    .we     (aon_wkup_detector_gated_we),
    .wd     (aon_wkup_detector_wdata[2:0]),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wkup_detector[0].mode.q),
    .ds     (),

    // to register interface (read)
    .qs     (aon_wkup_detector_mode_0_qs_int)
  );

  //   F[filter_0]: 3:3
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_wkup_detector_filter_0 (
    .clk_i   (clk_aon_i),
    .rst_ni  (rst_aon_ni),

    // from register interface
    .we     (aon_wkup_detector_gated_we),
    .wd     (aon_wkup_detector_wdata[3]),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wkup_detector[0].filter.q),
    .ds     (),

    // to register interface (read)
    .qs     (aon_wkup_detector_filter_0_qs_int)
  );

  //   F[miodio_0]: 4:4
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_wkup_detector_miodio_0 (
    .clk_i   (clk_aon_i),
    .rst_ni  (rst_aon_ni),

    // from register interface
    .we     (aon_wkup_detector_gated_we),
    .wd     (aon_wkup_detector_wdata[4]),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wkup_detector[0].miodio.q),
    .ds     (),

    // to register interface (read)
    .qs     (aon_wkup_detector_miodio_0_qs_int)
  );


  // Subregister 0 of Multireg wkup_detector_cnt_th
  // R[wkup_detector_cnt_th]: V(False)
  // Create REGWEN-gated WE signal
  logic aon_wkup_detector_cnt_th_gated_we;
  assign aon_wkup_detector_cnt_th_gated_we =
    aon_wkup_detector_cnt_th_we & aon_wkup_detector_cnt_th_regwen;
  prim_subreg #(
    .DW      (8),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (8'h0),
    .Mubi    (1'b0)
  ) u_wkup_detector_cnt_th (
    .clk_i   (clk_aon_i),
    .rst_ni  (rst_aon_ni),

    // from register interface
    .we     (aon_wkup_detector_cnt_th_gated_we),
    .wd     (aon_wkup_detector_cnt_th_wdata[7:0]),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wkup_detector_cnt_th[0].q),
    .ds     (),

    // to register interface (read)
    .qs     (aon_wkup_detector_cnt_th_qs_int)
  );


  // Subregister 0 of Multireg wkup_detector_padsel
  // R[wkup_detector_padsel]: V(False)
  // Create REGWEN-gated WE signal
  logic wkup_detector_padsel_gated_we;
  assign wkup_detector_padsel_gated_we = wkup_detector_padsel_we & wkup_detector_regwen_qs;
  prim_subreg #(
    .DW      (3),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (3'h0),
    .Mubi    (1'b0)
  ) u_wkup_detector_padsel (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (wkup_detector_padsel_gated_we),
    .wd     (wkup_detector_padsel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.wkup_detector_padsel[0].q),
    .ds     (),

    // to register interface (read)
    .qs     (wkup_detector_padsel_qs)
  );


  // Subregister 0 of Multireg wkup_cause
  // R[wkup_cause]: V(False)
  logic [0:0] wkup_cause_flds_we;
  assign aon_wkup_cause_qe = |wkup_cause_flds_we;
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessW0C),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_wkup_cause (
    .clk_i   (clk_aon_i),
    .rst_ni  (rst_aon_ni),

    // from register interface
    .we     (aon_wkup_cause_we),
    .wd     (aon_wkup_cause_wdata[0]),

    // from internal hardware
    .de     (hw2reg.wkup_cause[0].de),
    .d      (hw2reg.wkup_cause[0].d),

    // to internal hardware
    .qe     (wkup_cause_flds_we[0]),
    .q      (reg2hw.wkup_cause[0].q),
    .ds     (aon_wkup_cause_ds_int),

    // to register interface (read)
    .qs     (aon_wkup_cause_qs_int)
  );



  logic [68:0] addr_hit;
  always_comb begin
    addr_hit[ 0] = (reg_addr == PINMUX_ALERT_TEST_OFFSET);
    addr_hit[ 1] = (reg_addr == PINMUX_MIO_PERIPH_INSEL_REGWEN_OFFSET);
    addr_hit[ 2] = (reg_addr == PINMUX_MIO_PERIPH_INSEL_OFFSET);
    addr_hit[ 3] = (reg_addr == PINMUX_MIO_OUTSEL_REGWEN_0_OFFSET);
    addr_hit[ 4] = (reg_addr == PINMUX_MIO_OUTSEL_REGWEN_1_OFFSET);
    addr_hit[ 5] = (reg_addr == PINMUX_MIO_OUTSEL_REGWEN_2_OFFSET);
    addr_hit[ 6] = (reg_addr == PINMUX_MIO_OUTSEL_REGWEN_3_OFFSET);
    addr_hit[ 7] = (reg_addr == PINMUX_MIO_OUTSEL_0_OFFSET);
    addr_hit[ 8] = (reg_addr == PINMUX_MIO_OUTSEL_1_OFFSET);
    addr_hit[ 9] = (reg_addr == PINMUX_MIO_OUTSEL_2_OFFSET);
    addr_hit[10] = (reg_addr == PINMUX_MIO_OUTSEL_3_OFFSET);
    addr_hit[11] = (reg_addr == PINMUX_MIO_PAD_ATTR_REGWEN_0_OFFSET);
    addr_hit[12] = (reg_addr == PINMUX_MIO_PAD_ATTR_REGWEN_1_OFFSET);
    addr_hit[13] = (reg_addr == PINMUX_MIO_PAD_ATTR_REGWEN_2_OFFSET);
    addr_hit[14] = (reg_addr == PINMUX_MIO_PAD_ATTR_REGWEN_3_OFFSET);
    addr_hit[15] = (reg_addr == PINMUX_MIO_PAD_ATTR_0_OFFSET);
    addr_hit[16] = (reg_addr == PINMUX_MIO_PAD_ATTR_1_OFFSET);
    addr_hit[17] = (reg_addr == PINMUX_MIO_PAD_ATTR_2_OFFSET);
    addr_hit[18] = (reg_addr == PINMUX_MIO_PAD_ATTR_3_OFFSET);
    addr_hit[19] = (reg_addr == PINMUX_DIO_PAD_ATTR_REGWEN_0_OFFSET);
    addr_hit[20] = (reg_addr == PINMUX_DIO_PAD_ATTR_REGWEN_1_OFFSET);
    addr_hit[21] = (reg_addr == PINMUX_DIO_PAD_ATTR_REGWEN_2_OFFSET);
    addr_hit[22] = (reg_addr == PINMUX_DIO_PAD_ATTR_REGWEN_3_OFFSET);
    addr_hit[23] = (reg_addr == PINMUX_DIO_PAD_ATTR_REGWEN_4_OFFSET);
    addr_hit[24] = (reg_addr == PINMUX_DIO_PAD_ATTR_REGWEN_5_OFFSET);
    addr_hit[25] = (reg_addr == PINMUX_DIO_PAD_ATTR_0_OFFSET);
    addr_hit[26] = (reg_addr == PINMUX_DIO_PAD_ATTR_1_OFFSET);
    addr_hit[27] = (reg_addr == PINMUX_DIO_PAD_ATTR_2_OFFSET);
    addr_hit[28] = (reg_addr == PINMUX_DIO_PAD_ATTR_3_OFFSET);
    addr_hit[29] = (reg_addr == PINMUX_DIO_PAD_ATTR_4_OFFSET);
    addr_hit[30] = (reg_addr == PINMUX_DIO_PAD_ATTR_5_OFFSET);
    addr_hit[31] = (reg_addr == PINMUX_MIO_PAD_SLEEP_STATUS_OFFSET);
    addr_hit[32] = (reg_addr == PINMUX_MIO_PAD_SLEEP_REGWEN_0_OFFSET);
    addr_hit[33] = (reg_addr == PINMUX_MIO_PAD_SLEEP_REGWEN_1_OFFSET);
    addr_hit[34] = (reg_addr == PINMUX_MIO_PAD_SLEEP_REGWEN_2_OFFSET);
    addr_hit[35] = (reg_addr == PINMUX_MIO_PAD_SLEEP_REGWEN_3_OFFSET);
    addr_hit[36] = (reg_addr == PINMUX_MIO_PAD_SLEEP_EN_0_OFFSET);
    addr_hit[37] = (reg_addr == PINMUX_MIO_PAD_SLEEP_EN_1_OFFSET);
    addr_hit[38] = (reg_addr == PINMUX_MIO_PAD_SLEEP_EN_2_OFFSET);
    addr_hit[39] = (reg_addr == PINMUX_MIO_PAD_SLEEP_EN_3_OFFSET);
    addr_hit[40] = (reg_addr == PINMUX_MIO_PAD_SLEEP_MODE_0_OFFSET);
    addr_hit[41] = (reg_addr == PINMUX_MIO_PAD_SLEEP_MODE_1_OFFSET);
    addr_hit[42] = (reg_addr == PINMUX_MIO_PAD_SLEEP_MODE_2_OFFSET);
    addr_hit[43] = (reg_addr == PINMUX_MIO_PAD_SLEEP_MODE_3_OFFSET);
    addr_hit[44] = (reg_addr == PINMUX_DIO_PAD_SLEEP_STATUS_OFFSET);
    addr_hit[45] = (reg_addr == PINMUX_DIO_PAD_SLEEP_REGWEN_0_OFFSET);
    addr_hit[46] = (reg_addr == PINMUX_DIO_PAD_SLEEP_REGWEN_1_OFFSET);
    addr_hit[47] = (reg_addr == PINMUX_DIO_PAD_SLEEP_REGWEN_2_OFFSET);
    addr_hit[48] = (reg_addr == PINMUX_DIO_PAD_SLEEP_REGWEN_3_OFFSET);
    addr_hit[49] = (reg_addr == PINMUX_DIO_PAD_SLEEP_REGWEN_4_OFFSET);
    addr_hit[50] = (reg_addr == PINMUX_DIO_PAD_SLEEP_REGWEN_5_OFFSET);
    addr_hit[51] = (reg_addr == PINMUX_DIO_PAD_SLEEP_EN_0_OFFSET);
    addr_hit[52] = (reg_addr == PINMUX_DIO_PAD_SLEEP_EN_1_OFFSET);
    addr_hit[53] = (reg_addr == PINMUX_DIO_PAD_SLEEP_EN_2_OFFSET);
    addr_hit[54] = (reg_addr == PINMUX_DIO_PAD_SLEEP_EN_3_OFFSET);
    addr_hit[55] = (reg_addr == PINMUX_DIO_PAD_SLEEP_EN_4_OFFSET);
    addr_hit[56] = (reg_addr == PINMUX_DIO_PAD_SLEEP_EN_5_OFFSET);
    addr_hit[57] = (reg_addr == PINMUX_DIO_PAD_SLEEP_MODE_0_OFFSET);
    addr_hit[58] = (reg_addr == PINMUX_DIO_PAD_SLEEP_MODE_1_OFFSET);
    addr_hit[59] = (reg_addr == PINMUX_DIO_PAD_SLEEP_MODE_2_OFFSET);
    addr_hit[60] = (reg_addr == PINMUX_DIO_PAD_SLEEP_MODE_3_OFFSET);
    addr_hit[61] = (reg_addr == PINMUX_DIO_PAD_SLEEP_MODE_4_OFFSET);
    addr_hit[62] = (reg_addr == PINMUX_DIO_PAD_SLEEP_MODE_5_OFFSET);
    addr_hit[63] = (reg_addr == PINMUX_WKUP_DETECTOR_REGWEN_OFFSET);
    addr_hit[64] = (reg_addr == PINMUX_WKUP_DETECTOR_EN_OFFSET);
    addr_hit[65] = (reg_addr == PINMUX_WKUP_DETECTOR_OFFSET);
    addr_hit[66] = (reg_addr == PINMUX_WKUP_DETECTOR_CNT_TH_OFFSET);
    addr_hit[67] = (reg_addr == PINMUX_WKUP_DETECTOR_PADSEL_OFFSET);
    addr_hit[68] = (reg_addr == PINMUX_WKUP_CAUSE_OFFSET);
  end

  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;

  // Check sub-word write is permitted
  always_comb begin
    wr_err = (reg_we &
              ((addr_hit[ 0] & (|(PINMUX_PERMIT[ 0] & ~reg_be))) |
               (addr_hit[ 1] & (|(PINMUX_PERMIT[ 1] & ~reg_be))) |
               (addr_hit[ 2] & (|(PINMUX_PERMIT[ 2] & ~reg_be))) |
               (addr_hit[ 3] & (|(PINMUX_PERMIT[ 3] & ~reg_be))) |
               (addr_hit[ 4] & (|(PINMUX_PERMIT[ 4] & ~reg_be))) |
               (addr_hit[ 5] & (|(PINMUX_PERMIT[ 5] & ~reg_be))) |
               (addr_hit[ 6] & (|(PINMUX_PERMIT[ 6] & ~reg_be))) |
               (addr_hit[ 7] & (|(PINMUX_PERMIT[ 7] & ~reg_be))) |
               (addr_hit[ 8] & (|(PINMUX_PERMIT[ 8] & ~reg_be))) |
               (addr_hit[ 9] & (|(PINMUX_PERMIT[ 9] & ~reg_be))) |
               (addr_hit[10] & (|(PINMUX_PERMIT[10] & ~reg_be))) |
               (addr_hit[11] & (|(PINMUX_PERMIT[11] & ~reg_be))) |
               (addr_hit[12] & (|(PINMUX_PERMIT[12] & ~reg_be))) |
               (addr_hit[13] & (|(PINMUX_PERMIT[13] & ~reg_be))) |
               (addr_hit[14] & (|(PINMUX_PERMIT[14] & ~reg_be))) |
               (addr_hit[15] & (|(PINMUX_PERMIT[15] & ~reg_be))) |
               (addr_hit[16] & (|(PINMUX_PERMIT[16] & ~reg_be))) |
               (addr_hit[17] & (|(PINMUX_PERMIT[17] & ~reg_be))) |
               (addr_hit[18] & (|(PINMUX_PERMIT[18] & ~reg_be))) |
               (addr_hit[19] & (|(PINMUX_PERMIT[19] & ~reg_be))) |
               (addr_hit[20] & (|(PINMUX_PERMIT[20] & ~reg_be))) |
               (addr_hit[21] & (|(PINMUX_PERMIT[21] & ~reg_be))) |
               (addr_hit[22] & (|(PINMUX_PERMIT[22] & ~reg_be))) |
               (addr_hit[23] & (|(PINMUX_PERMIT[23] & ~reg_be))) |
               (addr_hit[24] & (|(PINMUX_PERMIT[24] & ~reg_be))) |
               (addr_hit[25] & (|(PINMUX_PERMIT[25] & ~reg_be))) |
               (addr_hit[26] & (|(PINMUX_PERMIT[26] & ~reg_be))) |
               (addr_hit[27] & (|(PINMUX_PERMIT[27] & ~reg_be))) |
               (addr_hit[28] & (|(PINMUX_PERMIT[28] & ~reg_be))) |
               (addr_hit[29] & (|(PINMUX_PERMIT[29] & ~reg_be))) |
               (addr_hit[30] & (|(PINMUX_PERMIT[30] & ~reg_be))) |
               (addr_hit[31] & (|(PINMUX_PERMIT[31] & ~reg_be))) |
               (addr_hit[32] & (|(PINMUX_PERMIT[32] & ~reg_be))) |
               (addr_hit[33] & (|(PINMUX_PERMIT[33] & ~reg_be))) |
               (addr_hit[34] & (|(PINMUX_PERMIT[34] & ~reg_be))) |
               (addr_hit[35] & (|(PINMUX_PERMIT[35] & ~reg_be))) |
               (addr_hit[36] & (|(PINMUX_PERMIT[36] & ~reg_be))) |
               (addr_hit[37] & (|(PINMUX_PERMIT[37] & ~reg_be))) |
               (addr_hit[38] & (|(PINMUX_PERMIT[38] & ~reg_be))) |
               (addr_hit[39] & (|(PINMUX_PERMIT[39] & ~reg_be))) |
               (addr_hit[40] & (|(PINMUX_PERMIT[40] & ~reg_be))) |
               (addr_hit[41] & (|(PINMUX_PERMIT[41] & ~reg_be))) |
               (addr_hit[42] & (|(PINMUX_PERMIT[42] & ~reg_be))) |
               (addr_hit[43] & (|(PINMUX_PERMIT[43] & ~reg_be))) |
               (addr_hit[44] & (|(PINMUX_PERMIT[44] & ~reg_be))) |
               (addr_hit[45] & (|(PINMUX_PERMIT[45] & ~reg_be))) |
               (addr_hit[46] & (|(PINMUX_PERMIT[46] & ~reg_be))) |
               (addr_hit[47] & (|(PINMUX_PERMIT[47] & ~reg_be))) |
               (addr_hit[48] & (|(PINMUX_PERMIT[48] & ~reg_be))) |
               (addr_hit[49] & (|(PINMUX_PERMIT[49] & ~reg_be))) |
               (addr_hit[50] & (|(PINMUX_PERMIT[50] & ~reg_be))) |
               (addr_hit[51] & (|(PINMUX_PERMIT[51] & ~reg_be))) |
               (addr_hit[52] & (|(PINMUX_PERMIT[52] & ~reg_be))) |
               (addr_hit[53] & (|(PINMUX_PERMIT[53] & ~reg_be))) |
               (addr_hit[54] & (|(PINMUX_PERMIT[54] & ~reg_be))) |
               (addr_hit[55] & (|(PINMUX_PERMIT[55] & ~reg_be))) |
               (addr_hit[56] & (|(PINMUX_PERMIT[56] & ~reg_be))) |
               (addr_hit[57] & (|(PINMUX_PERMIT[57] & ~reg_be))) |
               (addr_hit[58] & (|(PINMUX_PERMIT[58] & ~reg_be))) |
               (addr_hit[59] & (|(PINMUX_PERMIT[59] & ~reg_be))) |
               (addr_hit[60] & (|(PINMUX_PERMIT[60] & ~reg_be))) |
               (addr_hit[61] & (|(PINMUX_PERMIT[61] & ~reg_be))) |
               (addr_hit[62] & (|(PINMUX_PERMIT[62] & ~reg_be))) |
               (addr_hit[63] & (|(PINMUX_PERMIT[63] & ~reg_be))) |
               (addr_hit[64] & (|(PINMUX_PERMIT[64] & ~reg_be))) |
               (addr_hit[65] & (|(PINMUX_PERMIT[65] & ~reg_be))) |
               (addr_hit[66] & (|(PINMUX_PERMIT[66] & ~reg_be))) |
               (addr_hit[67] & (|(PINMUX_PERMIT[67] & ~reg_be))) |
               (addr_hit[68] & (|(PINMUX_PERMIT[68] & ~reg_be)))));
  end

  // Generate write-enables
  assign alert_test_we = addr_hit[0] & reg_we & !reg_error;

  assign alert_test_wd = reg_wdata[0];
  assign mio_periph_insel_regwen_we = addr_hit[1] & reg_we & !reg_error;

  assign mio_periph_insel_regwen_wd = reg_wdata[0];
  assign mio_periph_insel_we = addr_hit[2] & reg_we & !reg_error;

  assign mio_periph_insel_wd = reg_wdata[2:0];
  assign mio_outsel_regwen_0_we = addr_hit[3] & reg_we & !reg_error;

  assign mio_outsel_regwen_0_wd = reg_wdata[0];
  assign mio_outsel_regwen_1_we = addr_hit[4] & reg_we & !reg_error;

  assign mio_outsel_regwen_1_wd = reg_wdata[0];
  assign mio_outsel_regwen_2_we = addr_hit[5] & reg_we & !reg_error;

  assign mio_outsel_regwen_2_wd = reg_wdata[0];
  assign mio_outsel_regwen_3_we = addr_hit[6] & reg_we & !reg_error;

  assign mio_outsel_regwen_3_wd = reg_wdata[0];
  assign mio_outsel_0_we = addr_hit[7] & reg_we & !reg_error;

  assign mio_outsel_0_wd = reg_wdata[1:0];
  assign mio_outsel_1_we = addr_hit[8] & reg_we & !reg_error;

  assign mio_outsel_1_wd = reg_wdata[1:0];
  assign mio_outsel_2_we = addr_hit[9] & reg_we & !reg_error;

  assign mio_outsel_2_wd = reg_wdata[1:0];
  assign mio_outsel_3_we = addr_hit[10] & reg_we & !reg_error;

  assign mio_outsel_3_wd = reg_wdata[1:0];
  assign mio_pad_attr_regwen_0_we = addr_hit[11] & reg_we & !reg_error;

  assign mio_pad_attr_regwen_0_wd = reg_wdata[0];
  assign mio_pad_attr_regwen_1_we = addr_hit[12] & reg_we & !reg_error;

  assign mio_pad_attr_regwen_1_wd = reg_wdata[0];
  assign mio_pad_attr_regwen_2_we = addr_hit[13] & reg_we & !reg_error;

  assign mio_pad_attr_regwen_2_wd = reg_wdata[0];
  assign mio_pad_attr_regwen_3_we = addr_hit[14] & reg_we & !reg_error;

  assign mio_pad_attr_regwen_3_wd = reg_wdata[0];
  assign mio_pad_attr_0_re = addr_hit[15] & reg_re & !reg_error;
  assign mio_pad_attr_0_we = addr_hit[15] & reg_we & !reg_error;

  assign mio_pad_attr_0_invert_0_wd = reg_wdata[0];

  assign mio_pad_attr_0_virtual_od_en_0_wd = reg_wdata[1];

  assign mio_pad_attr_0_pull_en_0_wd = reg_wdata[2];

  assign mio_pad_attr_0_pull_select_0_wd = reg_wdata[3];

  assign mio_pad_attr_0_keeper_en_0_wd = reg_wdata[4];

  assign mio_pad_attr_0_schmitt_en_0_wd = reg_wdata[5];

  assign mio_pad_attr_0_od_en_0_wd = reg_wdata[6];

  assign mio_pad_attr_0_input_disable_0_wd = reg_wdata[7];

  assign mio_pad_attr_0_slew_rate_0_wd = reg_wdata[17:16];

  assign mio_pad_attr_0_drive_strength_0_wd = reg_wdata[23:20];
  assign mio_pad_attr_1_re = addr_hit[16] & reg_re & !reg_error;
  assign mio_pad_attr_1_we = addr_hit[16] & reg_we & !reg_error;

  assign mio_pad_attr_1_invert_1_wd = reg_wdata[0];

  assign mio_pad_attr_1_virtual_od_en_1_wd = reg_wdata[1];

  assign mio_pad_attr_1_pull_en_1_wd = reg_wdata[2];

  assign mio_pad_attr_1_pull_select_1_wd = reg_wdata[3];

  assign mio_pad_attr_1_keeper_en_1_wd = reg_wdata[4];

  assign mio_pad_attr_1_schmitt_en_1_wd = reg_wdata[5];

  assign mio_pad_attr_1_od_en_1_wd = reg_wdata[6];

  assign mio_pad_attr_1_input_disable_1_wd = reg_wdata[7];

  assign mio_pad_attr_1_slew_rate_1_wd = reg_wdata[17:16];

  assign mio_pad_attr_1_drive_strength_1_wd = reg_wdata[23:20];
  assign mio_pad_attr_2_re = addr_hit[17] & reg_re & !reg_error;
  assign mio_pad_attr_2_we = addr_hit[17] & reg_we & !reg_error;

  assign mio_pad_attr_2_invert_2_wd = reg_wdata[0];

  assign mio_pad_attr_2_virtual_od_en_2_wd = reg_wdata[1];

  assign mio_pad_attr_2_pull_en_2_wd = reg_wdata[2];

  assign mio_pad_attr_2_pull_select_2_wd = reg_wdata[3];

  assign mio_pad_attr_2_keeper_en_2_wd = reg_wdata[4];

  assign mio_pad_attr_2_schmitt_en_2_wd = reg_wdata[5];

  assign mio_pad_attr_2_od_en_2_wd = reg_wdata[6];

  assign mio_pad_attr_2_input_disable_2_wd = reg_wdata[7];

  assign mio_pad_attr_2_slew_rate_2_wd = reg_wdata[17:16];

  assign mio_pad_attr_2_drive_strength_2_wd = reg_wdata[23:20];
  assign mio_pad_attr_3_re = addr_hit[18] & reg_re & !reg_error;
  assign mio_pad_attr_3_we = addr_hit[18] & reg_we & !reg_error;

  assign mio_pad_attr_3_invert_3_wd = reg_wdata[0];

  assign mio_pad_attr_3_virtual_od_en_3_wd = reg_wdata[1];

  assign mio_pad_attr_3_pull_en_3_wd = reg_wdata[2];

  assign mio_pad_attr_3_pull_select_3_wd = reg_wdata[3];

  assign mio_pad_attr_3_keeper_en_3_wd = reg_wdata[4];

  assign mio_pad_attr_3_schmitt_en_3_wd = reg_wdata[5];

  assign mio_pad_attr_3_od_en_3_wd = reg_wdata[6];

  assign mio_pad_attr_3_input_disable_3_wd = reg_wdata[7];

  assign mio_pad_attr_3_slew_rate_3_wd = reg_wdata[17:16];

  assign mio_pad_attr_3_drive_strength_3_wd = reg_wdata[23:20];
  assign dio_pad_attr_regwen_0_we = addr_hit[19] & reg_we & !reg_error;

  assign dio_pad_attr_regwen_0_wd = reg_wdata[0];
  assign dio_pad_attr_regwen_1_we = addr_hit[20] & reg_we & !reg_error;

  assign dio_pad_attr_regwen_1_wd = reg_wdata[0];
  assign dio_pad_attr_regwen_2_we = addr_hit[21] & reg_we & !reg_error;

  assign dio_pad_attr_regwen_2_wd = reg_wdata[0];
  assign dio_pad_attr_regwen_3_we = addr_hit[22] & reg_we & !reg_error;

  assign dio_pad_attr_regwen_3_wd = reg_wdata[0];
  assign dio_pad_attr_regwen_4_we = addr_hit[23] & reg_we & !reg_error;

  assign dio_pad_attr_regwen_4_wd = reg_wdata[0];
  assign dio_pad_attr_regwen_5_we = addr_hit[24] & reg_we & !reg_error;

  assign dio_pad_attr_regwen_5_wd = reg_wdata[0];
  assign dio_pad_attr_0_re = addr_hit[25] & reg_re & !reg_error;
  assign dio_pad_attr_0_we = addr_hit[25] & reg_we & !reg_error;

  assign dio_pad_attr_0_invert_0_wd = reg_wdata[0];

  assign dio_pad_attr_0_virtual_od_en_0_wd = reg_wdata[1];

  assign dio_pad_attr_0_pull_en_0_wd = reg_wdata[2];

  assign dio_pad_attr_0_pull_select_0_wd = reg_wdata[3];

  assign dio_pad_attr_0_keeper_en_0_wd = reg_wdata[4];

  assign dio_pad_attr_0_schmitt_en_0_wd = reg_wdata[5];

  assign dio_pad_attr_0_od_en_0_wd = reg_wdata[6];

  assign dio_pad_attr_0_input_disable_0_wd = reg_wdata[7];

  assign dio_pad_attr_0_slew_rate_0_wd = reg_wdata[17:16];

  assign dio_pad_attr_0_drive_strength_0_wd = reg_wdata[23:20];
  assign dio_pad_attr_1_re = addr_hit[26] & reg_re & !reg_error;
  assign dio_pad_attr_1_we = addr_hit[26] & reg_we & !reg_error;

  assign dio_pad_attr_1_invert_1_wd = reg_wdata[0];

  assign dio_pad_attr_1_virtual_od_en_1_wd = reg_wdata[1];

  assign dio_pad_attr_1_pull_en_1_wd = reg_wdata[2];

  assign dio_pad_attr_1_pull_select_1_wd = reg_wdata[3];

  assign dio_pad_attr_1_keeper_en_1_wd = reg_wdata[4];

  assign dio_pad_attr_1_schmitt_en_1_wd = reg_wdata[5];

  assign dio_pad_attr_1_od_en_1_wd = reg_wdata[6];

  assign dio_pad_attr_1_input_disable_1_wd = reg_wdata[7];

  assign dio_pad_attr_1_slew_rate_1_wd = reg_wdata[17:16];

  assign dio_pad_attr_1_drive_strength_1_wd = reg_wdata[23:20];
  assign dio_pad_attr_2_re = addr_hit[27] & reg_re & !reg_error;
  assign dio_pad_attr_2_we = addr_hit[27] & reg_we & !reg_error;

  assign dio_pad_attr_2_invert_2_wd = reg_wdata[0];

  assign dio_pad_attr_2_virtual_od_en_2_wd = reg_wdata[1];

  assign dio_pad_attr_2_pull_en_2_wd = reg_wdata[2];

  assign dio_pad_attr_2_pull_select_2_wd = reg_wdata[3];

  assign dio_pad_attr_2_keeper_en_2_wd = reg_wdata[4];

  assign dio_pad_attr_2_schmitt_en_2_wd = reg_wdata[5];

  assign dio_pad_attr_2_od_en_2_wd = reg_wdata[6];

  assign dio_pad_attr_2_input_disable_2_wd = reg_wdata[7];

  assign dio_pad_attr_2_slew_rate_2_wd = reg_wdata[17:16];

  assign dio_pad_attr_2_drive_strength_2_wd = reg_wdata[23:20];
  assign dio_pad_attr_3_re = addr_hit[28] & reg_re & !reg_error;
  assign dio_pad_attr_3_we = addr_hit[28] & reg_we & !reg_error;

  assign dio_pad_attr_3_invert_3_wd = reg_wdata[0];

  assign dio_pad_attr_3_virtual_od_en_3_wd = reg_wdata[1];

  assign dio_pad_attr_3_pull_en_3_wd = reg_wdata[2];

  assign dio_pad_attr_3_pull_select_3_wd = reg_wdata[3];

  assign dio_pad_attr_3_keeper_en_3_wd = reg_wdata[4];

  assign dio_pad_attr_3_schmitt_en_3_wd = reg_wdata[5];

  assign dio_pad_attr_3_od_en_3_wd = reg_wdata[6];

  assign dio_pad_attr_3_input_disable_3_wd = reg_wdata[7];

  assign dio_pad_attr_3_slew_rate_3_wd = reg_wdata[17:16];

  assign dio_pad_attr_3_drive_strength_3_wd = reg_wdata[23:20];
  assign dio_pad_attr_4_re = addr_hit[29] & reg_re & !reg_error;
  assign dio_pad_attr_4_we = addr_hit[29] & reg_we & !reg_error;

  assign dio_pad_attr_4_invert_4_wd = reg_wdata[0];

  assign dio_pad_attr_4_virtual_od_en_4_wd = reg_wdata[1];

  assign dio_pad_attr_4_pull_en_4_wd = reg_wdata[2];

  assign dio_pad_attr_4_pull_select_4_wd = reg_wdata[3];

  assign dio_pad_attr_4_keeper_en_4_wd = reg_wdata[4];

  assign dio_pad_attr_4_schmitt_en_4_wd = reg_wdata[5];

  assign dio_pad_attr_4_od_en_4_wd = reg_wdata[6];

  assign dio_pad_attr_4_input_disable_4_wd = reg_wdata[7];

  assign dio_pad_attr_4_slew_rate_4_wd = reg_wdata[17:16];

  assign dio_pad_attr_4_drive_strength_4_wd = reg_wdata[23:20];
  assign dio_pad_attr_5_re = addr_hit[30] & reg_re & !reg_error;
  assign dio_pad_attr_5_we = addr_hit[30] & reg_we & !reg_error;

  assign dio_pad_attr_5_invert_5_wd = reg_wdata[0];

  assign dio_pad_attr_5_virtual_od_en_5_wd = reg_wdata[1];

  assign dio_pad_attr_5_pull_en_5_wd = reg_wdata[2];

  assign dio_pad_attr_5_pull_select_5_wd = reg_wdata[3];

  assign dio_pad_attr_5_keeper_en_5_wd = reg_wdata[4];

  assign dio_pad_attr_5_schmitt_en_5_wd = reg_wdata[5];

  assign dio_pad_attr_5_od_en_5_wd = reg_wdata[6];

  assign dio_pad_attr_5_input_disable_5_wd = reg_wdata[7];

  assign dio_pad_attr_5_slew_rate_5_wd = reg_wdata[17:16];

  assign dio_pad_attr_5_drive_strength_5_wd = reg_wdata[23:20];
  assign mio_pad_sleep_status_we = addr_hit[31] & reg_we & !reg_error;

  assign mio_pad_sleep_status_en_0_wd = reg_wdata[0];

  assign mio_pad_sleep_status_en_1_wd = reg_wdata[1];

  assign mio_pad_sleep_status_en_2_wd = reg_wdata[2];

  assign mio_pad_sleep_status_en_3_wd = reg_wdata[3];
  assign mio_pad_sleep_regwen_0_we = addr_hit[32] & reg_we & !reg_error;

  assign mio_pad_sleep_regwen_0_wd = reg_wdata[0];
  assign mio_pad_sleep_regwen_1_we = addr_hit[33] & reg_we & !reg_error;

  assign mio_pad_sleep_regwen_1_wd = reg_wdata[0];
  assign mio_pad_sleep_regwen_2_we = addr_hit[34] & reg_we & !reg_error;

  assign mio_pad_sleep_regwen_2_wd = reg_wdata[0];
  assign mio_pad_sleep_regwen_3_we = addr_hit[35] & reg_we & !reg_error;

  assign mio_pad_sleep_regwen_3_wd = reg_wdata[0];
  assign mio_pad_sleep_en_0_we = addr_hit[36] & reg_we & !reg_error;

  assign mio_pad_sleep_en_0_wd = reg_wdata[0];
  assign mio_pad_sleep_en_1_we = addr_hit[37] & reg_we & !reg_error;

  assign mio_pad_sleep_en_1_wd = reg_wdata[0];
  assign mio_pad_sleep_en_2_we = addr_hit[38] & reg_we & !reg_error;

  assign mio_pad_sleep_en_2_wd = reg_wdata[0];
  assign mio_pad_sleep_en_3_we = addr_hit[39] & reg_we & !reg_error;

  assign mio_pad_sleep_en_3_wd = reg_wdata[0];
  assign mio_pad_sleep_mode_0_we = addr_hit[40] & reg_we & !reg_error;

  assign mio_pad_sleep_mode_0_wd = reg_wdata[1:0];
  assign mio_pad_sleep_mode_1_we = addr_hit[41] & reg_we & !reg_error;

  assign mio_pad_sleep_mode_1_wd = reg_wdata[1:0];
  assign mio_pad_sleep_mode_2_we = addr_hit[42] & reg_we & !reg_error;

  assign mio_pad_sleep_mode_2_wd = reg_wdata[1:0];
  assign mio_pad_sleep_mode_3_we = addr_hit[43] & reg_we & !reg_error;

  assign mio_pad_sleep_mode_3_wd = reg_wdata[1:0];
  assign dio_pad_sleep_status_we = addr_hit[44] & reg_we & !reg_error;

  assign dio_pad_sleep_status_en_0_wd = reg_wdata[0];

  assign dio_pad_sleep_status_en_1_wd = reg_wdata[1];

  assign dio_pad_sleep_status_en_2_wd = reg_wdata[2];

  assign dio_pad_sleep_status_en_3_wd = reg_wdata[3];

  assign dio_pad_sleep_status_en_4_wd = reg_wdata[4];

  assign dio_pad_sleep_status_en_5_wd = reg_wdata[5];
  assign dio_pad_sleep_regwen_0_we = addr_hit[45] & reg_we & !reg_error;

  assign dio_pad_sleep_regwen_0_wd = reg_wdata[0];
  assign dio_pad_sleep_regwen_1_we = addr_hit[46] & reg_we & !reg_error;

  assign dio_pad_sleep_regwen_1_wd = reg_wdata[0];
  assign dio_pad_sleep_regwen_2_we = addr_hit[47] & reg_we & !reg_error;

  assign dio_pad_sleep_regwen_2_wd = reg_wdata[0];
  assign dio_pad_sleep_regwen_3_we = addr_hit[48] & reg_we & !reg_error;

  assign dio_pad_sleep_regwen_3_wd = reg_wdata[0];
  assign dio_pad_sleep_regwen_4_we = addr_hit[49] & reg_we & !reg_error;

  assign dio_pad_sleep_regwen_4_wd = reg_wdata[0];
  assign dio_pad_sleep_regwen_5_we = addr_hit[50] & reg_we & !reg_error;

  assign dio_pad_sleep_regwen_5_wd = reg_wdata[0];
  assign dio_pad_sleep_en_0_we = addr_hit[51] & reg_we & !reg_error;

  assign dio_pad_sleep_en_0_wd = reg_wdata[0];
  assign dio_pad_sleep_en_1_we = addr_hit[52] & reg_we & !reg_error;

  assign dio_pad_sleep_en_1_wd = reg_wdata[0];
  assign dio_pad_sleep_en_2_we = addr_hit[53] & reg_we & !reg_error;

  assign dio_pad_sleep_en_2_wd = reg_wdata[0];
  assign dio_pad_sleep_en_3_we = addr_hit[54] & reg_we & !reg_error;

  assign dio_pad_sleep_en_3_wd = reg_wdata[0];
  assign dio_pad_sleep_en_4_we = addr_hit[55] & reg_we & !reg_error;

  assign dio_pad_sleep_en_4_wd = reg_wdata[0];
  assign dio_pad_sleep_en_5_we = addr_hit[56] & reg_we & !reg_error;

  assign dio_pad_sleep_en_5_wd = reg_wdata[0];
  assign dio_pad_sleep_mode_0_we = addr_hit[57] & reg_we & !reg_error;

  assign dio_pad_sleep_mode_0_wd = reg_wdata[1:0];
  assign dio_pad_sleep_mode_1_we = addr_hit[58] & reg_we & !reg_error;

  assign dio_pad_sleep_mode_1_wd = reg_wdata[1:0];
  assign dio_pad_sleep_mode_2_we = addr_hit[59] & reg_we & !reg_error;

  assign dio_pad_sleep_mode_2_wd = reg_wdata[1:0];
  assign dio_pad_sleep_mode_3_we = addr_hit[60] & reg_we & !reg_error;

  assign dio_pad_sleep_mode_3_wd = reg_wdata[1:0];
  assign dio_pad_sleep_mode_4_we = addr_hit[61] & reg_we & !reg_error;

  assign dio_pad_sleep_mode_4_wd = reg_wdata[1:0];
  assign dio_pad_sleep_mode_5_we = addr_hit[62] & reg_we & !reg_error;

  assign dio_pad_sleep_mode_5_wd = reg_wdata[1:0];
  assign wkup_detector_regwen_we = addr_hit[63] & reg_we & !reg_error;

  assign wkup_detector_regwen_wd = reg_wdata[0];
  assign wkup_detector_en_we = addr_hit[64] & reg_we & !reg_error;

  assign wkup_detector_we = addr_hit[65] & reg_we & !reg_error;



  assign wkup_detector_cnt_th_we = addr_hit[66] & reg_we & !reg_error;

  assign wkup_detector_padsel_we = addr_hit[67] & reg_we & !reg_error;

  assign wkup_detector_padsel_wd = reg_wdata[2:0];
  assign wkup_cause_we = addr_hit[68] & reg_we & !reg_error;


  // Assign write-enables to checker logic vector.
  always_comb begin
    reg_we_check[0] = alert_test_we;
    reg_we_check[1] = mio_periph_insel_regwen_we;
    reg_we_check[2] = mio_periph_insel_gated_we;
    reg_we_check[3] = mio_outsel_regwen_0_we;
    reg_we_check[4] = mio_outsel_regwen_1_we;
    reg_we_check[5] = mio_outsel_regwen_2_we;
    reg_we_check[6] = mio_outsel_regwen_3_we;
    reg_we_check[7] = mio_outsel_0_gated_we;
    reg_we_check[8] = mio_outsel_1_gated_we;
    reg_we_check[9] = mio_outsel_2_gated_we;
    reg_we_check[10] = mio_outsel_3_gated_we;
    reg_we_check[11] = mio_pad_attr_regwen_0_we;
    reg_we_check[12] = mio_pad_attr_regwen_1_we;
    reg_we_check[13] = mio_pad_attr_regwen_2_we;
    reg_we_check[14] = mio_pad_attr_regwen_3_we;
    reg_we_check[15] = mio_pad_attr_0_gated_we;
    reg_we_check[16] = mio_pad_attr_1_gated_we;
    reg_we_check[17] = mio_pad_attr_2_gated_we;
    reg_we_check[18] = mio_pad_attr_3_gated_we;
    reg_we_check[19] = dio_pad_attr_regwen_0_we;
    reg_we_check[20] = dio_pad_attr_regwen_1_we;
    reg_we_check[21] = dio_pad_attr_regwen_2_we;
    reg_we_check[22] = dio_pad_attr_regwen_3_we;
    reg_we_check[23] = dio_pad_attr_regwen_4_we;
    reg_we_check[24] = dio_pad_attr_regwen_5_we;
    reg_we_check[25] = dio_pad_attr_0_gated_we;
    reg_we_check[26] = dio_pad_attr_1_gated_we;
    reg_we_check[27] = dio_pad_attr_2_gated_we;
    reg_we_check[28] = dio_pad_attr_3_gated_we;
    reg_we_check[29] = dio_pad_attr_4_gated_we;
    reg_we_check[30] = dio_pad_attr_5_gated_we;
    reg_we_check[31] = mio_pad_sleep_status_we;
    reg_we_check[32] = mio_pad_sleep_regwen_0_we;
    reg_we_check[33] = mio_pad_sleep_regwen_1_we;
    reg_we_check[34] = mio_pad_sleep_regwen_2_we;
    reg_we_check[35] = mio_pad_sleep_regwen_3_we;
    reg_we_check[36] = mio_pad_sleep_en_0_gated_we;
    reg_we_check[37] = mio_pad_sleep_en_1_gated_we;
    reg_we_check[38] = mio_pad_sleep_en_2_gated_we;
    reg_we_check[39] = mio_pad_sleep_en_3_gated_we;
    reg_we_check[40] = mio_pad_sleep_mode_0_gated_we;
    reg_we_check[41] = mio_pad_sleep_mode_1_gated_we;
    reg_we_check[42] = mio_pad_sleep_mode_2_gated_we;
    reg_we_check[43] = mio_pad_sleep_mode_3_gated_we;
    reg_we_check[44] = dio_pad_sleep_status_we;
    reg_we_check[45] = dio_pad_sleep_regwen_0_we;
    reg_we_check[46] = dio_pad_sleep_regwen_1_we;
    reg_we_check[47] = dio_pad_sleep_regwen_2_we;
    reg_we_check[48] = dio_pad_sleep_regwen_3_we;
    reg_we_check[49] = dio_pad_sleep_regwen_4_we;
    reg_we_check[50] = dio_pad_sleep_regwen_5_we;
    reg_we_check[51] = dio_pad_sleep_en_0_gated_we;
    reg_we_check[52] = dio_pad_sleep_en_1_gated_we;
    reg_we_check[53] = dio_pad_sleep_en_2_gated_we;
    reg_we_check[54] = dio_pad_sleep_en_3_gated_we;
    reg_we_check[55] = dio_pad_sleep_en_4_gated_we;
    reg_we_check[56] = dio_pad_sleep_en_5_gated_we;
    reg_we_check[57] = dio_pad_sleep_mode_0_gated_we;
    reg_we_check[58] = dio_pad_sleep_mode_1_gated_we;
    reg_we_check[59] = dio_pad_sleep_mode_2_gated_we;
    reg_we_check[60] = dio_pad_sleep_mode_3_gated_we;
    reg_we_check[61] = dio_pad_sleep_mode_4_gated_we;
    reg_we_check[62] = dio_pad_sleep_mode_5_gated_we;
    reg_we_check[63] = wkup_detector_regwen_we;
    reg_we_check[64] = wkup_detector_en_we;
    reg_we_check[65] = wkup_detector_we;
    reg_we_check[66] = wkup_detector_cnt_th_we;
    reg_we_check[67] = wkup_detector_padsel_gated_we;
    reg_we_check[68] = wkup_cause_we;
  end

  // Read data return
  always_comb begin
    reg_rdata_next = '0;
    unique case (1'b1)
      addr_hit[0]: begin
        reg_rdata_next[0] = '0;
      end

      addr_hit[1]: begin
        reg_rdata_next[0] = mio_periph_insel_regwen_qs;
      end

      addr_hit[2]: begin
        reg_rdata_next[2:0] = mio_periph_insel_qs;
      end

      addr_hit[3]: begin
        reg_rdata_next[0] = mio_outsel_regwen_0_qs;
      end

      addr_hit[4]: begin
        reg_rdata_next[0] = mio_outsel_regwen_1_qs;
      end

      addr_hit[5]: begin
        reg_rdata_next[0] = mio_outsel_regwen_2_qs;
      end

      addr_hit[6]: begin
        reg_rdata_next[0] = mio_outsel_regwen_3_qs;
      end

      addr_hit[7]: begin
        reg_rdata_next[1:0] = mio_outsel_0_qs;
      end

      addr_hit[8]: begin
        reg_rdata_next[1:0] = mio_outsel_1_qs;
      end

      addr_hit[9]: begin
        reg_rdata_next[1:0] = mio_outsel_2_qs;
      end

      addr_hit[10]: begin
        reg_rdata_next[1:0] = mio_outsel_3_qs;
      end

      addr_hit[11]: begin
        reg_rdata_next[0] = mio_pad_attr_regwen_0_qs;
      end

      addr_hit[12]: begin
        reg_rdata_next[0] = mio_pad_attr_regwen_1_qs;
      end

      addr_hit[13]: begin
        reg_rdata_next[0] = mio_pad_attr_regwen_2_qs;
      end

      addr_hit[14]: begin
        reg_rdata_next[0] = mio_pad_attr_regwen_3_qs;
      end

      addr_hit[15]: begin
        reg_rdata_next[0] = mio_pad_attr_0_invert_0_qs;
        reg_rdata_next[1] = mio_pad_attr_0_virtual_od_en_0_qs;
        reg_rdata_next[2] = mio_pad_attr_0_pull_en_0_qs;
        reg_rdata_next[3] = mio_pad_attr_0_pull_select_0_qs;
        reg_rdata_next[4] = mio_pad_attr_0_keeper_en_0_qs;
        reg_rdata_next[5] = mio_pad_attr_0_schmitt_en_0_qs;
        reg_rdata_next[6] = mio_pad_attr_0_od_en_0_qs;
        reg_rdata_next[7] = mio_pad_attr_0_input_disable_0_qs;
        reg_rdata_next[17:16] = mio_pad_attr_0_slew_rate_0_qs;
        reg_rdata_next[23:20] = mio_pad_attr_0_drive_strength_0_qs;
      end

      addr_hit[16]: begin
        reg_rdata_next[0] = mio_pad_attr_1_invert_1_qs;
        reg_rdata_next[1] = mio_pad_attr_1_virtual_od_en_1_qs;
        reg_rdata_next[2] = mio_pad_attr_1_pull_en_1_qs;
        reg_rdata_next[3] = mio_pad_attr_1_pull_select_1_qs;
        reg_rdata_next[4] = mio_pad_attr_1_keeper_en_1_qs;
        reg_rdata_next[5] = mio_pad_attr_1_schmitt_en_1_qs;
        reg_rdata_next[6] = mio_pad_attr_1_od_en_1_qs;
        reg_rdata_next[7] = mio_pad_attr_1_input_disable_1_qs;
        reg_rdata_next[17:16] = mio_pad_attr_1_slew_rate_1_qs;
        reg_rdata_next[23:20] = mio_pad_attr_1_drive_strength_1_qs;
      end

      addr_hit[17]: begin
        reg_rdata_next[0] = mio_pad_attr_2_invert_2_qs;
        reg_rdata_next[1] = mio_pad_attr_2_virtual_od_en_2_qs;
        reg_rdata_next[2] = mio_pad_attr_2_pull_en_2_qs;
        reg_rdata_next[3] = mio_pad_attr_2_pull_select_2_qs;
        reg_rdata_next[4] = mio_pad_attr_2_keeper_en_2_qs;
        reg_rdata_next[5] = mio_pad_attr_2_schmitt_en_2_qs;
        reg_rdata_next[6] = mio_pad_attr_2_od_en_2_qs;
        reg_rdata_next[7] = mio_pad_attr_2_input_disable_2_qs;
        reg_rdata_next[17:16] = mio_pad_attr_2_slew_rate_2_qs;
        reg_rdata_next[23:20] = mio_pad_attr_2_drive_strength_2_qs;
      end

      addr_hit[18]: begin
        reg_rdata_next[0] = mio_pad_attr_3_invert_3_qs;
        reg_rdata_next[1] = mio_pad_attr_3_virtual_od_en_3_qs;
        reg_rdata_next[2] = mio_pad_attr_3_pull_en_3_qs;
        reg_rdata_next[3] = mio_pad_attr_3_pull_select_3_qs;
        reg_rdata_next[4] = mio_pad_attr_3_keeper_en_3_qs;
        reg_rdata_next[5] = mio_pad_attr_3_schmitt_en_3_qs;
        reg_rdata_next[6] = mio_pad_attr_3_od_en_3_qs;
        reg_rdata_next[7] = mio_pad_attr_3_input_disable_3_qs;
        reg_rdata_next[17:16] = mio_pad_attr_3_slew_rate_3_qs;
        reg_rdata_next[23:20] = mio_pad_attr_3_drive_strength_3_qs;
      end

      addr_hit[19]: begin
        reg_rdata_next[0] = dio_pad_attr_regwen_0_qs;
      end

      addr_hit[20]: begin
        reg_rdata_next[0] = dio_pad_attr_regwen_1_qs;
      end

      addr_hit[21]: begin
        reg_rdata_next[0] = dio_pad_attr_regwen_2_qs;
      end

      addr_hit[22]: begin
        reg_rdata_next[0] = dio_pad_attr_regwen_3_qs;
      end

      addr_hit[23]: begin
        reg_rdata_next[0] = dio_pad_attr_regwen_4_qs;
      end

      addr_hit[24]: begin
        reg_rdata_next[0] = dio_pad_attr_regwen_5_qs;
      end

      addr_hit[25]: begin
        reg_rdata_next[0] = dio_pad_attr_0_invert_0_qs;
        reg_rdata_next[1] = dio_pad_attr_0_virtual_od_en_0_qs;
        reg_rdata_next[2] = dio_pad_attr_0_pull_en_0_qs;
        reg_rdata_next[3] = dio_pad_attr_0_pull_select_0_qs;
        reg_rdata_next[4] = dio_pad_attr_0_keeper_en_0_qs;
        reg_rdata_next[5] = dio_pad_attr_0_schmitt_en_0_qs;
        reg_rdata_next[6] = dio_pad_attr_0_od_en_0_qs;
        reg_rdata_next[7] = dio_pad_attr_0_input_disable_0_qs;
        reg_rdata_next[17:16] = dio_pad_attr_0_slew_rate_0_qs;
        reg_rdata_next[23:20] = dio_pad_attr_0_drive_strength_0_qs;
      end

      addr_hit[26]: begin
        reg_rdata_next[0] = dio_pad_attr_1_invert_1_qs;
        reg_rdata_next[1] = dio_pad_attr_1_virtual_od_en_1_qs;
        reg_rdata_next[2] = dio_pad_attr_1_pull_en_1_qs;
        reg_rdata_next[3] = dio_pad_attr_1_pull_select_1_qs;
        reg_rdata_next[4] = dio_pad_attr_1_keeper_en_1_qs;
        reg_rdata_next[5] = dio_pad_attr_1_schmitt_en_1_qs;
        reg_rdata_next[6] = dio_pad_attr_1_od_en_1_qs;
        reg_rdata_next[7] = dio_pad_attr_1_input_disable_1_qs;
        reg_rdata_next[17:16] = dio_pad_attr_1_slew_rate_1_qs;
        reg_rdata_next[23:20] = dio_pad_attr_1_drive_strength_1_qs;
      end

      addr_hit[27]: begin
        reg_rdata_next[0] = dio_pad_attr_2_invert_2_qs;
        reg_rdata_next[1] = dio_pad_attr_2_virtual_od_en_2_qs;
        reg_rdata_next[2] = dio_pad_attr_2_pull_en_2_qs;
        reg_rdata_next[3] = dio_pad_attr_2_pull_select_2_qs;
        reg_rdata_next[4] = dio_pad_attr_2_keeper_en_2_qs;
        reg_rdata_next[5] = dio_pad_attr_2_schmitt_en_2_qs;
        reg_rdata_next[6] = dio_pad_attr_2_od_en_2_qs;
        reg_rdata_next[7] = dio_pad_attr_2_input_disable_2_qs;
        reg_rdata_next[17:16] = dio_pad_attr_2_slew_rate_2_qs;
        reg_rdata_next[23:20] = dio_pad_attr_2_drive_strength_2_qs;
      end

      addr_hit[28]: begin
        reg_rdata_next[0] = dio_pad_attr_3_invert_3_qs;
        reg_rdata_next[1] = dio_pad_attr_3_virtual_od_en_3_qs;
        reg_rdata_next[2] = dio_pad_attr_3_pull_en_3_qs;
        reg_rdata_next[3] = dio_pad_attr_3_pull_select_3_qs;
        reg_rdata_next[4] = dio_pad_attr_3_keeper_en_3_qs;
        reg_rdata_next[5] = dio_pad_attr_3_schmitt_en_3_qs;
        reg_rdata_next[6] = dio_pad_attr_3_od_en_3_qs;
        reg_rdata_next[7] = dio_pad_attr_3_input_disable_3_qs;
        reg_rdata_next[17:16] = dio_pad_attr_3_slew_rate_3_qs;
        reg_rdata_next[23:20] = dio_pad_attr_3_drive_strength_3_qs;
      end

      addr_hit[29]: begin
        reg_rdata_next[0] = dio_pad_attr_4_invert_4_qs;
        reg_rdata_next[1] = dio_pad_attr_4_virtual_od_en_4_qs;
        reg_rdata_next[2] = dio_pad_attr_4_pull_en_4_qs;
        reg_rdata_next[3] = dio_pad_attr_4_pull_select_4_qs;
        reg_rdata_next[4] = dio_pad_attr_4_keeper_en_4_qs;
        reg_rdata_next[5] = dio_pad_attr_4_schmitt_en_4_qs;
        reg_rdata_next[6] = dio_pad_attr_4_od_en_4_qs;
        reg_rdata_next[7] = dio_pad_attr_4_input_disable_4_qs;
        reg_rdata_next[17:16] = dio_pad_attr_4_slew_rate_4_qs;
        reg_rdata_next[23:20] = dio_pad_attr_4_drive_strength_4_qs;
      end

      addr_hit[30]: begin
        reg_rdata_next[0] = dio_pad_attr_5_invert_5_qs;
        reg_rdata_next[1] = dio_pad_attr_5_virtual_od_en_5_qs;
        reg_rdata_next[2] = dio_pad_attr_5_pull_en_5_qs;
        reg_rdata_next[3] = dio_pad_attr_5_pull_select_5_qs;
        reg_rdata_next[4] = dio_pad_attr_5_keeper_en_5_qs;
        reg_rdata_next[5] = dio_pad_attr_5_schmitt_en_5_qs;
        reg_rdata_next[6] = dio_pad_attr_5_od_en_5_qs;
        reg_rdata_next[7] = dio_pad_attr_5_input_disable_5_qs;
        reg_rdata_next[17:16] = dio_pad_attr_5_slew_rate_5_qs;
        reg_rdata_next[23:20] = dio_pad_attr_5_drive_strength_5_qs;
      end

      addr_hit[31]: begin
        reg_rdata_next[0] = mio_pad_sleep_status_en_0_qs;
        reg_rdata_next[1] = mio_pad_sleep_status_en_1_qs;
        reg_rdata_next[2] = mio_pad_sleep_status_en_2_qs;
        reg_rdata_next[3] = mio_pad_sleep_status_en_3_qs;
      end

      addr_hit[32]: begin
        reg_rdata_next[0] = mio_pad_sleep_regwen_0_qs;
      end

      addr_hit[33]: begin
        reg_rdata_next[0] = mio_pad_sleep_regwen_1_qs;
      end

      addr_hit[34]: begin
        reg_rdata_next[0] = mio_pad_sleep_regwen_2_qs;
      end

      addr_hit[35]: begin
        reg_rdata_next[0] = mio_pad_sleep_regwen_3_qs;
      end

      addr_hit[36]: begin
        reg_rdata_next[0] = mio_pad_sleep_en_0_qs;
      end

      addr_hit[37]: begin
        reg_rdata_next[0] = mio_pad_sleep_en_1_qs;
      end

      addr_hit[38]: begin
        reg_rdata_next[0] = mio_pad_sleep_en_2_qs;
      end

      addr_hit[39]: begin
        reg_rdata_next[0] = mio_pad_sleep_en_3_qs;
      end

      addr_hit[40]: begin
        reg_rdata_next[1:0] = mio_pad_sleep_mode_0_qs;
      end

      addr_hit[41]: begin
        reg_rdata_next[1:0] = mio_pad_sleep_mode_1_qs;
      end

      addr_hit[42]: begin
        reg_rdata_next[1:0] = mio_pad_sleep_mode_2_qs;
      end

      addr_hit[43]: begin
        reg_rdata_next[1:0] = mio_pad_sleep_mode_3_qs;
      end

      addr_hit[44]: begin
        reg_rdata_next[0] = dio_pad_sleep_status_en_0_qs;
        reg_rdata_next[1] = dio_pad_sleep_status_en_1_qs;
        reg_rdata_next[2] = dio_pad_sleep_status_en_2_qs;
        reg_rdata_next[3] = dio_pad_sleep_status_en_3_qs;
        reg_rdata_next[4] = dio_pad_sleep_status_en_4_qs;
        reg_rdata_next[5] = dio_pad_sleep_status_en_5_qs;
      end

      addr_hit[45]: begin
        reg_rdata_next[0] = dio_pad_sleep_regwen_0_qs;
      end

      addr_hit[46]: begin
        reg_rdata_next[0] = dio_pad_sleep_regwen_1_qs;
      end

      addr_hit[47]: begin
        reg_rdata_next[0] = dio_pad_sleep_regwen_2_qs;
      end

      addr_hit[48]: begin
        reg_rdata_next[0] = dio_pad_sleep_regwen_3_qs;
      end

      addr_hit[49]: begin
        reg_rdata_next[0] = dio_pad_sleep_regwen_4_qs;
      end

      addr_hit[50]: begin
        reg_rdata_next[0] = dio_pad_sleep_regwen_5_qs;
      end

      addr_hit[51]: begin
        reg_rdata_next[0] = dio_pad_sleep_en_0_qs;
      end

      addr_hit[52]: begin
        reg_rdata_next[0] = dio_pad_sleep_en_1_qs;
      end

      addr_hit[53]: begin
        reg_rdata_next[0] = dio_pad_sleep_en_2_qs;
      end

      addr_hit[54]: begin
        reg_rdata_next[0] = dio_pad_sleep_en_3_qs;
      end

      addr_hit[55]: begin
        reg_rdata_next[0] = dio_pad_sleep_en_4_qs;
      end

      addr_hit[56]: begin
        reg_rdata_next[0] = dio_pad_sleep_en_5_qs;
      end

      addr_hit[57]: begin
        reg_rdata_next[1:0] = dio_pad_sleep_mode_0_qs;
      end

      addr_hit[58]: begin
        reg_rdata_next[1:0] = dio_pad_sleep_mode_1_qs;
      end

      addr_hit[59]: begin
        reg_rdata_next[1:0] = dio_pad_sleep_mode_2_qs;
      end

      addr_hit[60]: begin
        reg_rdata_next[1:0] = dio_pad_sleep_mode_3_qs;
      end

      addr_hit[61]: begin
        reg_rdata_next[1:0] = dio_pad_sleep_mode_4_qs;
      end

      addr_hit[62]: begin
        reg_rdata_next[1:0] = dio_pad_sleep_mode_5_qs;
      end

      addr_hit[63]: begin
        reg_rdata_next[0] = wkup_detector_regwen_qs;
      end

      addr_hit[64]: begin
        reg_rdata_next = DW'(wkup_detector_en_qs);
      end
      addr_hit[65]: begin
        reg_rdata_next = DW'(wkup_detector_qs);
      end
      addr_hit[66]: begin
        reg_rdata_next = DW'(wkup_detector_cnt_th_qs);
      end
      addr_hit[67]: begin
        reg_rdata_next[2:0] = wkup_detector_padsel_qs;
      end

      addr_hit[68]: begin
        reg_rdata_next = DW'(wkup_cause_qs);
      end
      default: begin
        reg_rdata_next = '1;
      end
    endcase
  end

  // shadow busy
  logic shadow_busy;
  assign shadow_busy = 1'b0;

  // register busy
  logic reg_busy_sel;
  assign reg_busy = (reg_busy_sel | shadow_busy) & tl_i.a_valid;
  always_comb begin
    reg_busy_sel = '0;
    unique case (1'b1)
      addr_hit[64]: begin
        reg_busy_sel = wkup_detector_en_busy;
      end
      addr_hit[65]: begin
        reg_busy_sel = wkup_detector_busy;
      end
      addr_hit[66]: begin
        reg_busy_sel = wkup_detector_cnt_th_busy;
      end
      addr_hit[68]: begin
        reg_busy_sel = wkup_cause_busy;
      end
      default: begin
        reg_busy_sel  = '0;
      end
    endcase
  end


  // Unused signal tieoff

  // wdata / byte enable are not always fully used
  // add a blanket unused statement to handle lint waivers
  logic unused_wdata;
  logic unused_be;
  assign unused_wdata = ^reg_wdata;
  assign unused_be = ^reg_be;

  // Assertions for Register Interface
  `ASSERT_PULSE(wePulse, reg_we, clk_i, !rst_ni)
  `ASSERT_PULSE(rePulse, reg_re, clk_i, !rst_ni)

  `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o_pre.d_valid, clk_i, !rst_ni)

  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit), clk_i, !rst_ni)

  // this is formulated as an assumption such that the FPV testbenches do disprove this
  // property by mistake
  //`ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.chk_en == tlul_pkg::CheckDis)

endmodule
