/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [9:0] _02_;
  reg [2:0] _03_;
  wire [3:0] _04_;
  reg [25:0] _05_;
  reg [5:0] _06_;
  reg [4:0] _07_;
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_45z;
  wire [4:0] celloutsig_0_46z;
  wire [24:0] celloutsig_0_47z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire [4:0] celloutsig_0_79z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [12:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[28] ? in_data[12] : in_data[56];
  assign celloutsig_1_2z = in_data[180] ? in_data[114] : celloutsig_1_0z;
  assign celloutsig_1_5z = in_data[144] ? celloutsig_1_3z : celloutsig_1_2z;
  assign celloutsig_1_10z = celloutsig_1_1z[1] ? celloutsig_1_8z[5] : celloutsig_1_7z;
  assign celloutsig_0_23z = celloutsig_0_6z ? celloutsig_0_8z : celloutsig_0_9z[2];
  assign celloutsig_0_3z = ~(in_data[76] & celloutsig_0_0z);
  assign celloutsig_0_40z = ~(celloutsig_0_10z[6] & celloutsig_0_19z);
  assign celloutsig_0_52z = ~(celloutsig_0_2z & celloutsig_0_16z);
  assign celloutsig_0_56z = ~(celloutsig_0_3z & celloutsig_0_4z[1]);
  assign celloutsig_1_0z = ~(in_data[134] & in_data[187]);
  assign celloutsig_1_14z = ~(celloutsig_1_11z[3] & celloutsig_1_10z);
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 10'h000;
    else _02_ <= { celloutsig_0_17z[8:1], celloutsig_0_18z, celloutsig_0_14z };
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 3'h0;
    else _03_ <= { celloutsig_0_13z[1:0], celloutsig_0_16z };
  reg [3:0] _21_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _21_ <= 4'h0;
    else _21_ <= { celloutsig_0_46z[2:0], celloutsig_0_24z };
  assign { _04_[3], _00_, _04_[1], _01_ } = _21_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 26'h0000000;
    else _05_ <= { celloutsig_0_36z[4:2], celloutsig_0_23z, celloutsig_0_37z, celloutsig_0_37z, celloutsig_0_24z, celloutsig_0_31z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_9z, _04_[3], _00_, _04_[1], _01_, celloutsig_0_3z, celloutsig_0_56z, celloutsig_0_8z, celloutsig_0_51z, celloutsig_0_4z, celloutsig_0_6z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 6'h00;
    else _06_ <= { _05_[20:17], celloutsig_0_58z, celloutsig_0_21z };
  always_ff @(posedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 5'h00;
    else _07_ <= { celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_25z = { celloutsig_0_11z[3], celloutsig_0_6z, celloutsig_0_21z } % { 1'h1, celloutsig_0_7z[1:0] };
  assign celloutsig_0_36z = { _02_[6:3], celloutsig_0_25z } % { 1'h1, in_data[60:55] };
  assign celloutsig_0_4z = { in_data[17:15], in_data[91] } % { 1'h1, in_data[39:38], in_data[0] };
  assign celloutsig_0_47z = { in_data[69:59], celloutsig_0_17z } % { 1'h1, celloutsig_0_5z, celloutsig_0_30z, celloutsig_0_5z, celloutsig_0_35z };
  assign celloutsig_0_7z = in_data[3:1] % { 1'h1, in_data[72:71] };
  assign celloutsig_1_11z = in_data[189:186] % { 1'h1, _07_[2:1], celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_5z[0], celloutsig_0_8z, celloutsig_0_0z } % { 1'h1, in_data[57:56] };
  assign celloutsig_0_11z = { celloutsig_0_4z, celloutsig_0_6z } % { 1'h1, celloutsig_0_7z[1:0], in_data[91], celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_10z[8:2], celloutsig_0_13z } % { 1'h1, celloutsig_0_10z[13:1] };
  assign celloutsig_0_51z = ^ { in_data[43:34], celloutsig_0_38z, celloutsig_0_14z };
  assign celloutsig_1_3z = ^ { in_data[102:99], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_9z = ^ { celloutsig_1_6z[4], celloutsig_1_1z };
  assign celloutsig_0_19z = ^ in_data[35:16];
  assign celloutsig_0_46z = { _02_[3:1], celloutsig_0_16z, celloutsig_0_30z } >> { celloutsig_0_21z, celloutsig_0_45z, celloutsig_0_9z };
  assign celloutsig_0_79z = celloutsig_0_17z[11:7] >> { _06_[3:2], celloutsig_0_52z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_8z = { _07_[4:2], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z } >> { _07_[2:0], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_8z[5:4], celloutsig_1_6z } >> { celloutsig_1_6z[3], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_1_16z = { celloutsig_1_12z[4:0], celloutsig_1_8z } >> { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_9z, _07_, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_38z = { celloutsig_0_25z[1:0], celloutsig_0_3z } - { celloutsig_0_5z[6:5], celloutsig_0_30z };
  assign celloutsig_0_5z = { in_data[91:87], celloutsig_0_4z, in_data[91], in_data[91] } - { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, in_data[91], celloutsig_0_3z, celloutsig_0_3z, in_data[91] };
  assign celloutsig_1_1z = { in_data[167:165], celloutsig_1_0z } - in_data[100:97];
  assign celloutsig_1_6z = in_data[164:157] - { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, _07_ };
  assign celloutsig_1_12z = { in_data[149:145], celloutsig_1_5z, celloutsig_1_9z } - { celloutsig_1_11z[2], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_10z = in_data[43:27] - { in_data[76:63], celloutsig_0_7z };
  assign celloutsig_0_22z = { in_data[49], celloutsig_0_13z, celloutsig_0_6z } - { celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_13z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_13z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_13z = celloutsig_0_10z[6:0];
  assign celloutsig_0_28z = ~((celloutsig_0_10z[3] & in_data[91]) | (celloutsig_0_24z & in_data[91]));
  assign celloutsig_0_29z = ~((celloutsig_0_3z & celloutsig_0_15z) | (in_data[38] & celloutsig_0_3z));
  assign celloutsig_0_30z = ~((celloutsig_0_18z & celloutsig_0_8z) | (in_data[91] & celloutsig_0_28z));
  assign celloutsig_0_31z = ~((_03_[0] & celloutsig_0_22z[6]) | (in_data[91] & celloutsig_0_10z[10]));
  assign celloutsig_0_33z = ~((celloutsig_0_17z[8] & celloutsig_0_7z[0]) | (celloutsig_0_30z & celloutsig_0_8z));
  assign celloutsig_0_35z = ~((_03_[1] & celloutsig_0_6z) | (_02_[0] & celloutsig_0_29z));
  assign celloutsig_0_37z = ~((_02_[7] & celloutsig_0_31z) | (celloutsig_0_36z[3] & in_data[28]));
  assign celloutsig_0_45z = ~((celloutsig_0_35z & celloutsig_0_33z) | (celloutsig_0_28z & celloutsig_0_30z));
  assign celloutsig_0_57z = ~((celloutsig_0_3z & celloutsig_0_40z) | (celloutsig_0_21z & celloutsig_0_9z[2]));
  assign celloutsig_0_6z = ~((in_data[91] & in_data[91]) | (celloutsig_0_0z & in_data[29]));
  assign celloutsig_0_58z = ~((celloutsig_0_11z[0] & celloutsig_0_15z) | (celloutsig_0_5z[8] & celloutsig_0_47z[18]));
  assign celloutsig_0_62z = ~((celloutsig_0_22z[8] & celloutsig_0_52z) | (celloutsig_0_14z & celloutsig_0_57z));
  assign celloutsig_0_66z = ~((celloutsig_0_12z & celloutsig_0_35z) | (_03_[0] & celloutsig_0_23z));
  assign celloutsig_0_78z = ~((celloutsig_0_62z & in_data[91]) | (celloutsig_0_8z & celloutsig_0_66z));
  assign celloutsig_0_8z = ~((celloutsig_0_5z[5] & in_data[0]) | (in_data[70] & celloutsig_0_2z));
  assign celloutsig_1_7z = ~((celloutsig_1_6z[7] & _07_[1]) | (_07_[0] & celloutsig_1_5z));
  assign celloutsig_1_15z = ~((_07_[0] & celloutsig_1_13z[6]) | (celloutsig_1_5z & celloutsig_1_14z));
  assign celloutsig_1_18z = ~((celloutsig_1_15z & _07_[3]) | (celloutsig_1_1z[3] & celloutsig_1_6z[4]));
  assign celloutsig_1_19z = ~((celloutsig_1_8z[0] & celloutsig_1_13z[2]) | (celloutsig_1_16z[5] & celloutsig_1_11z[0]));
  assign celloutsig_0_12z = ~((in_data[91] & celloutsig_0_7z[2]) | (in_data[45] & celloutsig_0_9z[2]));
  assign celloutsig_0_14z = ~((celloutsig_0_6z & celloutsig_0_0z) | (celloutsig_0_7z[0] & celloutsig_0_7z[1]));
  assign celloutsig_0_15z = ~((celloutsig_0_5z[8] & celloutsig_0_8z) | (in_data[91] & celloutsig_0_4z[3]));
  assign celloutsig_0_16z = ~((in_data[91] & celloutsig_0_5z[7]) | (celloutsig_0_10z[11] & celloutsig_0_15z));
  assign celloutsig_0_18z = ~((celloutsig_0_0z & celloutsig_0_2z) | (celloutsig_0_8z & celloutsig_0_0z));
  assign celloutsig_0_21z = ~((celloutsig_0_19z & celloutsig_0_7z[0]) | (celloutsig_0_7z[0] & celloutsig_0_7z[0]));
  assign celloutsig_0_2z = ~((in_data[72] & celloutsig_0_0z) | (celloutsig_0_0z & in_data[13]));
  assign celloutsig_0_24z = ~((in_data[91] & celloutsig_0_3z) | (celloutsig_0_9z[2] & celloutsig_0_10z[0]));
  assign { _04_[2], _04_[0] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
