{
  "module_name": "wifi.h",
  "hash_id": "5847de26ed7c4ee0b633d5b19d3a22f7d078f1fa6da42e1a78f661db15cd04dc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtlwifi/wifi.h",
  "human_readable_source": " \n \n\n#ifndef __RTL_WIFI_H__\n#define __RTL_WIFI_H__\n\n#define pr_fmt(fmt) KBUILD_MODNAME \": \" fmt\n\n#include <linux/sched.h>\n#include <linux/firmware.h>\n#include <linux/etherdevice.h>\n#include <linux/vmalloc.h>\n#include <linux/usb.h>\n#include <net/mac80211.h>\n#include <linux/completion.h>\n#include <linux/bitfield.h>\n#include \"debug.h\"\n\n#define\tMASKBYTE0\t\t\t\t0xff\n#define\tMASKBYTE1\t\t\t\t0xff00\n#define\tMASKBYTE2\t\t\t\t0xff0000\n#define\tMASKBYTE3\t\t\t\t0xff000000\n#define\tMASKHWORD\t\t\t\t0xffff0000\n#define\tMASKLWORD\t\t\t\t0x0000ffff\n#define\tMASKDWORD\t\t\t\t0xffffffff\n#define\tMASK12BITS\t\t\t\t0xfff\n#define\tMASKH4BITS\t\t\t\t0xf0000000\n#define MASKOFDM_D\t\t\t\t0xffc00000\n#define\tMASKCCK\t\t\t\t\t0x3f3f3f3f\n\n#define\tMASK4BITS\t\t\t\t0x0f\n#define\tMASK20BITS\t\t\t\t0xfffff\n#define RFREG_OFFSET_MASK\t\t\t0xfffff\n\n#define\tMASKBYTE0\t\t\t\t0xff\n#define\tMASKBYTE1\t\t\t\t0xff00\n#define\tMASKBYTE2\t\t\t\t0xff0000\n#define\tMASKBYTE3\t\t\t\t0xff000000\n#define\tMASKHWORD\t\t\t\t0xffff0000\n#define\tMASKLWORD\t\t\t\t0x0000ffff\n#define\tMASKDWORD\t\t\t\t0xffffffff\n#define\tMASK12BITS\t\t\t\t0xfff\n#define\tMASKH4BITS\t\t\t\t0xf0000000\n#define MASKOFDM_D\t\t\t\t0xffc00000\n#define\tMASKCCK\t\t\t\t\t0x3f3f3f3f\n\n#define\tMASK4BITS\t\t\t\t0x0f\n#define\tMASK20BITS\t\t\t\t0xfffff\n#define RFREG_OFFSET_MASK\t\t\t0xfffff\n\n#define RF_CHANGE_BY_INIT\t\t\t0\n#define RF_CHANGE_BY_IPS\t\t\tBIT(28)\n#define RF_CHANGE_BY_PS\t\t\t\tBIT(29)\n#define RF_CHANGE_BY_HW\t\t\t\tBIT(30)\n#define RF_CHANGE_BY_SW\t\t\t\tBIT(31)\n\n#define IQK_ADDA_REG_NUM\t\t\t16\n#define IQK_MAC_REG_NUM\t\t\t\t4\n#define IQK_THRESHOLD\t\t\t\t8\n\n#define MAX_KEY_LEN\t\t\t\t61\n#define KEY_BUF_SIZE\t\t\t\t5\n\n \n \n \n \n \n \n#define AC0_BE\t\t\t\t\t0\n#define AC1_BK\t\t\t\t\t1\n#define AC2_VI\t\t\t\t\t2\n#define AC3_VO\t\t\t\t\t3\n#define AC_MAX\t\t\t\t\t4\n#define QOS_QUEUE_NUM\t\t\t\t4\n#define RTL_MAC80211_NUM_QUEUE\t\t\t5\n#define REALTEK_USB_VENQT_MAX_BUF_SIZE\t\t254\n#define RTL_USB_MAX_RX_COUNT\t\t\t100\n#define QBSS_LOAD_SIZE\t\t\t\t5\n#define MAX_WMMELE_LENGTH\t\t\t64\n#define ASPM_L1_LATENCY\t\t\t\t7\n\n#define TOTAL_CAM_ENTRY\t\t\t\t32\n\n \n#define RTL_SLOT_TIME_9\t\t\t\t9\n#define RTL_SLOT_TIME_20\t\t\t20\n\n \n#define SNAP_SIZE\t\t6\n#define PROTOC_TYPE_SIZE\t2\n\n \n#define MAC80211_3ADDR_LEN\t\t\t24\n#define MAC80211_4ADDR_LEN\t\t\t30\n\n#define CHANNEL_MAX_NUMBER\t(14 + 24 + 21)\t \n#define CHANNEL_MAX_NUMBER_2G\t\t14\n#define CHANNEL_MAX_NUMBER_5G\t\t49  \n#define CHANNEL_MAX_NUMBER_5G_80M\t7\n#define CHANNEL_GROUP_MAX\t(3 + 9)\t \n#define MAX_PG_GROUP\t\t\t13\n#define\tCHANNEL_GROUP_MAX_2G\t\t3\n#define\tCHANNEL_GROUP_IDX_5GL\t\t3\n#define\tCHANNEL_GROUP_IDX_5GM\t\t6\n#define\tCHANNEL_GROUP_IDX_5GH\t\t9\n#define\tCHANNEL_GROUP_MAX_5G\t\t9\n#define AVG_THERMAL_NUM\t\t\t8\n#define AVG_THERMAL_NUM_88E\t\t4\n#define AVG_THERMAL_NUM_8723BE\t\t4\n#define MAX_TID_COUNT\t\t\t9\n\n \n#define FCS_LEN\t\t\t\t4\n#define EM_HDR_LEN\t\t\t8\n\nenum rtl8192c_h2c_cmd {\n\tH2C_AP_OFFLOAD = 0,\n\tH2C_SETPWRMODE = 1,\n\tH2C_JOINBSSRPT = 2,\n\tH2C_RSVDPAGE = 3,\n\tH2C_RSSI_REPORT = 5,\n\tH2C_RA_MASK = 6,\n\tH2C_MACID_PS_MODE = 7,\n\tH2C_P2P_PS_OFFLOAD = 8,\n\tH2C_MAC_MODE_SEL = 9,\n\tH2C_PWRM = 15,\n\tH2C_P2P_PS_CTW_CMD = 24,\n\tMAX_H2CCMD\n};\n\nenum {\n\tH2C_BT_PORT_ID = 0x71,\n};\n\nenum rtl_c2h_evt_v1 {\n\tC2H_DBG = 0,\n\tC2H_LB = 1,\n\tC2H_TXBF = 2,\n\tC2H_TX_REPORT = 3,\n\tC2H_BT_INFO = 9,\n\tC2H_BT_MP = 11,\n\tC2H_RA_RPT = 12,\n\n\tC2H_FW_SWCHNL = 0x10,\n\tC2H_IQK_FINISH = 0x11,\n\n\tC2H_EXT_V2 = 0xFF,\n};\n\nenum rtl_c2h_evt_v2 {\n\tC2H_V2_CCX_RPT = 0x0F,\n};\n\n#define GET_C2H_CMD_ID(c2h)\t({u8 *__c2h = c2h; __c2h[0]; })\n#define GET_C2H_SEQ(c2h)\t({u8 *__c2h = c2h; __c2h[1]; })\n#define C2H_DATA_OFFSET\t\t2\n#define GET_C2H_DATA_PTR(c2h)\t({u8 *__c2h = c2h; &__c2h[C2H_DATA_OFFSET]; })\n\n#define GET_TX_REPORT_SN_V1(c2h)\t(c2h[6])\n#define GET_TX_REPORT_ST_V1(c2h)\t(c2h[0] & 0xC0)\n#define GET_TX_REPORT_RETRY_V1(c2h)\t(c2h[2] & 0x3F)\n#define GET_TX_REPORT_SN_V2(c2h)\t(c2h[6])\n#define GET_TX_REPORT_ST_V2(c2h)\t(c2h[7] & 0xC0)\n#define GET_TX_REPORT_RETRY_V2(c2h)\t(c2h[8] & 0x3F)\n\n#define MAX_TX_COUNT\t\t\t4\n#define MAX_REGULATION_NUM\t\t4\n#define MAX_RF_PATH_NUM\t\t\t4\n#define MAX_RATE_SECTION_NUM\t\t6\t \n#define MAX_2_4G_BANDWIDTH_NUM\t\t4\n#define MAX_5G_BANDWIDTH_NUM\t\t4\n#define\tMAX_RF_PATH\t\t\t4\n#define\tMAX_CHNL_GROUP_24G\t\t6\n#define\tMAX_CHNL_GROUP_5G\t\t14\n\n#define TX_PWR_BY_RATE_NUM_BAND\t\t2\n#define TX_PWR_BY_RATE_NUM_RF\t\t4\n#define TX_PWR_BY_RATE_NUM_SECTION\t12\n#define TX_PWR_BY_RATE_NUM_RATE\t\t84  \n#define MAX_BASE_NUM_IN_PHY_REG_PG_24G\t6   \n#define MAX_BASE_NUM_IN_PHY_REG_PG_5G\t5   \n\n#define BUFDESC_SEG_NUM\t\t1  \n\n#define DEL_SW_IDX_SZ\t\t30\n\n \n#define RTL8192EE_SEG_NUM\t\tBUFDESC_SEG_NUM\n\nenum rf_tx_num {\n\tRF_1TX = 0,\n\tRF_2TX,\n\tRF_MAX_TX_NUM,\n\tRF_TX_NUM_NONIMPLEMENT,\n};\n\n#define PACKET_NORMAL\t\t\t0\n#define PACKET_DHCP\t\t\t1\n#define PACKET_ARP\t\t\t2\n#define PACKET_EAPOL\t\t\t3\n\n#define\tMAX_SUPPORT_WOL_PATTERN_NUM\t16\n#define\tRSVD_WOL_PATTERN_NUM\t\t1\n#define\tWKFMCAM_ADDR_NUM\t\t6\n#define\tWKFMCAM_SIZE\t\t\t24\n\n#define\tMAX_WOL_BIT_MASK_SIZE\t\t16\n \n#define\tMIN_WOL_PATTERN_SIZE\t\t13\n#define\tMAX_WOL_PATTERN_SIZE\t\t128\n\n#define\tWAKE_ON_MAGIC_PACKET\t\tBIT(0)\n#define\tWAKE_ON_PATTERN_MATCH\t\tBIT(1)\n\n#define\tWOL_REASON_PTK_UPDATE\t\tBIT(0)\n#define\tWOL_REASON_GTK_UPDATE\t\tBIT(1)\n#define\tWOL_REASON_DISASSOC\t\tBIT(2)\n#define\tWOL_REASON_DEAUTH\t\tBIT(3)\n#define\tWOL_REASON_AP_LOST\t\tBIT(4)\n#define\tWOL_REASON_MAGIC_PKT\t\tBIT(5)\n#define\tWOL_REASON_UNICAST_PKT\t\tBIT(6)\n#define\tWOL_REASON_PATTERN_PKT\t\tBIT(7)\n#define\tWOL_REASON_RTD3_SSID_MATCH\tBIT(8)\n#define\tWOL_REASON_REALWOW_V2_WAKEUPPKT\tBIT(9)\n#define\tWOL_REASON_REALWOW_V2_ACKLOST\tBIT(10)\n\nstruct rtlwifi_firmware_header {\n\t__le16 signature;\n\tu8 category;\n\tu8 function;\n\t__le16 version;\n\tu8 subversion;\n\tu8 rsvd1;\n\tu8 month;\n\tu8 date;\n\tu8 hour;\n\tu8 minute;\n\t__le16 ramcodesize;\n\t__le16 rsvd2;\n\t__le32 svnindex;\n\t__le32 rsvd3;\n\t__le32 rsvd4;\n\t__le32 rsvd5;\n};\n\nstruct txpower_info_2g {\n\tu8 index_cck_base[MAX_RF_PATH][MAX_CHNL_GROUP_24G];\n\tu8 index_bw40_base[MAX_RF_PATH][MAX_CHNL_GROUP_24G];\n\t \n\tu8 cck_diff[MAX_RF_PATH][MAX_TX_COUNT];\n\tu8 ofdm_diff[MAX_RF_PATH][MAX_TX_COUNT];\n\tu8 bw20_diff[MAX_RF_PATH][MAX_TX_COUNT];\n\tu8 bw40_diff[MAX_RF_PATH][MAX_TX_COUNT];\n\tu8 bw80_diff[MAX_RF_PATH][MAX_TX_COUNT];\n\tu8 bw160_diff[MAX_RF_PATH][MAX_TX_COUNT];\n};\n\nstruct txpower_info_5g {\n\tu8 index_bw40_base[MAX_RF_PATH][MAX_CHNL_GROUP_5G];\n\t \n\tu8 ofdm_diff[MAX_RF_PATH][MAX_TX_COUNT];\n\tu8 bw20_diff[MAX_RF_PATH][MAX_TX_COUNT];\n\tu8 bw40_diff[MAX_RF_PATH][MAX_TX_COUNT];\n\tu8 bw80_diff[MAX_RF_PATH][MAX_TX_COUNT];\n\tu8 bw160_diff[MAX_RF_PATH][MAX_TX_COUNT];\n};\n\nenum rate_section {\n\tCCK = 0,\n\tOFDM,\n\tHT_MCS0_MCS7,\n\tHT_MCS8_MCS15,\n\tVHT_1SSMCS0_1SSMCS9,\n\tVHT_2SSMCS0_2SSMCS9,\n\tMAX_RATE_SECTION,\n};\n\nenum intf_type {\n\tINTF_PCI = 0,\n\tINTF_USB = 1,\n};\n\nenum radio_path {\n\tRF90_PATH_A = 0,\n\tRF90_PATH_B = 1,\n\tRF90_PATH_C = 2,\n\tRF90_PATH_D = 3,\n};\n\nenum radio_mask {\n\tRF_MASK_A = BIT(0),\n\tRF_MASK_B = BIT(1),\n\tRF_MASK_C = BIT(2),\n\tRF_MASK_D = BIT(3),\n};\n\nenum regulation_txpwr_lmt {\n\tTXPWR_LMT_FCC = 0,\n\tTXPWR_LMT_MKK = 1,\n\tTXPWR_LMT_ETSI = 2,\n\tTXPWR_LMT_WW = 3,\n\n\tTXPWR_LMT_MAX_REGULATION_NUM = 4\n};\n\nenum rt_eeprom_type {\n\tEEPROM_93C46,\n\tEEPROM_93C56,\n\tEEPROM_BOOT_EFUSE,\n};\n\nenum ttl_status {\n\tRTL_STATUS_INTERFACE_START = 0,\n};\n\nenum hardware_type {\n\tHARDWARE_TYPE_RTL8192E,\n\tHARDWARE_TYPE_RTL8192U,\n\tHARDWARE_TYPE_RTL8192SE,\n\tHARDWARE_TYPE_RTL8192SU,\n\tHARDWARE_TYPE_RTL8192CE,\n\tHARDWARE_TYPE_RTL8192CU,\n\tHARDWARE_TYPE_RTL8192DE,\n\tHARDWARE_TYPE_RTL8192DU,\n\tHARDWARE_TYPE_RTL8723AE,\n\tHARDWARE_TYPE_RTL8723U,\n\tHARDWARE_TYPE_RTL8188EE,\n\tHARDWARE_TYPE_RTL8723BE,\n\tHARDWARE_TYPE_RTL8192EE,\n\tHARDWARE_TYPE_RTL8821AE,\n\tHARDWARE_TYPE_RTL8812AE,\n\tHARDWARE_TYPE_RTL8822BE,\n\n\t \n\tHARDWARE_TYPE_NUM\n};\n\n#define RTL_HW_TYPE(rtlpriv)\t(rtl_hal((struct rtl_priv *)rtlpriv)->hw_type)\n#define IS_NEW_GENERATION_IC(rtlpriv)\t\t\t\\\n\t\t\t(RTL_HW_TYPE(rtlpriv) >= HARDWARE_TYPE_RTL8192EE)\n#define IS_HARDWARE_TYPE_8192CE(rtlpriv)\t\t\\\n\t\t\t(RTL_HW_TYPE(rtlpriv) == HARDWARE_TYPE_RTL8192CE)\n#define IS_HARDWARE_TYPE_8812(rtlpriv)\t\t\t\\\n\t\t\t(RTL_HW_TYPE(rtlpriv) == HARDWARE_TYPE_RTL8812AE)\n#define IS_HARDWARE_TYPE_8821(rtlpriv)\t\t\t\\\n\t\t\t(RTL_HW_TYPE(rtlpriv) == HARDWARE_TYPE_RTL8821AE)\n#define IS_HARDWARE_TYPE_8723A(rtlpriv)\t\t\t\\\n\t\t\t(RTL_HW_TYPE(rtlpriv) == HARDWARE_TYPE_RTL8723AE)\n#define IS_HARDWARE_TYPE_8723B(rtlpriv)\t\t\t\\\n\t\t\t(RTL_HW_TYPE(rtlpriv) == HARDWARE_TYPE_RTL8723BE)\n#define IS_HARDWARE_TYPE_8192E(rtlpriv)\t\t\t\\\n\t\t\t(RTL_HW_TYPE(rtlpriv) == HARDWARE_TYPE_RTL8192EE)\n#define IS_HARDWARE_TYPE_8822B(rtlpriv)\t\t\t\\\n\t\t\t(RTL_HW_TYPE(rtlpriv) == HARDWARE_TYPE_RTL8822BE)\n\n#define RX_HAL_IS_CCK_RATE(rxmcs)\t\t\t\\\n\t((rxmcs) == DESC_RATE1M ||\t\t\t\\\n\t (rxmcs) == DESC_RATE2M ||\t\t\t\\\n\t (rxmcs) == DESC_RATE5_5M ||\t\t\t\\\n\t (rxmcs) == DESC_RATE11M)\n\nenum scan_operation_backup_opt {\n\tSCAN_OPT_BACKUP = 0,\n\tSCAN_OPT_BACKUP_BAND0 = 0,\n\tSCAN_OPT_BACKUP_BAND1,\n\tSCAN_OPT_RESTORE,\n\tSCAN_OPT_MAX\n};\n\n \nenum rf_pwrstate {\n\tERFON,\n\tERFSLEEP,\n\tERFOFF\n};\n\nstruct bb_reg_def {\n\tu32 rfintfs;\n\tu32 rfintfi;\n\tu32 rfintfo;\n\tu32 rfintfe;\n\tu32 rf3wire_offset;\n\tu32 rflssi_select;\n\tu32 rftxgain_stage;\n\tu32 rfhssi_para1;\n\tu32 rfhssi_para2;\n\tu32 rfsw_ctrl;\n\tu32 rfagc_control1;\n\tu32 rfagc_control2;\n\tu32 rfrxiq_imbal;\n\tu32 rfrx_afe;\n\tu32 rftxiq_imbal;\n\tu32 rftx_afe;\n\tu32 rf_rb;\t\t \n\tu32 rf_rbpi;\t\t \n};\n\nenum io_type {\n\tIO_CMD_PAUSE_DM_BY_SCAN = 0,\n\tIO_CMD_PAUSE_BAND0_DM_BY_SCAN = 0,\n\tIO_CMD_PAUSE_BAND1_DM_BY_SCAN = 1,\n\tIO_CMD_RESUME_DM_BY_SCAN = 2,\n};\n\nenum hw_variables {\n\tHW_VAR_ETHER_ADDR = 0x0,\n\tHW_VAR_MULTICAST_REG = 0x1,\n\tHW_VAR_BASIC_RATE = 0x2,\n\tHW_VAR_BSSID = 0x3,\n\tHW_VAR_MEDIA_STATUS = 0x4,\n\tHW_VAR_SECURITY_CONF = 0x5,\n\tHW_VAR_BEACON_INTERVAL = 0x6,\n\tHW_VAR_ATIM_WINDOW = 0x7,\n\tHW_VAR_LISTEN_INTERVAL = 0x8,\n\tHW_VAR_CS_COUNTER = 0x9,\n\tHW_VAR_DEFAULTKEY0 = 0xa,\n\tHW_VAR_DEFAULTKEY1 = 0xb,\n\tHW_VAR_DEFAULTKEY2 = 0xc,\n\tHW_VAR_DEFAULTKEY3 = 0xd,\n\tHW_VAR_SIFS = 0xe,\n\tHW_VAR_R2T_SIFS = 0xf,\n\tHW_VAR_DIFS = 0x10,\n\tHW_VAR_EIFS = 0x11,\n\tHW_VAR_SLOT_TIME = 0x12,\n\tHW_VAR_ACK_PREAMBLE = 0x13,\n\tHW_VAR_CW_CONFIG = 0x14,\n\tHW_VAR_CW_VALUES = 0x15,\n\tHW_VAR_RATE_FALLBACK_CONTROL = 0x16,\n\tHW_VAR_CONTENTION_WINDOW = 0x17,\n\tHW_VAR_RETRY_COUNT = 0x18,\n\tHW_VAR_TR_SWITCH = 0x19,\n\tHW_VAR_COMMAND = 0x1a,\n\tHW_VAR_WPA_CONFIG = 0x1b,\n\tHW_VAR_AMPDU_MIN_SPACE = 0x1c,\n\tHW_VAR_SHORTGI_DENSITY = 0x1d,\n\tHW_VAR_AMPDU_FACTOR = 0x1e,\n\tHW_VAR_MCS_RATE_AVAILABLE = 0x1f,\n\tHW_VAR_AC_PARAM = 0x20,\n\tHW_VAR_ACM_CTRL = 0x21,\n\tHW_VAR_DIS_REQ_QSIZE = 0x22,\n\tHW_VAR_CCX_CHNL_LOAD = 0x23,\n\tHW_VAR_CCX_NOISE_HISTOGRAM = 0x24,\n\tHW_VAR_CCX_CLM_NHM = 0x25,\n\tHW_VAR_TXOPLIMIT = 0x26,\n\tHW_VAR_TURBO_MODE = 0x27,\n\tHW_VAR_RF_STATE = 0x28,\n\tHW_VAR_RF_OFF_BY_HW = 0x29,\n\tHW_VAR_BUS_SPEED = 0x2a,\n\tHW_VAR_SET_DEV_POWER = 0x2b,\n\n\tHW_VAR_RCR = 0x2c,\n\tHW_VAR_RATR_0 = 0x2d,\n\tHW_VAR_RRSR = 0x2e,\n\tHW_VAR_CPU_RST = 0x2f,\n\tHW_VAR_CHECK_BSSID = 0x30,\n\tHW_VAR_LBK_MODE = 0x31,\n\tHW_VAR_AES_11N_FIX = 0x32,\n\tHW_VAR_USB_RX_AGGR = 0x33,\n\tHW_VAR_USER_CONTROL_TURBO_MODE = 0x34,\n\tHW_VAR_RETRY_LIMIT = 0x35,\n\tHW_VAR_INIT_TX_RATE = 0x36,\n\tHW_VAR_TX_RATE_REG = 0x37,\n\tHW_VAR_EFUSE_USAGE = 0x38,\n\tHW_VAR_EFUSE_BYTES = 0x39,\n\tHW_VAR_AUTOLOAD_STATUS = 0x3a,\n\tHW_VAR_RF_2R_DISABLE = 0x3b,\n\tHW_VAR_SET_RPWM = 0x3c,\n\tHW_VAR_H2C_FW_PWRMODE = 0x3d,\n\tHW_VAR_H2C_FW_JOINBSSRPT = 0x3e,\n\tHW_VAR_H2C_FW_MEDIASTATUSRPT = 0x3f,\n\tHW_VAR_H2C_FW_P2P_PS_OFFLOAD = 0x40,\n\tHW_VAR_FW_PSMODE_STATUS = 0x41,\n\tHW_VAR_INIT_RTS_RATE = 0x42,\n\tHW_VAR_RESUME_CLK_ON = 0x43,\n\tHW_VAR_FW_LPS_ACTION = 0x44,\n\tHW_VAR_1X1_RECV_COMBINE = 0x45,\n\tHW_VAR_STOP_SEND_BEACON = 0x46,\n\tHW_VAR_TSF_TIMER = 0x47,\n\tHW_VAR_IO_CMD = 0x48,\n\n\tHW_VAR_RF_RECOVERY = 0x49,\n\tHW_VAR_H2C_FW_UPDATE_GTK = 0x4a,\n\tHW_VAR_WF_MASK = 0x4b,\n\tHW_VAR_WF_CRC = 0x4c,\n\tHW_VAR_WF_IS_MAC_ADDR = 0x4d,\n\tHW_VAR_H2C_FW_OFFLOAD = 0x4e,\n\tHW_VAR_RESET_WFCRC = 0x4f,\n\n\tHW_VAR_HANDLE_FW_C2H = 0x50,\n\tHW_VAR_DL_FW_RSVD_PAGE = 0x51,\n\tHW_VAR_AID = 0x52,\n\tHW_VAR_HW_SEQ_ENABLE = 0x53,\n\tHW_VAR_CORRECT_TSF = 0x54,\n\tHW_VAR_BCN_VALID = 0x55,\n\tHW_VAR_FWLPS_RF_ON = 0x56,\n\tHW_VAR_DUAL_TSF_RST = 0x57,\n\tHW_VAR_SWITCH_EPHY_WOWLAN = 0x58,\n\tHW_VAR_INT_MIGRATION = 0x59,\n\tHW_VAR_INT_AC = 0x5a,\n\tHW_VAR_RF_TIMING = 0x5b,\n\n\tHAL_DEF_WOWLAN = 0x5c,\n\tHW_VAR_MRC = 0x5d,\n\tHW_VAR_KEEP_ALIVE = 0x5e,\n\tHW_VAR_NAV_UPPER = 0x5f,\n\n\tHW_VAR_MGT_FILTER = 0x60,\n\tHW_VAR_CTRL_FILTER = 0x61,\n\tHW_VAR_DATA_FILTER = 0x62,\n};\n\nenum rt_media_status {\n\tRT_MEDIA_DISCONNECT = 0,\n\tRT_MEDIA_CONNECT = 1\n};\n\nenum rt_oem_id {\n\tRT_CID_DEFAULT = 0,\n\tRT_CID_8187_ALPHA0 = 1,\n\tRT_CID_8187_SERCOMM_PS = 2,\n\tRT_CID_8187_HW_LED = 3,\n\tRT_CID_8187_NETGEAR = 4,\n\tRT_CID_WHQL = 5,\n\tRT_CID_819X_CAMEO = 6,\n\tRT_CID_819X_RUNTOP = 7,\n\tRT_CID_819X_SENAO = 8,\n\tRT_CID_TOSHIBA = 9,\n\tRT_CID_819X_NETCORE = 10,\n\tRT_CID_NETTRONIX = 11,\n\tRT_CID_DLINK = 12,\n\tRT_CID_PRONET = 13,\n\tRT_CID_COREGA = 14,\n\tRT_CID_819X_ALPHA = 15,\n\tRT_CID_819X_SITECOM = 16,\n\tRT_CID_CCX = 17,\n\tRT_CID_819X_LENOVO = 18,\n\tRT_CID_819X_QMI = 19,\n\tRT_CID_819X_EDIMAX_BELKIN = 20,\n\tRT_CID_819X_SERCOMM_BELKIN = 21,\n\tRT_CID_819X_CAMEO1 = 22,\n\tRT_CID_819X_MSI = 23,\n\tRT_CID_819X_ACER = 24,\n\tRT_CID_819X_HP = 27,\n\tRT_CID_819X_CLEVO = 28,\n\tRT_CID_819X_ARCADYAN_BELKIN = 29,\n\tRT_CID_819X_SAMSUNG = 30,\n\tRT_CID_819X_WNC_COREGA = 31,\n\tRT_CID_819X_FOXCOON = 32,\n\tRT_CID_819X_DELL = 33,\n\tRT_CID_819X_PRONETS = 34,\n\tRT_CID_819X_EDIMAX_ASUS = 35,\n\tRT_CID_NETGEAR = 36,\n\tRT_CID_PLANEX = 37,\n\tRT_CID_CC_C = 38,\n\tRT_CID_LENOVO_CHINA = 40,\n};\n\nenum hw_descs {\n\tHW_DESC_OWN,\n\tHW_DESC_RXOWN,\n\tHW_DESC_TX_NEXTDESC_ADDR,\n\tHW_DESC_TXBUFF_ADDR,\n\tHW_DESC_RXBUFF_ADDR,\n\tHW_DESC_RXPKT_LEN,\n\tHW_DESC_RXERO,\n\tHW_DESC_RX_PREPARE,\n};\n\nenum prime_sc {\n\tPRIME_CHNL_OFFSET_DONT_CARE = 0,\n\tPRIME_CHNL_OFFSET_LOWER = 1,\n\tPRIME_CHNL_OFFSET_UPPER = 2,\n};\n\nenum rf_type {\n\tRF_1T1R = 0,\n\tRF_1T2R = 1,\n\tRF_2T2R = 2,\n\tRF_2T2R_GREEN = 3,\n\tRF_2T3R = 4,\n\tRF_2T4R = 5,\n\tRF_3T3R = 6,\n\tRF_3T4R = 7,\n\tRF_4T4R = 8,\n};\n\nenum ht_channel_width {\n\tHT_CHANNEL_WIDTH_20 = 0,\n\tHT_CHANNEL_WIDTH_20_40 = 1,\n\tHT_CHANNEL_WIDTH_80 = 2,\n\tHT_CHANNEL_WIDTH_MAX,\n};\n\n \nenum rt_enc_alg {\n\tNO_ENCRYPTION = 0,\n\tWEP40_ENCRYPTION = 1,\n\tTKIP_ENCRYPTION = 2,\n\tRSERVED_ENCRYPTION = 3,\n\tAESCCMP_ENCRYPTION = 4,\n\tWEP104_ENCRYPTION = 5,\n\tAESCMAC_ENCRYPTION = 6,\t \n};\n\nenum rtl_hal_state {\n\t_HAL_STATE_STOP = 0,\n\t_HAL_STATE_START = 1,\n};\n\nenum rtl_desc_rate {\n\tDESC_RATE1M = 0x00,\n\tDESC_RATE2M = 0x01,\n\tDESC_RATE5_5M = 0x02,\n\tDESC_RATE11M = 0x03,\n\n\tDESC_RATE6M = 0x04,\n\tDESC_RATE9M = 0x05,\n\tDESC_RATE12M = 0x06,\n\tDESC_RATE18M = 0x07,\n\tDESC_RATE24M = 0x08,\n\tDESC_RATE36M = 0x09,\n\tDESC_RATE48M = 0x0a,\n\tDESC_RATE54M = 0x0b,\n\n\tDESC_RATEMCS0 = 0x0c,\n\tDESC_RATEMCS1 = 0x0d,\n\tDESC_RATEMCS2 = 0x0e,\n\tDESC_RATEMCS3 = 0x0f,\n\tDESC_RATEMCS4 = 0x10,\n\tDESC_RATEMCS5 = 0x11,\n\tDESC_RATEMCS6 = 0x12,\n\tDESC_RATEMCS7 = 0x13,\n\tDESC_RATEMCS8 = 0x14,\n\tDESC_RATEMCS9 = 0x15,\n\tDESC_RATEMCS10 = 0x16,\n\tDESC_RATEMCS11 = 0x17,\n\tDESC_RATEMCS12 = 0x18,\n\tDESC_RATEMCS13 = 0x19,\n\tDESC_RATEMCS14 = 0x1a,\n\tDESC_RATEMCS15 = 0x1b,\n\tDESC_RATEMCS15_SG = 0x1c,\n\tDESC_RATEMCS32 = 0x20,\n\n\tDESC_RATEVHT1SS_MCS0 = 0x2c,\n\tDESC_RATEVHT1SS_MCS1 = 0x2d,\n\tDESC_RATEVHT1SS_MCS2 = 0x2e,\n\tDESC_RATEVHT1SS_MCS3 = 0x2f,\n\tDESC_RATEVHT1SS_MCS4 = 0x30,\n\tDESC_RATEVHT1SS_MCS5 = 0x31,\n\tDESC_RATEVHT1SS_MCS6 = 0x32,\n\tDESC_RATEVHT1SS_MCS7 = 0x33,\n\tDESC_RATEVHT1SS_MCS8 = 0x34,\n\tDESC_RATEVHT1SS_MCS9 = 0x35,\n\tDESC_RATEVHT2SS_MCS0 = 0x36,\n\tDESC_RATEVHT2SS_MCS1 = 0x37,\n\tDESC_RATEVHT2SS_MCS2 = 0x38,\n\tDESC_RATEVHT2SS_MCS3 = 0x39,\n\tDESC_RATEVHT2SS_MCS4 = 0x3a,\n\tDESC_RATEVHT2SS_MCS5 = 0x3b,\n\tDESC_RATEVHT2SS_MCS6 = 0x3c,\n\tDESC_RATEVHT2SS_MCS7 = 0x3d,\n\tDESC_RATEVHT2SS_MCS8 = 0x3e,\n\tDESC_RATEVHT2SS_MCS9 = 0x3f,\n};\n\nenum rtl_var_map {\n\t \n\tSYS_ISO_CTRL = 0,\n\tSYS_FUNC_EN,\n\tSYS_CLK,\n\tMAC_RCR_AM,\n\tMAC_RCR_AB,\n\tMAC_RCR_ACRC32,\n\tMAC_RCR_ACF,\n\tMAC_RCR_AAP,\n\tMAC_HIMR,\n\tMAC_HIMRE,\n\tMAC_HSISR,\n\n\t \n\tEFUSE_TEST,\n\tEFUSE_CTRL,\n\tEFUSE_CLK,\n\tEFUSE_CLK_CTRL,\n\tEFUSE_PWC_EV12V,\n\tEFUSE_FEN_ELDR,\n\tEFUSE_LOADER_CLK_EN,\n\tEFUSE_ANA8M,\n\tEFUSE_HWSET_MAX_SIZE,\n\tEFUSE_MAX_SECTION_MAP,\n\tEFUSE_REAL_CONTENT_SIZE,\n\tEFUSE_OOB_PROTECT_BYTES_LEN,\n\tEFUSE_ACCESS,\n\n\t \n\tRWCAM,\n\tWCAMI,\n\tRCAMO,\n\tCAMDBG,\n\tSECR,\n\tSEC_CAM_NONE,\n\tSEC_CAM_WEP40,\n\tSEC_CAM_TKIP,\n\tSEC_CAM_AES,\n\tSEC_CAM_WEP104,\n\n\t \n\tRTL_IMR_BCNDMAINT6,\t \n\tRTL_IMR_BCNDMAINT5,\t \n\tRTL_IMR_BCNDMAINT4,\t \n\tRTL_IMR_BCNDMAINT3,\t \n\tRTL_IMR_BCNDMAINT2,\t \n\tRTL_IMR_BCNDMAINT1,\t \n\tRTL_IMR_BCNDOK8,\t \n\tRTL_IMR_BCNDOK7,\t \n\tRTL_IMR_BCNDOK6,\t \n\tRTL_IMR_BCNDOK5,\t \n\tRTL_IMR_BCNDOK4,\t \n\tRTL_IMR_BCNDOK3,\t \n\tRTL_IMR_BCNDOK2,\t \n\tRTL_IMR_BCNDOK1,\t \n\tRTL_IMR_TIMEOUT2,\t \n\tRTL_IMR_TIMEOUT1,\t \n\tRTL_IMR_TXFOVW,\t\t \n\tRTL_IMR_PSTIMEOUT,\t \n\tRTL_IMR_BCNINT,\t\t \n\tRTL_IMR_RXFOVW,\t\t \n\tRTL_IMR_RDU,\t\t \n\tRTL_IMR_ATIMEND,\t \n\tRTL_IMR_H2CDOK,\t\t \n\tRTL_IMR_BDOK,\t\t \n\tRTL_IMR_HIGHDOK,\t \n\tRTL_IMR_COMDOK,\t\t \n\tRTL_IMR_TBDOK,\t\t \n\tRTL_IMR_MGNTDOK,\t \n\tRTL_IMR_TBDER,\t\t \n\tRTL_IMR_BKDOK,\t\t \n\tRTL_IMR_BEDOK,\t\t \n\tRTL_IMR_VIDOK,\t\t \n\tRTL_IMR_VODOK,\t\t \n\tRTL_IMR_ROK,\t\t \n\tRTL_IMR_HSISR_IND,\t \n\tRTL_IBSS_INT_MASKS,\t \n\tRTL_IMR_C2HCMD,\t\t \n\n\t \n\tRTL_RC_CCK_RATE1M,\n\tRTL_RC_CCK_RATE2M,\n\tRTL_RC_CCK_RATE5_5M,\n\tRTL_RC_CCK_RATE11M,\n\n\t \n\tRTL_RC_OFDM_RATE6M,\n\tRTL_RC_OFDM_RATE9M,\n\tRTL_RC_OFDM_RATE12M,\n\tRTL_RC_OFDM_RATE18M,\n\tRTL_RC_OFDM_RATE24M,\n\tRTL_RC_OFDM_RATE36M,\n\tRTL_RC_OFDM_RATE48M,\n\tRTL_RC_OFDM_RATE54M,\n\n\tRTL_RC_HT_RATEMCS7,\n\tRTL_RC_HT_RATEMCS15,\n\n\tRTL_RC_VHT_RATE_1SS_MCS7,\n\tRTL_RC_VHT_RATE_1SS_MCS8,\n\tRTL_RC_VHT_RATE_1SS_MCS9,\n\tRTL_RC_VHT_RATE_2SS_MCS7,\n\tRTL_RC_VHT_RATE_2SS_MCS8,\n\tRTL_RC_VHT_RATE_2SS_MCS9,\n\n\t \n\tRTL_VAR_MAP_MAX,\n};\n\n \nenum _fw_ps_mode {\n\tFW_PS_ACTIVE_MODE = 0,\n\tFW_PS_MIN_MODE = 1,\n\tFW_PS_MAX_MODE = 2,\n\tFW_PS_DTIM_MODE = 3,\n\tFW_PS_VOIP_MODE = 4,\n\tFW_PS_UAPSD_WMM_MODE = 5,\n\tFW_PS_UAPSD_MODE = 6,\n\tFW_PS_IBSS_MODE = 7,\n\tFW_PS_WWLAN_MODE = 8,\n\tFW_PS_PM_RADIO_OFF = 9,\n\tFW_PS_PM_CARD_DISABLE = 10,\n};\n\nenum rt_psmode {\n\tEACTIVE,\t\t \n\tEMAXPS,\t\t\t \n\tEFASTPS,\t\t \n\tEAUTOPS,\t\t \n};\n\n \nenum led_ctl_mode {\n\tLED_CTL_POWER_ON = 1,\n\tLED_CTL_LINK = 2,\n\tLED_CTL_NO_LINK = 3,\n\tLED_CTL_TX = 4,\n\tLED_CTL_RX = 5,\n\tLED_CTL_SITE_SURVEY = 6,\n\tLED_CTL_POWER_OFF = 7,\n\tLED_CTL_START_TO_LINK = 8,\n\tLED_CTL_START_WPS = 9,\n\tLED_CTL_STOP_WPS = 10,\n};\n\nenum rtl_led_pin {\n\tLED_PIN_GPIO0,\n\tLED_PIN_LED0,\n\tLED_PIN_LED1,\n\tLED_PIN_LED2\n};\n\n \n \nenum acm_method {\n\tEACMWAY0_SWANDHW = 0,\n\tEACMWAY1_HW = 1,\n\tEACMWAY2_SW = 2,\n};\n\nenum macphy_mode {\n\tSINGLEMAC_SINGLEPHY = 0,\n\tDUALMAC_DUALPHY,\n\tDUALMAC_SINGLEPHY,\n};\n\nenum band_type {\n\tBAND_ON_2_4G = 0,\n\tBAND_ON_5G,\n\tBAND_ON_BOTH,\n\tBANDMAX\n};\n\n \nunion aci_aifsn {\n\tu8 char_data;\n\n\tstruct {\n\t\tu8 aifsn:4;\n\t\tu8 acm:1;\n\t\tu8 aci:2;\n\t\tu8 reserved:1;\n\t} f;\t\t\t \n};\n\n \nenum wireless_mode {\n\tWIRELESS_MODE_UNKNOWN = 0x00,\n\tWIRELESS_MODE_A = 0x01,\n\tWIRELESS_MODE_B = 0x02,\n\tWIRELESS_MODE_G = 0x04,\n\tWIRELESS_MODE_AUTO = 0x08,\n\tWIRELESS_MODE_N_24G = 0x10,\n\tWIRELESS_MODE_N_5G = 0x20,\n\tWIRELESS_MODE_AC_5G = 0x40,\n\tWIRELESS_MODE_AC_24G  = 0x80,\n\tWIRELESS_MODE_AC_ONLY = 0x100,\n\tWIRELESS_MODE_MAX = 0x800\n};\n\n#define IS_WIRELESS_MODE_A(wirelessmode)\t\\\n\t(wirelessmode == WIRELESS_MODE_A)\n#define IS_WIRELESS_MODE_B(wirelessmode)\t\\\n\t(wirelessmode == WIRELESS_MODE_B)\n#define IS_WIRELESS_MODE_G(wirelessmode)\t\\\n\t(wirelessmode == WIRELESS_MODE_G)\n#define IS_WIRELESS_MODE_N_24G(wirelessmode)\t\\\n\t(wirelessmode == WIRELESS_MODE_N_24G)\n#define IS_WIRELESS_MODE_N_5G(wirelessmode)\t\\\n\t(wirelessmode == WIRELESS_MODE_N_5G)\n\nenum ratr_table_mode {\n\tRATR_INX_WIRELESS_NGB = 0,\n\tRATR_INX_WIRELESS_NG = 1,\n\tRATR_INX_WIRELESS_NB = 2,\n\tRATR_INX_WIRELESS_N = 3,\n\tRATR_INX_WIRELESS_GB = 4,\n\tRATR_INX_WIRELESS_G = 5,\n\tRATR_INX_WIRELESS_B = 6,\n\tRATR_INX_WIRELESS_MC = 7,\n\tRATR_INX_WIRELESS_A = 8,\n\tRATR_INX_WIRELESS_AC_5N = 8,\n\tRATR_INX_WIRELESS_AC_24N = 9,\n};\n\nenum ratr_table_mode_new {\n\tRATEID_IDX_BGN_40M_2SS = 0,\n\tRATEID_IDX_BGN_40M_1SS = 1,\n\tRATEID_IDX_BGN_20M_2SS_BN = 2,\n\tRATEID_IDX_BGN_20M_1SS_BN = 3,\n\tRATEID_IDX_GN_N2SS = 4,\n\tRATEID_IDX_GN_N1SS = 5,\n\tRATEID_IDX_BG = 6,\n\tRATEID_IDX_G = 7,\n\tRATEID_IDX_B = 8,\n\tRATEID_IDX_VHT_2SS = 9,\n\tRATEID_IDX_VHT_1SS = 10,\n\tRATEID_IDX_MIX1 = 11,\n\tRATEID_IDX_MIX2 = 12,\n\tRATEID_IDX_VHT_3SS = 13,\n\tRATEID_IDX_BGN_3SS = 14,\n};\n\nenum rtl_link_state {\n\tMAC80211_NOLINK = 0,\n\tMAC80211_LINKING = 1,\n\tMAC80211_LINKED = 2,\n\tMAC80211_LINKED_SCANNING = 3,\n};\n\nenum act_category {\n\tACT_CAT_QOS = 1,\n\tACT_CAT_DLS = 2,\n\tACT_CAT_BA = 3,\n\tACT_CAT_HT = 7,\n\tACT_CAT_WMM = 17,\n};\n\nenum ba_action {\n\tACT_ADDBAREQ = 0,\n\tACT_ADDBARSP = 1,\n\tACT_DELBA = 2,\n};\n\nenum rt_polarity_ctl {\n\tRT_POLARITY_LOW_ACT = 0,\n\tRT_POLARITY_HIGH_ACT = 1,\n};\n\n \nenum fw_wow_reason_v2 {\n\tFW_WOW_V2_PTK_UPDATE_EVENT = 0x01,\n\tFW_WOW_V2_GTK_UPDATE_EVENT = 0x02,\n\tFW_WOW_V2_DISASSOC_EVENT = 0x04,\n\tFW_WOW_V2_DEAUTH_EVENT = 0x08,\n\tFW_WOW_V2_FW_DISCONNECT_EVENT = 0x10,\n\tFW_WOW_V2_MAGIC_PKT_EVENT = 0x21,\n\tFW_WOW_V2_UNICAST_PKT_EVENT = 0x22,\n\tFW_WOW_V2_PATTERN_PKT_EVENT = 0x23,\n\tFW_WOW_V2_RTD3_SSID_MATCH_EVENT = 0x24,\n\tFW_WOW_V2_REALWOW_V2_WAKEUPPKT = 0x30,\n\tFW_WOW_V2_REALWOW_V2_ACKLOST = 0x31,\n\tFW_WOW_V2_REASON_MAX = 0xff,\n};\n\nenum wolpattern_type {\n\tUNICAST_PATTERN = 0,\n\tMULTICAST_PATTERN = 1,\n\tBROADCAST_PATTERN = 2,\n\tDONT_CARE_DA = 3,\n\tUNKNOWN_TYPE = 4,\n};\n\nenum package_type {\n\tPACKAGE_DEFAULT,\n\tPACKAGE_QFN68,\n\tPACKAGE_TFBGA90,\n\tPACKAGE_TFBGA80,\n\tPACKAGE_TFBGA79\n};\n\nenum rtl_spec_ver {\n\tRTL_SPEC_NEW_RATEID = BIT(0),\t \n\tRTL_SPEC_SUPPORT_VHT = BIT(1),\t \n\tRTL_SPEC_EXT_C2H = BIT(2),\t \n};\n\nenum dm_info_query {\n\tDM_INFO_FA_OFDM,\n\tDM_INFO_FA_CCK,\n\tDM_INFO_FA_TOTAL,\n\tDM_INFO_CCA_OFDM,\n\tDM_INFO_CCA_CCK,\n\tDM_INFO_CCA_ALL,\n\tDM_INFO_CRC32_OK_VHT,\n\tDM_INFO_CRC32_OK_HT,\n\tDM_INFO_CRC32_OK_LEGACY,\n\tDM_INFO_CRC32_OK_CCK,\n\tDM_INFO_CRC32_ERROR_VHT,\n\tDM_INFO_CRC32_ERROR_HT,\n\tDM_INFO_CRC32_ERROR_LEGACY,\n\tDM_INFO_CRC32_ERROR_CCK,\n\tDM_INFO_EDCCA_FLAG,\n\tDM_INFO_OFDM_ENABLE,\n\tDM_INFO_CCK_ENABLE,\n\tDM_INFO_CRC32_OK_HT_AGG,\n\tDM_INFO_CRC32_ERROR_HT_AGG,\n\tDM_INFO_DBG_PORT_0,\n\tDM_INFO_CURR_IGI,\n\tDM_INFO_RSSI_MIN,\n\tDM_INFO_RSSI_MAX,\n\tDM_INFO_CLM_RATIO,\n\tDM_INFO_NHM_RATIO,\n\tDM_INFO_IQK_ALL,\n\tDM_INFO_IQK_OK,\n\tDM_INFO_IQK_NG,\n\tDM_INFO_SIZE,\n};\n\nenum rx_packet_type {\n\tNORMAL_RX,\n\tTX_REPORT1,\n\tTX_REPORT2,\n\tHIS_REPORT,\n\tC2H_PACKET,\n};\n\nstruct rtlwifi_tx_info {\n\tint sn;\n\tunsigned long send_time;\n};\n\nstatic inline struct rtlwifi_tx_info *rtl_tx_skb_cb_info(struct sk_buff *skb)\n{\n\tstruct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);\n\n\tBUILD_BUG_ON(sizeof(struct rtlwifi_tx_info) >\n\t\t     sizeof(info->status.status_driver_data));\n\n\treturn (struct rtlwifi_tx_info *)(info->status.status_driver_data);\n}\n\nstruct octet_string {\n\tu8 *octet;\n\tu16 length;\n};\n\nstruct rtl_hdr_3addr {\n\t__le16 frame_ctl;\n\t__le16 duration_id;\n\tu8 addr1[ETH_ALEN];\n\tu8 addr2[ETH_ALEN];\n\tu8 addr3[ETH_ALEN];\n\t__le16 seq_ctl;\n\tu8 payload[];\n} __packed;\n\nstruct rtl_info_element {\n\tu8 id;\n\tu8 len;\n\tu8 data[];\n} __packed;\n\nstruct rtl_probe_rsp {\n\tstruct rtl_hdr_3addr header;\n\tu32 time_stamp[2];\n\t__le16 beacon_interval;\n\t__le16 capability;\n\t \n\tstruct rtl_info_element info_element[];\n} __packed;\n\nstruct rtl_led_ctl {\n\tbool led_opendrain;\n\tenum rtl_led_pin sw_led0;\n\tenum rtl_led_pin sw_led1;\n};\n\nstruct rtl_qos_parameters {\n\t__le16 cw_min;\n\t__le16 cw_max;\n\tu8 aifs;\n\tu8 flag;\n\t__le16 tx_op;\n} __packed;\n\nstruct rt_smooth_data {\n\tu32 elements[100];\t \n\tu32 index;\t\t \n\tu32 total_num;\t\t \n\tu32 total_val;\t\t \n};\n\nstruct false_alarm_statistics {\n\tu32 cnt_parity_fail;\n\tu32 cnt_rate_illegal;\n\tu32 cnt_crc8_fail;\n\tu32 cnt_mcs_fail;\n\tu32 cnt_fast_fsync_fail;\n\tu32 cnt_sb_search_fail;\n\tu32 cnt_ofdm_fail;\n\tu32 cnt_cck_fail;\n\tu32 cnt_all;\n\tu32 cnt_ofdm_cca;\n\tu32 cnt_cck_cca;\n\tu32 cnt_cca_all;\n\tu32 cnt_bw_usc;\n\tu32 cnt_bw_lsc;\n};\n\nstruct init_gain {\n\tu8 xaagccore1;\n\tu8 xbagccore1;\n\tu8 xcagccore1;\n\tu8 xdagccore1;\n\tu8 cca;\n\n};\n\nstruct wireless_stats {\n\tu64 txbytesunicast;\n\tu64 txbytesmulticast;\n\tu64 txbytesbroadcast;\n\tu64 rxbytesunicast;\n\n\tu64 txbytesunicast_inperiod;\n\tu64 rxbytesunicast_inperiod;\n\tu32 txbytesunicast_inperiod_tp;\n\tu32 rxbytesunicast_inperiod_tp;\n\tu64 txbytesunicast_last;\n\tu64 rxbytesunicast_last;\n\n\tlong rx_snr_db[4];\n\t \n\tlong recv_signal_power;\n\tlong signal_quality;\n\tlong last_sigstrength_inpercent;\n\n\tu32 rssi_calculate_cnt;\n\tu32 pwdb_all_cnt;\n\n\t \n\tlong signal_strength;\n\n\tu8 rx_rssi_percentage[4];\n\tu8 rx_evm_dbm[4];\n\tu8 rx_evm_percentage[2];\n\n\tu16 rx_cfo_short[4];\n\tu16 rx_cfo_tail[4];\n\n\tstruct rt_smooth_data ui_rssi;\n\tstruct rt_smooth_data ui_link_quality;\n};\n\nstruct rate_adaptive {\n\tu8 rate_adaptive_disabled;\n\tu8 ratr_state;\n\tu16 reserve;\n\n\tu32 high_rssi_thresh_for_ra;\n\tu32 high2low_rssi_thresh_for_ra;\n\tu8 low2high_rssi_thresh_for_ra40m;\n\tu32 low_rssi_thresh_for_ra40m;\n\tu8 low2high_rssi_thresh_for_ra20m;\n\tu32 low_rssi_thresh_for_ra20m;\n\tu32 upper_rssi_threshold_ratr;\n\tu32 middleupper_rssi_threshold_ratr;\n\tu32 middle_rssi_threshold_ratr;\n\tu32 middlelow_rssi_threshold_ratr;\n\tu32 low_rssi_threshold_ratr;\n\tu32 ultralow_rssi_threshold_ratr;\n\tu32 low_rssi_threshold_ratr_40m;\n\tu32 low_rssi_threshold_ratr_20m;\n\tu8 ping_rssi_enable;\n\tu32 ping_rssi_ratr;\n\tu32 ping_rssi_thresh_for_ra;\n\tu32 last_ratr;\n\tu8 pre_ratr_state;\n\tu8 ldpc_thres;\n\tbool use_ldpc;\n\tbool lower_rts_rate;\n\tbool is_special_data;\n};\n\nstruct regd_pair_mapping {\n\tu16 reg_dmnenum;\n\tu16 reg_5ghz_ctl;\n\tu16 reg_2ghz_ctl;\n};\n\nstruct dynamic_primary_cca {\n\tu8 pricca_flag;\n\tu8 intf_flag;\n\tu8 intf_type;\n\tu8 dup_rts_flag;\n\tu8 monitor_flag;\n\tu8 ch_offset;\n\tu8 mf_state;\n};\n\nstruct rtl_regulatory {\n\ts8 alpha2[2];\n\tu16 country_code;\n\tu16 max_power_level;\n\tu32 tp_scale;\n\tu16 current_rd;\n\tu16 current_rd_ext;\n\tint16_t power_limit;\n\tstruct regd_pair_mapping *regpair;\n};\n\nstruct rtl_rfkill {\n\tbool rfkill_state;\t \n};\n\n \n#define\tP2P_MAX_NOA_NUM\t\t2\n\nenum p2p_role {\n\tP2P_ROLE_DISABLE = 0,\n\tP2P_ROLE_DEVICE = 1,\n\tP2P_ROLE_CLIENT = 2,\n\tP2P_ROLE_GO = 3\n};\n\nenum p2p_ps_state {\n\tP2P_PS_DISABLE = 0,\n\tP2P_PS_ENABLE = 1,\n\tP2P_PS_SCAN = 2,\n\tP2P_PS_SCAN_DONE = 3,\n\tP2P_PS_ALLSTASLEEP = 4,  \n};\n\nenum p2p_ps_mode {\n\tP2P_PS_NONE = 0,\n\tP2P_PS_CTWINDOW = 1,\n\tP2P_PS_NOA\t = 2,\n\tP2P_PS_MIX = 3,  \n};\n\nstruct rtl_p2p_ps_info {\n\tenum p2p_ps_mode p2p_ps_mode;  \n\tenum p2p_ps_state p2p_ps_state;  \n\tu8 noa_index;  \n\t \n\tu8 ctwindow;\n\tu8 opp_ps;  \n\tu8 noa_num;  \n\t \n\tu8 noa_count_type[P2P_MAX_NOA_NUM];\n\t \n\tu32 noa_duration[P2P_MAX_NOA_NUM];\n\t \n\tu32 noa_interval[P2P_MAX_NOA_NUM];\n\t \n\tu32 noa_start_time[P2P_MAX_NOA_NUM];\n};\n\nstruct p2p_ps_offload_t {\n\tu8 offload_en:1;\n\tu8 role:1;  \n\tu8 ctwindow_en:1;\n\tu8 noa0_en:1;\n\tu8 noa1_en:1;\n\tu8 allstasleep:1;\n\tu8 discovery:1;\n\tu8 reserved:1;\n};\n\n#define IQK_MATRIX_REG_NUM\t8\n#define IQK_MATRIX_SETTINGS_NUM\t(1 + 24 + 21)\n\nstruct iqk_matrix_regs {\n\tbool iqk_done;\n\tlong value[1][IQK_MATRIX_REG_NUM];\n};\n\nstruct phy_parameters {\n\tu16 length;\n\tu32 *pdata;\n};\n\nenum hw_param_tab_index {\n\tPHY_REG_2T,\n\tPHY_REG_1T,\n\tPHY_REG_PG,\n\tRADIOA_2T,\n\tRADIOB_2T,\n\tRADIOA_1T,\n\tRADIOB_1T,\n\tMAC_REG,\n\tAGCTAB_2T,\n\tAGCTAB_1T,\n\tMAX_TAB\n};\n\nstruct rtl_phy {\n\tstruct bb_reg_def phyreg_def[4];\t \n\tstruct init_gain initgain_backup;\n\tenum io_type current_io_type;\n\n\tu8 rf_mode;\n\tu8 rf_type;\n\tu8 current_chan_bw;\n\tu8 set_bwmode_inprogress;\n\tu8 sw_chnl_inprogress;\n\tu8 sw_chnl_stage;\n\tu8 sw_chnl_step;\n\tu8 current_channel;\n\tu8 h2c_box_num;\n\tu8 set_io_inprogress;\n\tu8 lck_inprogress;\n\n\t \n\ts32 reg_e94;\n\ts32 reg_e9c;\n\ts32 reg_ea4;\n\ts32 reg_eac;\n\ts32 reg_eb4;\n\ts32 reg_ebc;\n\ts32 reg_ec4;\n\ts32 reg_ecc;\n\tu8 rfpienable;\n\tu8 reserve_0;\n\tu16 reserve_1;\n\tu32 reg_c04, reg_c08, reg_874;\n\tu32 adda_backup[16];\n\tu32 iqk_mac_backup[IQK_MAC_REG_NUM];\n\tu32 iqk_bb_backup[10];\n\tbool iqk_initialized;\n\n\tbool rfpath_rx_enable[MAX_RF_PATH];\n\tu8 reg_837;\n\t \n\tbool need_iqk;\n\tstruct iqk_matrix_regs iqk_matrix[IQK_MATRIX_SETTINGS_NUM];\n\n\tbool rfpi_enable;\n\tbool iqk_in_progress;\n\n\tu8 pwrgroup_cnt;\n\tu8 cck_high_power;\n\t \n\tu32 mcs_txpwrlevel_origoffset[MAX_PG_GROUP][16];\n\t \n\tu32 mcs_offset[MAX_PG_GROUP][16];\n\tu32 tx_power_by_rate_offset[TX_PWR_BY_RATE_NUM_BAND]\n\t\t\t\t   [TX_PWR_BY_RATE_NUM_RF]\n\t\t\t\t   [TX_PWR_BY_RATE_NUM_RF]\n\t\t\t\t   [TX_PWR_BY_RATE_NUM_RATE];\n\tu8 txpwr_by_rate_base_24g[TX_PWR_BY_RATE_NUM_RF]\n\t\t\t\t [TX_PWR_BY_RATE_NUM_RF]\n\t\t\t\t [MAX_BASE_NUM_IN_PHY_REG_PG_24G];\n\tu8 txpwr_by_rate_base_5g[TX_PWR_BY_RATE_NUM_RF]\n\t\t\t\t[TX_PWR_BY_RATE_NUM_RF]\n\t\t\t\t[MAX_BASE_NUM_IN_PHY_REG_PG_5G];\n\tu8 default_initialgain[4];\n\n\t \n\tu8 cur_cck_txpwridx;\n\tu8 cur_ofdm24g_txpwridx;\n\tu8 cur_bw20_txpwridx;\n\tu8 cur_bw40_txpwridx;\n\n\ts8 txpwr_limit_2_4g[MAX_REGULATION_NUM]\n\t\t\t   [MAX_2_4G_BANDWIDTH_NUM]\n\t\t\t   [MAX_RATE_SECTION_NUM]\n\t\t\t   [CHANNEL_MAX_NUMBER_2G]\n\t\t\t   [MAX_RF_PATH_NUM];\n\ts8 txpwr_limit_5g[MAX_REGULATION_NUM]\n\t\t\t [MAX_5G_BANDWIDTH_NUM]\n\t\t\t [MAX_RATE_SECTION_NUM]\n\t\t\t [CHANNEL_MAX_NUMBER_5G]\n\t\t\t [MAX_RF_PATH_NUM];\n\n\tu32 rfreg_chnlval[2];\n\tbool apk_done;\n\tu32 reg_rf3c[2];\t \n\n\tu32 backup_rf_0x1a; \n\t \n\tu8 framesync;\n\tu32 framesync_c34;\n\n\tu8 num_total_rfpath;\n\tstruct phy_parameters hwparam_tables[MAX_TAB];\n\tu16 rf_pathmap;\n\n\tu8 hw_rof_enable;  \n\tenum rt_polarity_ctl polarity_ctl;\n};\n\n#define MAX_TID_COUNT\t\t\t\t9\n#define RTL_AGG_STOP\t\t\t\t0\n#define RTL_AGG_PROGRESS\t\t\t1\n#define RTL_AGG_START\t\t\t\t2\n#define RTL_AGG_OPERATIONAL\t\t\t3\n#define RTL_AGG_OFF\t\t\t\t0\n#define RTL_AGG_ON\t\t\t\t1\n#define RTL_RX_AGG_START\t\t\t1\n#define RTL_RX_AGG_STOP\t\t\t\t0\n#define RTL_AGG_EMPTYING_HW_QUEUE_ADDBA\t\t2\n#define RTL_AGG_EMPTYING_HW_QUEUE_DELBA\t\t3\n\nstruct rtl_ht_agg {\n\tu16 txq_id;\n\tu16 wait_for_ba;\n\tu16 start_idx;\n\tu64 bitmap;\n\tu32 rate_n_flags;\n\tu8 agg_state;\n\tu8 rx_agg_state;\n};\n\nstruct rssi_sta {\n\tlong undec_sm_pwdb;\n\tlong undec_sm_cck;\n};\n\nstruct rtl_tid_data {\n\tstruct rtl_ht_agg agg;\n};\n\nstruct rtl_sta_info {\n\tstruct list_head list;\n\tstruct rtl_tid_data tids[MAX_TID_COUNT];\n\t \n\tstruct rssi_sta rssi_stat;\n\tu8 rssi_level;\n\tu16 wireless_mode;\n\tu8 ratr_index;\n\tu8 mimo_ps;\n\tu8 mac_addr[ETH_ALEN];\n} __packed;\n\nstruct rtl_priv;\nstruct rtl_io {\n\tstruct device *dev;\n\tstruct mutex bb_mutex;\n\n\t \n\tunsigned long pci_mem_end;\t \n\tunsigned long pci_mem_start;\t \n\n\t \n\tunsigned long pci_base_addr;\t \n\n\tvoid (*write8_async)(struct rtl_priv *rtlpriv, u32 addr, u8 val);\n\tvoid (*write16_async)(struct rtl_priv *rtlpriv, u32 addr, u16 val);\n\tvoid (*write32_async)(struct rtl_priv *rtlpriv, u32 addr, u32 val);\n\n\tu8 (*read8_sync)(struct rtl_priv *rtlpriv, u32 addr);\n\tu16 (*read16_sync)(struct rtl_priv *rtlpriv, u32 addr);\n\tu32 (*read32_sync)(struct rtl_priv *rtlpriv, u32 addr);\n\n};\n\nstruct rtl_mac {\n\tu8 mac_addr[ETH_ALEN];\n\tu8 mac80211_registered;\n\tu8 beacon_enabled;\n\n\tu32 tx_ss_num;\n\tu32 rx_ss_num;\n\n\tstruct ieee80211_supported_band bands[NUM_NL80211_BANDS];\n\tstruct ieee80211_hw *hw;\n\tstruct ieee80211_vif *vif;\n\tenum nl80211_iftype opmode;\n\n\t \n\tstruct rtl_tid_data tids[MAX_TID_COUNT];\n\tenum rtl_link_state link_state;\n\n\tint n_channels;\n\tint n_bitrates;\n\n\tbool offchan_delay;\n\tu8 p2p;\t \n\tbool p2p_in_use;\n\n\t \n\tu32 rx_conf;\n\tu16 rx_mgt_filter;\n\tu16 rx_ctrl_filter;\n\tu16 rx_data_filter;\n\n\tbool act_scanning;\n\tu8 cnt_after_linked;\n\tbool skip_scan;\n\n\t \n\t \n\tstruct sk_buff_head skb_waitq[MAX_TID_COUNT];\n\n\tu8 ht_stbc_cap;\n\tu8 ht_cur_stbc;\n\n\t \n\tu8 vht_enable;\n\tu8 bw_80;\n\tu8 vht_cur_ldpc;\n\tu8 vht_cur_stbc;\n\tu8 vht_stbc_cap;\n\tu8 vht_ldpc_cap;\n\n\t \n\tbool rdg_en;\n\n\t \n\tu8 bssid[ETH_ALEN] __aligned(2);\n\tu32 vendor;\n\tu8 mcs[16];\t \n\tu32 basic_rates;  \n\tu8 ht_enable;\n\tu8 sgi_40;\n\tu8 sgi_20;\n\tu8 bw_40;\n\tu16 mode;\t\t \n\tu8 slot_time;\n\tu8 short_preamble;\n\tu8 use_cts_protect;\n\tu8 cur_40_prime_sc;\n\tu8 cur_40_prime_sc_bk;\n\tu8 cur_80_prime_sc;\n\tu64 tsf;\n\tu8 retry_short;\n\tu8 retry_long;\n\tu16 assoc_id;\n\tbool hiddenssid;\n\n\t \n\tint beacon_interval;\n\n\t \n\tu8 min_space_cfg;\t \n\tu8 max_mss_density;\n\tu8 current_ampdu_factor;\n\tu8 current_ampdu_density;\n\n\t \n\tstruct ieee80211_tx_queue_params edca_param[RTL_MAC80211_NUM_QUEUE];\n\tstruct rtl_qos_parameters ac[AC_MAX];\n\n\t \n\tu64 last_txok_cnt;\n\tu64 last_rxok_cnt;\n\tu32 last_bt_edca_ul;\n\tu32 last_bt_edca_dl;\n};\n\nstruct btdm_8723 {\n\tbool all_off;\n\tbool agc_table_en;\n\tbool adc_back_off_on;\n\tbool b2_ant_hid_en;\n\tbool low_penalty_rate_adaptive;\n\tbool rf_rx_lpf_shrink;\n\tbool reject_aggre_pkt;\n\tbool tra_tdma_on;\n\tu8 tra_tdma_nav;\n\tu8 tra_tdma_ant;\n\tbool tdma_on;\n\tu8 tdma_ant;\n\tu8 tdma_nav;\n\tu8 tdma_dac_swing;\n\tu8 fw_dac_swing_lvl;\n\tbool ps_tdma_on;\n\tu8 ps_tdma_byte[5];\n\tbool pta_on;\n\tu32 val_0x6c0;\n\tu32 val_0x6c8;\n\tu32 val_0x6cc;\n\tbool sw_dac_swing_on;\n\tu32 sw_dac_swing_lvl;\n\tu32 wlan_act_hi;\n\tu32 wlan_act_lo;\n\tu32 bt_retry_index;\n\tbool dec_bt_pwr;\n\tbool ignore_wlan_act;\n};\n\nstruct bt_coexist_8723 {\n\tu32 high_priority_tx;\n\tu32 high_priority_rx;\n\tu32 low_priority_tx;\n\tu32 low_priority_rx;\n\tu8 c2h_bt_info;\n\tbool c2h_bt_info_req_sent;\n\tbool c2h_bt_inquiry_page;\n\tu32 bt_inq_page_start_time;\n\tu8 bt_retry_cnt;\n\tu8 c2h_bt_info_original;\n\tu8 bt_inquiry_page_cnt;\n\tstruct btdm_8723 btdm;\n};\n\nstruct rtl_hal {\n\tstruct ieee80211_hw *hw;\n\tbool driver_is_goingto_unload;\n\tbool up_first_time;\n\tbool first_init;\n\tbool being_init_adapter;\n\tbool bbrf_ready;\n\tbool mac_func_enable;\n\tbool pre_edcca_enable;\n\tstruct bt_coexist_8723 hal_coex_8723;\n\n\tenum intf_type interface;\n\tu16 hw_type;\t\t \n\tu8 ic_class;\n\tu8 oem_id;\n\tu32 version;\t\t \n\tu8 state;\t\t \n\tu8 board_type;\n\tu8 package_type;\n\tu8 external_pa;\n\n\tu8 pa_mode;\n\tu8 pa_type_2g;\n\tu8 pa_type_5g;\n\tu8 lna_type_2g;\n\tu8 lna_type_5g;\n\tu8 external_pa_2g;\n\tu8 external_lna_2g;\n\tu8 external_pa_5g;\n\tu8 external_lna_5g;\n\tu8 type_glna;\n\tu8 type_gpa;\n\tu8 type_alna;\n\tu8 type_apa;\n\tu8 rfe_type;\n\n\t \n\tu32 fwsize;\n\tu8 *pfirmware;\n\tu16 fw_version;\n\tu16 fw_subversion;\n\tbool h2c_setinprogress;\n\tu8 last_hmeboxnum;\n\tbool fw_ready;\n\t \n\tu8 fw_rsvdpage_startoffset;\n\tu8 h2c_txcmd_seq;\n\tu8 current_ra_rate;\n\n\t \n\tu16 fwcmd_iomap;\n\tu32 fwcmd_ioparam;\n\tbool set_fwcmd_inprogress;\n\tu8 current_fwcmd_io;\n\n\tstruct p2p_ps_offload_t p2p_ps_offload;\n\tbool fw_clk_change_in_progress;\n\tbool allow_sw_to_change_hwclc;\n\tu8 fw_ps_state;\n\n\t \n\tu8 minspace_cfg;\t \n\n\t \n\tenum macphy_mode macphymode;\n\tenum band_type current_bandtype;\t \n\tenum band_type current_bandtypebackup;\n\tenum band_type bandset;\n\t \n\tu32 interfaceindex;\n\t \n\tu8 macphyctl_reg;\n\tbool earlymode_enable;\n\tu8 max_earlymode_num;\n\t \n\tbool during_mac0init_radiob;\n\tbool during_mac1init_radioa;\n\tbool reloadtxpowerindex;\n\t \n\tbool load_imrandiqk_setting_for2g;\n\n\tbool disable_amsdu_8k;\n\tbool master_of_dmsp;\n\tbool slave_of_dmsp;\n\n\tu16 rx_tag; \n\tu8 rts_en;\n\n\t \n\tbool wow_enable;\n\tbool enter_pnp_sleep;\n\tbool wake_from_pnp_sleep;\n\tbool wow_enabled;\n\ttime64_t last_suspend_sec;\n\tu32 wowlan_fwsize;\n\tu8 *wowlan_firmware;\n\n\tu8 hw_rof_enable;  \n\n\tbool real_wow_v2_enable;\n\tbool re_init_llt_table;\n};\n\nstruct rtl_security {\n\t \n\tbool use_sw_sec;\n\n\tbool being_setkey;\n\tbool use_defaultkey;\n\t \n\tenum rt_enc_alg pairwise_enc_algorithm;\n\t \n\tenum rt_enc_alg group_enc_algorithm;\n\t \n\tu32 hwsec_cam_bitmap;\n\tu8 hwsec_cam_sta_addr[TOTAL_CAM_ENTRY][ETH_ALEN];\n\t \n\tu8 key_buf[KEY_BUF_SIZE][MAX_KEY_LEN];\n\tu8 key_len[KEY_BUF_SIZE];\n\n\t \n\tu8 *pairwise_key;\n};\n\n#define ASSOCIATE_ENTRY_NUM\t33\n\nstruct fast_ant_training {\n\tu8\tbssid[6];\n\tu8\tantsel_rx_keep_0;\n\tu8\tantsel_rx_keep_1;\n\tu8\tantsel_rx_keep_2;\n\tu32\tant_sum[7];\n\tu32\tant_cnt[7];\n\tu32\tant_ave[7];\n\tu8\tfat_state;\n\tu32\ttrain_idx;\n\tu8\tantsel_a[ASSOCIATE_ENTRY_NUM];\n\tu8\tantsel_b[ASSOCIATE_ENTRY_NUM];\n\tu8\tantsel_c[ASSOCIATE_ENTRY_NUM];\n\tu32\tmain_ant_sum[ASSOCIATE_ENTRY_NUM];\n\tu32\taux_ant_sum[ASSOCIATE_ENTRY_NUM];\n\tu32\tmain_ant_cnt[ASSOCIATE_ENTRY_NUM];\n\tu32\taux_ant_cnt[ASSOCIATE_ENTRY_NUM];\n\tu8\trx_idle_ant;\n\tbool\tbecomelinked;\n};\n\nstruct dm_phy_dbg_info {\n\ts8 rx_snrdb[4];\n\tu64 num_qry_phy_status;\n\tu64 num_qry_phy_status_cck;\n\tu64 num_qry_phy_status_ofdm;\n\tu16 num_qry_beacon_pkt;\n\tu16 num_non_be_pkt;\n\ts32 rx_evm[4];\n};\n\nstruct rtl_dm {\n\t \n\tlong entry_min_undec_sm_pwdb;\n\tlong undec_sm_cck;\n\tlong undec_sm_pwdb;\t \n\tlong entry_max_undec_sm_pwdb;\n\ts32 ofdm_pkt_cnt;\n\tbool dm_initialgain_enable;\n\tbool dynamic_txpower_enable;\n\tbool current_turbo_edca;\n\tbool is_any_nonbepkts;\t \n\tbool is_cur_rdlstate;\n\tbool txpower_trackinginit;\n\tbool disable_framebursting;\n\tbool cck_inch14;\n\tbool txpower_tracking;\n\tbool useramask;\n\tbool rfpath_rxenable[4];\n\tbool inform_fw_driverctrldm;\n\tbool current_mrc_switch;\n\tu8 txpowercount;\n\tu8 powerindex_backup[6];\n\n\tu8 thermalvalue_rxgain;\n\tu8 thermalvalue_iqk;\n\tu8 thermalvalue_lck;\n\tu8 thermalvalue;\n\tu8 last_dtp_lvl;\n\tu8 thermalvalue_avg[AVG_THERMAL_NUM];\n\tu8 thermalvalue_avg_index;\n\tu8 tm_trigger;\n\tbool done_txpower;\n\tu8 dynamic_txhighpower_lvl;\t \n\tu8 dm_flag;\t\t \n\tu8 dm_flag_tmp;\n\tu8 dm_type;\n\tu8 dm_rssi_sel;\n\tu8 txpower_track_control;\n\tbool interrupt_migration;\n\tbool disable_tx_int;\n\ts8 ofdm_index[MAX_RF_PATH];\n\tu8 default_ofdm_index;\n\tu8 default_cck_index;\n\ts8 cck_index;\n\ts8 delta_power_index[MAX_RF_PATH];\n\ts8 delta_power_index_last[MAX_RF_PATH];\n\ts8 power_index_offset[MAX_RF_PATH];\n\ts8 absolute_ofdm_swing_idx[MAX_RF_PATH];\n\ts8 remnant_ofdm_swing_idx[MAX_RF_PATH];\n\ts8 remnant_cck_idx;\n\tbool modify_txagc_flag_path_a;\n\tbool modify_txagc_flag_path_b;\n\n\tbool one_entry_only;\n\tstruct dm_phy_dbg_info dbginfo;\n\n\t \n\tbool atc_status;\n\tbool large_cfo_hit;\n\tbool is_freeze;\n\tint cfo_tail[2];\n\tint cfo_ave_pre;\n\tint crystal_cap;\n\tu8 cfo_threshold;\n\tu32 packet_count;\n\tu32 packet_count_pre;\n\tu8 tx_rate;\n\n\t \n\tu8\tswing_idx_ofdm[MAX_RF_PATH];\n\tu8\tswing_idx_ofdm_cur;\n\tu8\tswing_idx_ofdm_base[MAX_RF_PATH];\n\tbool\tswing_flag_ofdm;\n\tu8\tswing_idx_cck;\n\tu8\tswing_idx_cck_cur;\n\tu8\tswing_idx_cck_base;\n\tbool\tswing_flag_cck;\n\n\ts8\tswing_diff_2g;\n\ts8\tswing_diff_5g;\n\n\t \n\tbool supp_phymode_switch;\n\n\t \n\tstruct fast_ant_training fat_table;\n\n\tu8\tresp_tx_path;\n\tu8\tpath_sel;\n\tu32\tpatha_sum;\n\tu32\tpathb_sum;\n\tu32\tpatha_cnt;\n\tu32\tpathb_cnt;\n\n\tu8 pre_channel;\n\tu8 *p_channel;\n\tu8 linked_interval;\n\n\tu64 last_tx_ok_cnt;\n\tu64 last_rx_ok_cnt;\n};\n\n#define\tEFUSE_MAX_LOGICAL_SIZE\t\t\t512\n\nstruct rtl_efuse {\n\tconst struct rtl_efuse_ops *efuse_ops;\n\tbool autoload_ok;\n\tbool bootfromefuse;\n\tu16 max_physical_size;\n\n\tu8 efuse_map[2][EFUSE_MAX_LOGICAL_SIZE];\n\tu16 efuse_usedbytes;\n\tu8 efuse_usedpercentage;\n\n\tu8 autoload_failflag;\n\tu8 autoload_status;\n\n\tshort epromtype;\n\tu16 eeprom_vid;\n\tu16 eeprom_did;\n\tu16 eeprom_svid;\n\tu16 eeprom_smid;\n\tu8 eeprom_oemid;\n\tu16 eeprom_channelplan;\n\tu8 eeprom_version;\n\tu8 board_type;\n\tu8 external_pa;\n\n\tu8 dev_addr[6];\n\tu8 wowlan_enable;\n\tu8 antenna_div_cfg;\n\tu8 antenna_div_type;\n\n\tbool txpwr_fromeprom;\n\tu8 eeprom_crystalcap;\n\tu8 eeprom_tssi[2];\n\tu8 eeprom_tssi_5g[3][2];  \n\tu8 eeprom_pwrlimit_ht20[CHANNEL_GROUP_MAX];\n\tu8 eeprom_pwrlimit_ht40[CHANNEL_GROUP_MAX];\n\tu8 eeprom_chnlarea_txpwr_cck[MAX_RF_PATH][CHANNEL_GROUP_MAX_2G];\n\tu8 eeprom_chnlarea_txpwr_ht40_1s[MAX_RF_PATH][CHANNEL_GROUP_MAX];\n\tu8 eprom_chnl_txpwr_ht40_2sdf[MAX_RF_PATH][CHANNEL_GROUP_MAX];\n\n\tu8 internal_pa_5g[2];\t \n\tu8 eeprom_c9;\n\tu8 eeprom_cc;\n\n\t \n\tu8 eeprom_pwrgroup[2][3];\n\tu8 pwrgroup_ht20[2][CHANNEL_MAX_NUMBER];\n\tu8 pwrgroup_ht40[2][CHANNEL_MAX_NUMBER];\n\n\tu8 txpwrlevel_cck[MAX_RF_PATH][CHANNEL_MAX_NUMBER_2G];\n\t \n\tu8 txpwrlevel_ht40_1s[MAX_RF_PATH][CHANNEL_MAX_NUMBER];\n\t \n\tu8 txpwrlevel_ht40_2s[MAX_RF_PATH][CHANNEL_MAX_NUMBER];\n\n\t \n\ts8 txpwr_cckdiff[MAX_RF_PATH][CHANNEL_MAX_NUMBER];\n\ts8 txpwr_ht20diff[MAX_RF_PATH][CHANNEL_MAX_NUMBER];\n\ts8 txpwr_ht40diff[MAX_RF_PATH][CHANNEL_MAX_NUMBER];\n\ts8 txpwr_legacyhtdiff[MAX_RF_PATH][CHANNEL_MAX_NUMBER];\n\n\tu8 txpwr_5g_bw40base[MAX_RF_PATH][CHANNEL_MAX_NUMBER];\n\tu8 txpwr_5g_bw80base[MAX_RF_PATH][CHANNEL_MAX_NUMBER_5G_80M];\n\ts8 txpwr_5g_ofdmdiff[MAX_RF_PATH][MAX_TX_COUNT];\n\ts8 txpwr_5g_bw20diff[MAX_RF_PATH][MAX_TX_COUNT];\n\ts8 txpwr_5g_bw40diff[MAX_RF_PATH][MAX_TX_COUNT];\n\ts8 txpwr_5g_bw80diff[MAX_RF_PATH][MAX_TX_COUNT];\n\n\tu8 txpwr_safetyflag;\t\t\t \n\tu16 eeprom_txpowerdiff;\n\tu8 antenna_txpwdiff[3];\n\n\tu8 eeprom_regulatory;\n\tu8 eeprom_thermalmeter;\n\tu8 thermalmeter[2];  \n\tu16 tssi_13dbm;\n\tu8 crystalcap;\t\t \n\tu8 delta_iqk;\n\tu8 delta_lck;\n\n\tu8 legacy_ht_txpowerdiff;\t \n\tbool apk_thermalmeterignore;\n\n\tbool b1x1_recvcombine;\n\tbool b1ss_support;\n\n\t \n\tu8 channel_plan;\n};\n\nstruct rtl_efuse_ops {\n\tint (*efuse_onebyte_read)(struct ieee80211_hw *hw, u16 addr, u8 *data);\n\tvoid (*efuse_logical_map_read)(struct ieee80211_hw *hw, u8 type,\n\t\t\t\t       u16 offset, u32 *value);\n};\n\nstruct rtl_tx_report {\n\tatomic_t sn;\n\tu16 last_sent_sn;\n\tunsigned long last_sent_time;\n\tu16 last_recv_sn;\n\tstruct sk_buff_head queue;\n};\n\nstruct rtl_ps_ctl {\n\tbool pwrdomain_protect;\n\tbool in_powersavemode;\n\tbool rfchange_inprogress;\n\tbool swrf_processing;\n\tbool hwradiooff;\n\t \n\tbool support_aspm;\n\tbool support_backdoor;\n\n\t \n\tenum rt_psmode dot11_psmode;\t \n\tbool swctrl_lps;\n\tbool leisure_ps;\n\tbool fwctrl_lps;\n\tu8 fwctrl_psmode;\n\t \n\tu8 reg_fwctrl_lps;\n\t \n\tbool fw_current_inpsmode;\n\tu8 reg_max_lps_awakeintvl;\n\tbool report_linked;\n\tbool low_power_enable; \n\n\t \n\tbool inactiveps;\n\n\tu32 rfoff_reason;\n\n\t \n\tu32 cur_ps_level;\n\tu32 reg_rfps_level;\n\n\t \n\tu8 const_amdpci_aspm;\n\tbool pwrdown_mode;\n\n\tenum rf_pwrstate inactive_pwrstate;\n\tenum rf_pwrstate rfpwr_state;\t \n\n\t \n\tbool sw_ps_enabled;\n\tbool state;\n\tbool state_inap;\n\tbool multi_buffered;\n\tu16 nullfunc_seq;\n\tunsigned int dtim_counter;\n\tunsigned int sleep_ms;\n\tunsigned long last_sleep_jiffies;\n\tunsigned long last_awake_jiffies;\n\tunsigned long last_delaylps_stamp_jiffies;\n\tunsigned long last_dtim;\n\tunsigned long last_beacon;\n\tunsigned long last_action;\n\tunsigned long last_slept;\n\n\t \n\tstruct rtl_p2p_ps_info p2p_ps_info;\n\tu8 pwr_mode;\n\tu8 smart_ps;\n\n\t \n\tu8 wo_wlan_mode;\n\tu8 arp_offload_enable;\n\tu8 gtk_offload_enable;\n\t \n\tu32 wakeup_reason;\n};\n\nstruct rtl_stats {\n\tu8 psaddr[ETH_ALEN];\n\tu32 mac_time[2];\n\ts8 rssi;\n\tu8 signal;\n\tu8 noise;\n\tu8 rate;\t\t \n\tu8 received_channel;\n\tu8 control;\n\tu8 mask;\n\tu8 freq;\n\tu16 len;\n\tu64 tsf;\n\tu32 beacon_time;\n\tu8 nic_type;\n\tu16 length;\n\tu8 signalquality;\t \n\t \n\ts32 recvsignalpower;\n\ts8 rxpower;\t\t \n\tu8 signalstrength;\t \n\tu16 hwerror:1;\n\tu16 crc:1;\n\tu16 icv:1;\n\tu16 shortpreamble:1;\n\tu16 antenna:1;\n\tu16 decrypted:1;\n\tu16 wakeup:1;\n\tu32 timestamp_low;\n\tu32 timestamp_high;\n\tbool shift;\n\n\tu8 rx_drvinfo_size;\n\tu8 rx_bufshift;\n\tbool isampdu;\n\tbool isfirst_ampdu;\n\tbool rx_is40mhzpacket;\n\tu8 rx_packet_bw;\n\tu32 rx_pwdb_all;\n\tu8 rx_mimo_signalstrength[4];\t \n\ts8 rx_mimo_signalquality[4];\n\tu8 rx_mimo_evm_dbm[4];\n\tu16 cfo_short[4];\t\t \n\tu16 cfo_tail[4];\n\n\ts8 rx_mimo_sig_qual[4];\n\tu8 rx_pwr[4];  \n\tu8 rx_snr[4];  \n\tu8 bandwidth;\n\tu8 bt_coex_pwr_adjust;\n\tbool packet_matchbssid;\n\tbool is_cck;\n\tbool is_ht;\n\tbool packet_toself;\n\tbool packet_beacon;\t \n\ts8 cck_adc_pwdb[4];\t \n\n\tbool is_vht;\n\tbool is_short_gi;\n\tu8 vht_nss;\n\n\tu8 packet_report_type;\n\n\tu32 macid;\n\tu32 bt_rx_rssi_percentage;\n\tu32 macid_valid_entry[2];\n};\n\nstruct rt_link_detect {\n\t \n\tu32 bcn_rx_inperiod;\n\tu32 roam_times;\n\n\tu32 num_tx_in4period[4];\n\tu32 num_rx_in4period[4];\n\n\tu32 num_tx_inperiod;\n\tu32 num_rx_inperiod;\n\n\tbool busytraffic;\n\tbool tx_busy_traffic;\n\tbool rx_busy_traffic;\n\tbool higher_busytraffic;\n\tbool higher_busyrxtraffic;\n\n\tu32 tidtx_in4period[MAX_TID_COUNT][4];\n\tu32 tidtx_inperiod[MAX_TID_COUNT];\n\tbool higher_busytxtraffic[MAX_TID_COUNT];\n};\n\nstruct rtl_tcb_desc {\n\tu8 packet_bw:2;\n\tu8 multicast:1;\n\tu8 broadcast:1;\n\n\tu8 rts_stbc:1;\n\tu8 rts_enable:1;\n\tu8 cts_enable:1;\n\tu8 rts_use_shortpreamble:1;\n\tu8 rts_use_shortgi:1;\n\tu8 rts_sc:1;\n\tu8 rts_bw:1;\n\tu8 rts_rate;\n\n\tu8 use_shortgi:1;\n\tu8 use_shortpreamble:1;\n\tu8 use_driver_rate:1;\n\tu8 disable_ratefallback:1;\n\n\tu8 use_spe_rpt:1;\n\n\tu8 ratr_index;\n\tu8 mac_id;\n\tu8 hw_rate;\n\n\tu8 last_inipkt:1;\n\tu8 cmd_or_init:1;\n\tu8 queue_index;\n\n\t \n\tu8 empkt_num;\n\t \n\tu32 empkt_len[10];\n\tbool tx_enable_sw_calc_duration;\n};\n\nstruct rtl_wow_pattern {\n\tu8 type;\n\tu16 crc;\n\tu32 mask[4];\n};\n\n \nstruct rtl_int {\n\tu32 inta;\n\tu32 intb;\n\tu32 intc;\n\tu32 intd;\n};\n\nstruct rtl_hal_ops {\n\tint (*init_sw_vars)(struct ieee80211_hw *hw);\n\tvoid (*deinit_sw_vars)(struct ieee80211_hw *hw);\n\tvoid (*read_chip_version)(struct ieee80211_hw *hw);\n\tvoid (*read_eeprom_info)(struct ieee80211_hw *hw);\n\tvoid (*interrupt_recognized)(struct ieee80211_hw *hw,\n\t\t\t\t     struct rtl_int *intvec);\n\tint (*hw_init)(struct ieee80211_hw *hw);\n\tvoid (*hw_disable)(struct ieee80211_hw *hw);\n\tvoid (*hw_suspend)(struct ieee80211_hw *hw);\n\tvoid (*hw_resume)(struct ieee80211_hw *hw);\n\tvoid (*enable_interrupt)(struct ieee80211_hw *hw);\n\tvoid (*disable_interrupt)(struct ieee80211_hw *hw);\n\tint (*set_network_type)(struct ieee80211_hw *hw,\n\t\t\t\tenum nl80211_iftype type);\n\tvoid (*set_chk_bssid)(struct ieee80211_hw *hw,\n\t\t\t      bool check_bssid);\n\tvoid (*set_bw_mode)(struct ieee80211_hw *hw,\n\t\t\t    enum nl80211_channel_type ch_type);\n\t u8 (*switch_channel)(struct ieee80211_hw *hw);\n\tvoid (*set_qos)(struct ieee80211_hw *hw, int aci);\n\tvoid (*set_bcn_reg)(struct ieee80211_hw *hw);\n\tvoid (*set_bcn_intv)(struct ieee80211_hw *hw);\n\tvoid (*update_interrupt_mask)(struct ieee80211_hw *hw,\n\t\t\t\t      u32 add_msr, u32 rm_msr);\n\tvoid (*get_hw_reg)(struct ieee80211_hw *hw, u8 variable, u8 *val);\n\tvoid (*set_hw_reg)(struct ieee80211_hw *hw, u8 variable, u8 *val);\n\tvoid (*update_rate_tbl)(struct ieee80211_hw *hw,\n\t\t\t\tstruct ieee80211_sta *sta, u8 rssi_leve,\n\t\t\t\tbool update_bw);\n\tvoid (*pre_fill_tx_bd_desc)(struct ieee80211_hw *hw, u8 *tx_bd_desc,\n\t\t\t\t    u8 *desc, u8 queue_index,\n\t\t\t\t    struct sk_buff *skb, dma_addr_t addr);\n\tvoid (*update_rate_mask)(struct ieee80211_hw *hw, u8 rssi_level);\n\tu16 (*rx_desc_buff_remained_cnt)(struct ieee80211_hw *hw,\n\t\t\t\t\t u8 queue_index);\n\tvoid (*rx_check_dma_ok)(struct ieee80211_hw *hw, u8 *header_desc,\n\t\t\t\tu8 queue_index);\n\tvoid (*fill_tx_desc)(struct ieee80211_hw *hw,\n\t\t\t     struct ieee80211_hdr *hdr, u8 *pdesc_tx,\n\t\t\t     u8 *pbd_desc_tx,\n\t\t\t     struct ieee80211_tx_info *info,\n\t\t\t     struct ieee80211_sta *sta,\n\t\t\t     struct sk_buff *skb, u8 hw_queue,\n\t\t\t     struct rtl_tcb_desc *ptcb_desc);\n\tvoid (*fill_fake_txdesc)(struct ieee80211_hw *hw, u8 *pdesc,\n\t\t\t\t u32 buffer_len, bool bsspspoll);\n\tvoid (*fill_tx_cmddesc)(struct ieee80211_hw *hw, u8 *pdesc,\n\t\t\t\tbool firstseg, bool lastseg,\n\t\t\t\tstruct sk_buff *skb);\n\tvoid (*fill_tx_special_desc)(struct ieee80211_hw *hw,\n\t\t\t\t     u8 *pdesc, u8 *pbd_desc,\n\t\t\t\t     struct sk_buff *skb, u8 hw_queue);\n\tbool (*query_rx_desc)(struct ieee80211_hw *hw,\n\t\t\t      struct rtl_stats *stats,\n\t\t\t      struct ieee80211_rx_status *rx_status,\n\t\t\t      u8 *pdesc, struct sk_buff *skb);\n\tvoid (*set_channel_access)(struct ieee80211_hw *hw);\n\tbool (*radio_onoff_checking)(struct ieee80211_hw *hw, u8 *valid);\n\tvoid (*dm_watchdog)(struct ieee80211_hw *hw);\n\tvoid (*scan_operation_backup)(struct ieee80211_hw *hw, u8 operation);\n\tbool (*set_rf_power_state)(struct ieee80211_hw *hw,\n\t\t\t\t   enum rf_pwrstate rfpwr_state);\n\tvoid (*led_control)(struct ieee80211_hw *hw,\n\t\t\t    enum led_ctl_mode ledaction);\n\tvoid (*set_desc)(struct ieee80211_hw *hw, u8 *pdesc, bool istx,\n\t\t\t u8 desc_name, u8 *val);\n\tu64 (*get_desc)(struct ieee80211_hw *hw, u8 *pdesc, bool istx,\n\t\t\tu8 desc_name);\n\tbool (*is_tx_desc_closed)(struct ieee80211_hw *hw,\n\t\t\t\t  u8 hw_queue, u16 index);\n\tvoid (*tx_polling)(struct ieee80211_hw *hw, u8 hw_queue);\n\tvoid (*enable_hw_sec)(struct ieee80211_hw *hw);\n\tvoid (*set_key)(struct ieee80211_hw *hw, u32 key_index,\n\t\t\tu8 *macaddr, bool is_group, u8 enc_algo,\n\t\t\tbool is_wepkey, bool clear_all);\n\tu32 (*get_bbreg)(struct ieee80211_hw *hw, u32 regaddr, u32 bitmask);\n\tvoid (*set_bbreg)(struct ieee80211_hw *hw, u32 regaddr, u32 bitmask,\n\t\t\t  u32 data);\n\tu32 (*get_rfreg)(struct ieee80211_hw *hw, enum radio_path rfpath,\n\t\t\t u32 regaddr, u32 bitmask);\n\tvoid (*set_rfreg)(struct ieee80211_hw *hw, enum radio_path rfpath,\n\t\t\t  u32 regaddr, u32 bitmask, u32 data);\n\tvoid (*linked_set_reg)(struct ieee80211_hw *hw);\n\tvoid (*chk_switch_dmdp)(struct ieee80211_hw *hw);\n\tvoid (*dualmac_switch_to_dmdp)(struct ieee80211_hw *hw);\n\tbool (*phy_rf6052_config)(struct ieee80211_hw *hw);\n\tvoid (*phy_rf6052_set_cck_txpower)(struct ieee80211_hw *hw,\n\t\t\t\t\t   u8 *powerlevel);\n\tvoid (*phy_rf6052_set_ofdm_txpower)(struct ieee80211_hw *hw,\n\t\t\t\t\t    u8 *ppowerlevel, u8 channel);\n\tbool (*config_bb_with_headerfile)(struct ieee80211_hw *hw,\n\t\t\t\t\t  u8 configtype);\n\tbool (*config_bb_with_pgheaderfile)(struct ieee80211_hw *hw,\n\t\t\t\t\t    u8 configtype);\n\tvoid (*phy_lc_calibrate)(struct ieee80211_hw *hw, bool is2t);\n\tvoid (*phy_set_bw_mode_callback)(struct ieee80211_hw *hw);\n\tvoid (*dm_dynamic_txpower)(struct ieee80211_hw *hw);\n\tvoid (*c2h_command_handle)(struct ieee80211_hw *hw);\n\tvoid (*bt_wifi_media_status_notify)(struct ieee80211_hw *hw,\n\t\t\t\t\t    bool mstate);\n\tvoid (*bt_coex_off_before_lps)(struct ieee80211_hw *hw);\n\tvoid (*fill_h2c_cmd)(struct ieee80211_hw *hw, u8 element_id,\n\t\t\t     u32 cmd_len, u8 *p_cmdbuffer);\n\tvoid (*set_default_port_id_cmd)(struct ieee80211_hw *hw);\n\tbool (*get_btc_status)(void);\n\tbool (*is_fw_header)(struct rtlwifi_firmware_header *hdr);\n\tvoid (*add_wowlan_pattern)(struct ieee80211_hw *hw,\n\t\t\t\t   struct rtl_wow_pattern *rtl_pattern,\n\t\t\t\t   u8 index);\n\tu16 (*get_available_desc)(struct ieee80211_hw *hw, u8 q_idx);\n\tvoid (*c2h_ra_report_handler)(struct ieee80211_hw *hw,\n\t\t\t\t      u8 *cmd_buf, u8 cmd_len);\n};\n\nstruct rtl_intf_ops {\n\t \n\tvoid (*read_efuse_byte)(struct ieee80211_hw *hw, u16 _offset, u8 *pbuf);\n\tint (*adapter_start)(struct ieee80211_hw *hw);\n\tvoid (*adapter_stop)(struct ieee80211_hw *hw);\n\tbool (*check_buddy_priv)(struct ieee80211_hw *hw,\n\t\t\t\t struct rtl_priv **buddy_priv);\n\n\tint (*adapter_tx)(struct ieee80211_hw *hw,\n\t\t\t  struct ieee80211_sta *sta,\n\t\t\t  struct sk_buff *skb,\n\t\t\t  struct rtl_tcb_desc *ptcb_desc);\n\tvoid (*flush)(struct ieee80211_hw *hw, u32 queues, bool drop);\n\tint (*reset_trx_ring)(struct ieee80211_hw *hw);\n\tbool (*waitq_insert)(struct ieee80211_hw *hw,\n\t\t\t     struct ieee80211_sta *sta,\n\t\t\t     struct sk_buff *skb);\n\n\t \n\tvoid (*disable_aspm)(struct ieee80211_hw *hw);\n\tvoid (*enable_aspm)(struct ieee80211_hw *hw);\n\n\t \n};\n\nstruct rtl_mod_params {\n\t \n\tu64 debug_mask;\n\t \n\tbool sw_crypto;\n\n\t \n\tint debug_level;\n\n\t \n\tbool inactiveps;\n\n\t \n\tbool swctrl_lps;\n\n\t \n\tbool fwctrl_lps;\n\n\t \n\tbool msi_support;\n\n\t \n\tbool dma64;\n\n\t \n\tint aspm_support;\n\n\t \n\tbool disable_watchdog;\n\n\t \n\tbool int_clear;\n\n\t \n\tint ant_sel;\n};\n\nstruct rtl_hal_usbint_cfg {\n\t \n\tu32 in_ep_num;\n\tu32 rx_urb_num;\n\tu32 rx_max_size;\n\n\t \n\tvoid (*usb_rx_hdl)(struct ieee80211_hw *, struct sk_buff *);\n\tvoid (*usb_rx_segregate_hdl)(struct ieee80211_hw *, struct sk_buff *,\n\t\t\t\t     struct sk_buff_head *);\n\n\t \n\tvoid (*usb_tx_cleanup)(struct ieee80211_hw *, struct sk_buff *);\n\tint (*usb_tx_post_hdl)(struct ieee80211_hw *, struct urb *,\n\t\t\t       struct sk_buff *);\n\tstruct sk_buff *(*usb_tx_aggregate_hdl)(struct ieee80211_hw *,\n\t\t\t\t\t\tstruct sk_buff_head *);\n\n\t \n\tint (*usb_endpoint_mapping)(struct ieee80211_hw *hw);\n\tu16 (*usb_mq_to_hwq)(__le16 fc, u16 mac80211_queue_index);\n};\n\nstruct rtl_hal_cfg {\n\tu8 bar_id;\n\tbool write_readback;\n\tchar *name;\n\tchar *alt_fw_name;\n\tstruct rtl_hal_ops *ops;\n\tstruct rtl_mod_params *mod_params;\n\tstruct rtl_hal_usbint_cfg *usb_interface_cfg;\n\tenum rtl_spec_ver spec_ver;\n\n\t \n\tu32 maps[RTL_VAR_MAP_MAX];\n\n};\n\nstruct rtl_locks {\n\t \n\tstruct mutex conf_mutex;\n\tstruct mutex ips_mutex;\t \n\tstruct mutex lps_mutex;\t \n\n\t \n\tspinlock_t irq_th_lock;\n\tspinlock_t h2c_lock;\n\tspinlock_t rf_ps_lock;\n\tspinlock_t rf_lock;\n\tspinlock_t waitq_lock;\n\tspinlock_t entry_list_lock;\n\tspinlock_t usb_lock;\n\tspinlock_t scan_list_lock;  \n\n\t \n\tspinlock_t fw_ps_lock;\n\n\t \n\tspinlock_t cck_and_rw_pagea_lock;\n\n\tspinlock_t iqk_lock;\n};\n\nstruct rtl_works {\n\tstruct ieee80211_hw *hw;\n\n\t \n\tstruct timer_list watchdog_timer;\n\tstruct timer_list fw_clockoff_timer;\n\tstruct timer_list fast_antenna_training_timer;\n\t \n\tstruct tasklet_struct irq_tasklet;\n\tstruct tasklet_struct irq_prepare_bcn_tasklet;\n\n\t \n\tstruct workqueue_struct *rtl_wq;\n\tstruct delayed_work watchdog_wq;\n\tstruct delayed_work ips_nic_off_wq;\n\tstruct delayed_work c2hcmd_wq;\n\n\t \n\tstruct delayed_work ps_work;\n\tstruct delayed_work ps_rfon_wq;\n\tstruct delayed_work fwevt_wq;\n\n\tstruct work_struct lps_change_work;\n\tstruct work_struct fill_h2c_cmd;\n\tstruct work_struct update_beacon_work;\n};\n\nstruct rtl_debug {\n\t \n\tstruct dentry *debugfs_dir;\n\tchar debugfs_name[20];\n};\n\n#define MIMO_PS_STATIC\t\t\t0\n#define MIMO_PS_DYNAMIC\t\t\t1\n#define MIMO_PS_NOLIMIT\t\t\t3\n\nstruct rtl_dmsp_ctl {\n\tbool activescan_for_slaveofdmsp;\n\tbool scan_for_anothermac_fordmsp;\n\tbool scan_for_itself_fordmsp;\n\tbool writedig_for_anothermacofdmsp;\n\tu32 curdigvalue_for_anothermacofdmsp;\n\tbool changecckpdstate_for_anothermacofdmsp;\n\tu8 curcckpdstate_for_anothermacofdmsp;\n\tbool changetxhighpowerlvl_for_anothermacofdmsp;\n\tu8 curtxhighlvl_for_anothermacofdmsp;\n\tlong rssivalmin_for_anothermacofdmsp;\n};\n\nstruct ps_t {\n\tu8 pre_ccastate;\n\tu8 cur_ccasate;\n\tu8 pre_rfstate;\n\tu8 cur_rfstate;\n\tu8 initialize;\n\tlong rssi_val_min;\n};\n\nstruct dig_t {\n\tu32 rssi_lowthresh;\n\tu32 rssi_highthresh;\n\tu32 fa_lowthresh;\n\tu32 fa_highthresh;\n\tlong last_min_undec_pwdb_for_dm;\n\tlong rssi_highpower_lowthresh;\n\tlong rssi_highpower_highthresh;\n\tu32 recover_cnt;\n\tu32 pre_igvalue;\n\tu32 cur_igvalue;\n\tlong rssi_val;\n\tu8 dig_enable_flag;\n\tu8 dig_ext_port_stage;\n\tu8 dig_algorithm;\n\tu8 dig_twoport_algorithm;\n\tu8 dig_dbgmode;\n\tu8 dig_slgorithm_switch;\n\tu8 cursta_cstate;\n\tu8 presta_cstate;\n\tu8 curmultista_cstate;\n\tu8 stop_dig;\n\ts8 back_val;\n\ts8 back_range_max;\n\ts8 back_range_min;\n\tu8 rx_gain_max;\n\tu8 rx_gain_min;\n\tu8 min_undec_pwdb_for_dm;\n\tu8 rssi_val_min;\n\tu8 pre_cck_cca_thres;\n\tu8 cur_cck_cca_thres;\n\tu8 pre_cck_pd_state;\n\tu8 cur_cck_pd_state;\n\tu8 pre_cck_fa_state;\n\tu8 cur_cck_fa_state;\n\tu8 pre_ccastate;\n\tu8 cur_ccasate;\n\tu8 large_fa_hit;\n\tu8 forbidden_igi;\n\tu8 dig_state;\n\tu8 dig_highpwrstate;\n\tu8 cur_sta_cstate;\n\tu8 pre_sta_cstate;\n\tu8 cur_ap_cstate;\n\tu8 pre_ap_cstate;\n\tu8 cur_pd_thstate;\n\tu8 pre_pd_thstate;\n\tu8 cur_cs_ratiostate;\n\tu8 pre_cs_ratiostate;\n\tu8 backoff_enable_flag;\n\ts8 backoffval_range_max;\n\ts8 backoffval_range_min;\n\tu8 dig_min_0;\n\tu8 dig_min_1;\n\tu8 bt30_cur_igi;\n\tbool media_connect_0;\n\tbool media_connect_1;\n\n\tu32 antdiv_rssi_max;\n\tu32 rssi_max;\n};\n\nstruct rtl_global_var {\n\t \n\tstruct list_head glb_priv_list;\n\tspinlock_t glb_list_lock;\n};\n\n#define IN_4WAY_TIMEOUT_TIME\t(30 * MSEC_PER_SEC)\t \n\nstruct rtl_btc_info {\n\tu8 bt_type;\n\tu8 btcoexist;\n\tu8 ant_num;\n\tu8 single_ant_path;\n\n\tu8 ap_num;\n\tbool in_4way;\n\tunsigned long in_4way_ts;\n};\n\nstruct bt_coexist_info {\n\tstruct rtl_btc_ops *btc_ops;\n\tstruct rtl_btc_info btc_info;\n\t \n\tvoid *btc_context;\n\tvoid *wifi_only_context;\n\t \n\tu8 eeprom_bt_coexist;\n\tu8 eeprom_bt_type;\n\tu8 eeprom_bt_ant_num;\n\tu8 eeprom_bt_ant_isol;\n\tu8 eeprom_bt_radio_shared;\n\n\tu8 bt_coexistence;\n\tu8 bt_ant_num;\n\tu8 bt_coexist_type;\n\tu8 bt_state;\n\tu8 bt_cur_state;\t \n\tu8 bt_ant_isolation;\t \n\tu8 bt_pape_ctrl;\t \n\tu8 bt_service;\n\tu8 bt_radio_shared_type;\n\tu8 bt_rfreg_origin_1e;\n\tu8 bt_rfreg_origin_1f;\n\tu8 bt_rssi_state;\n\tu32 ratio_tx;\n\tu32 ratio_pri;\n\tu32 bt_edca_ul;\n\tu32 bt_edca_dl;\n\n\tbool init_set;\n\tbool bt_busy_traffic;\n\tbool bt_traffic_mode_set;\n\tbool bt_non_traffic_mode_set;\n\n\tbool fw_coexist_all_off;\n\tbool sw_coexist_all_off;\n\tbool hw_coexist_all_off;\n\tu32 cstate;\n\tu32 previous_state;\n\tu32 cstate_h;\n\tu32 previous_state_h;\n\n\tu8 bt_pre_rssi_state;\n\tu8 bt_pre_rssi_state1;\n\n\tu8 reg_bt_iso;\n\tu8 reg_bt_sco;\n\tbool balance_on;\n\tu8 bt_active_zero_cnt;\n\tbool cur_bt_disabled;\n\tbool pre_bt_disabled;\n\n\tu8 bt_profile_case;\n\tu8 bt_profile_action;\n\tbool bt_busy;\n\tbool hold_for_bt_operation;\n\tu8 lps_counter;\n};\n\nstruct rtl_btc_ops {\n\tvoid (*btc_init_variables)(struct rtl_priv *rtlpriv);\n\tvoid (*btc_init_variables_wifi_only)(struct rtl_priv *rtlpriv);\n\tvoid (*btc_deinit_variables)(struct rtl_priv *rtlpriv);\n\tvoid (*btc_init_hal_vars)(struct rtl_priv *rtlpriv);\n\tvoid (*btc_power_on_setting)(struct rtl_priv *rtlpriv);\n\tvoid (*btc_init_hw_config)(struct rtl_priv *rtlpriv);\n\tvoid (*btc_init_hw_config_wifi_only)(struct rtl_priv *rtlpriv);\n\tvoid (*btc_ips_notify)(struct rtl_priv *rtlpriv, u8 type);\n\tvoid (*btc_lps_notify)(struct rtl_priv *rtlpriv, u8 type);\n\tvoid (*btc_scan_notify)(struct rtl_priv *rtlpriv, u8 scantype);\n\tvoid (*btc_scan_notify_wifi_only)(struct rtl_priv *rtlpriv,\n\t\t\t\t\t  u8 scantype);\n\tvoid (*btc_connect_notify)(struct rtl_priv *rtlpriv, u8 action);\n\tvoid (*btc_mediastatus_notify)(struct rtl_priv *rtlpriv,\n\t\t\t\t       enum rt_media_status mstatus);\n\tvoid (*btc_periodical)(struct rtl_priv *rtlpriv);\n\tvoid (*btc_halt_notify)(struct rtl_priv *rtlpriv);\n\tvoid (*btc_btinfo_notify)(struct rtl_priv *rtlpriv,\n\t\t\t\t  u8 *tmp_buf, u8 length);\n\tvoid (*btc_btmpinfo_notify)(struct rtl_priv *rtlpriv,\n\t\t\t\t    u8 *tmp_buf, u8 length);\n\tbool (*btc_is_limited_dig)(struct rtl_priv *rtlpriv);\n\tbool (*btc_is_disable_edca_turbo)(struct rtl_priv *rtlpriv);\n\tbool (*btc_is_bt_disabled)(struct rtl_priv *rtlpriv);\n\tvoid (*btc_special_packet_notify)(struct rtl_priv *rtlpriv,\n\t\t\t\t\t  u8 pkt_type);\n\tvoid (*btc_switch_band_notify)(struct rtl_priv *rtlpriv, u8 type,\n\t\t\t\t       bool scanning);\n\tvoid (*btc_switch_band_notify_wifi_only)(struct rtl_priv *rtlpriv,\n\t\t\t\t\t\t u8 type, bool scanning);\n\tvoid (*btc_display_bt_coex_info)(struct rtl_priv *rtlpriv,\n\t\t\t\t\t struct seq_file *m);\n\tvoid (*btc_record_pwr_mode)(struct rtl_priv *rtlpriv, u8 *buf, u8 len);\n\tu8   (*btc_get_lps_val)(struct rtl_priv *rtlpriv);\n\tu8   (*btc_get_rpwm_val)(struct rtl_priv *rtlpriv);\n\tbool (*btc_is_bt_ctrl_lps)(struct rtl_priv *rtlpriv);\n\tvoid (*btc_get_ampdu_cfg)(struct rtl_priv *rtlpriv, u8 *reject_agg,\n\t\t\t\t  u8 *ctrl_agg_size, u8 *agg_size);\n\tbool (*btc_is_bt_lps_on)(struct rtl_priv *rtlpriv);\n};\n\nstruct proxim {\n\tbool proxim_on;\n\n\tvoid *proximity_priv;\n\tint (*proxim_rx)(struct ieee80211_hw *hw, struct rtl_stats *status,\n\t\t\t struct sk_buff *skb);\n\tu8  (*proxim_get_var)(struct ieee80211_hw *hw, u8 type);\n};\n\nstruct rtl_c2hcmd {\n\tstruct list_head list;\n\tu8 tag;\n\tu8 len;\n\tu8 *val;\n};\n\nstruct rtl_bssid_entry {\n\tstruct list_head list;\n\tu8 bssid[ETH_ALEN];\n\tu32 age;\n};\n\nstruct rtl_scan_list {\n\tint num;\n\tstruct list_head list;\t \n};\n\nstruct rtl_priv {\n\tstruct ieee80211_hw *hw;\n\tstruct completion firmware_loading_complete;\n\tstruct list_head list;\n\tstruct rtl_priv *buddy_priv;\n\tstruct rtl_global_var *glb_var;\n\tstruct rtl_dmsp_ctl dmsp_ctl;\n\tstruct rtl_locks locks;\n\tstruct rtl_works works;\n\tstruct rtl_mac mac80211;\n\tstruct rtl_hal rtlhal;\n\tstruct rtl_regulatory regd;\n\tstruct rtl_rfkill rfkill;\n\tstruct rtl_io io;\n\tstruct rtl_phy phy;\n\tstruct rtl_dm dm;\n\tstruct rtl_security sec;\n\tstruct rtl_efuse efuse;\n\tstruct rtl_led_ctl ledctl;\n\tstruct rtl_tx_report tx_report;\n\tstruct rtl_scan_list scan_list;\n\n\tstruct rtl_ps_ctl psc;\n\tstruct rate_adaptive ra;\n\tstruct dynamic_primary_cca primarycca;\n\tstruct wireless_stats stats;\n\tstruct rt_link_detect link_info;\n\tstruct false_alarm_statistics falsealm_cnt;\n\n\tstruct rtl_rate_priv *rate_priv;\n\n\t \n\tstruct list_head entry_list;\n\n\t \n\tstruct sk_buff_head c2hcmd_queue;\n\n\tstruct rtl_debug dbg;\n\tint max_fw_size;\n\n\t \n\tstruct rtl_hal_cfg *cfg;\n\tconst struct rtl_intf_ops *intf_ops;\n\n\t \n\tunsigned long status;\n\n\t \n\tstruct dig_t dm_digtable;\n\tstruct ps_t dm_pstable;\n\n\tu32 reg_874;\n\tu32 reg_c70;\n\tu32 reg_85c;\n\tu32 reg_a74;\n\tbool reg_init;\t \n\tbool bt_operation_on;\n\t__le32 *usb_data;\n\tint usb_data_index;\n\tbool initialized;\n\tbool enter_ps;\t \n\tu8 rate_mask[5];\n\n\t \n\tstruct proxim proximity;\n\n\t \n\tstruct bt_coexist_info btcoexist;\n\n\t \n\tbool use_new_trx_flow;\n\n#ifdef CONFIG_PM\n\tstruct wiphy_wowlan_support wowlan;\n#endif\n\t \n\tu8 priv[] __aligned(sizeof(void *));\n};\n\n#define rtl_priv(hw)\t\t(((struct rtl_priv *)(hw)->priv))\n#define rtl_mac(rtlpriv)\t(&((rtlpriv)->mac80211))\n#define rtl_hal(rtlpriv)\t(&((rtlpriv)->rtlhal))\n#define rtl_efuse(rtlpriv)\t(&((rtlpriv)->efuse))\n#define rtl_psc(rtlpriv)\t(&((rtlpriv)->psc))\n\n \n\nenum bt_ant_num {\n\tANT_X2 = 0,\n\tANT_X1 = 1,\n};\n\nenum bt_ant_path {\n\tANT_MAIN = 0,\n\tANT_AUX = 1,\n};\n\nenum bt_co_type {\n\tBT_2WIRE = 0,\n\tBT_ISSC_3WIRE = 1,\n\tBT_ACCEL = 2,\n\tBT_CSR_BC4 = 3,\n\tBT_CSR_BC8 = 4,\n\tBT_RTL8756 = 5,\n\tBT_RTL8723A = 6,\n\tBT_RTL8821A = 7,\n\tBT_RTL8723B = 8,\n\tBT_RTL8192E = 9,\n\tBT_RTL8812A = 11,\n};\n\nenum bt_cur_state {\n\tBT_OFF = 0,\n\tBT_ON = 1,\n};\n\nenum bt_service_type {\n\tBT_SCO = 0,\n\tBT_A2DP = 1,\n\tBT_HID = 2,\n\tBT_HID_IDLE = 3,\n\tBT_SCAN = 4,\n\tBT_IDLE = 5,\n\tBT_OTHER_ACTION = 6,\n\tBT_BUSY = 7,\n\tBT_OTHERBUSY = 8,\n\tBT_PAN = 9,\n};\n\nenum bt_radio_shared {\n\tBT_RADIO_SHARED = 0,\n\tBT_RADIO_INDIVIDUAL = 1,\n};\n\n \n\n#define\tN_BYTE_ALIGMENT(__value, __aligment) ((__aligment == 1) ? \\\n\t(__value) : (((__value + __aligment - 1) / __aligment) * __aligment))\n\n \n\n#define byte(x, n) ((x >> (8 * n)) & 0xff)\n\n#define packet_get_type(_packet) (EF1BYTE((_packet).octet[0]) & 0xFC)\n#define RTL_WATCH_DOG_TIME\t2000\n#define MSECS(t)\t\tmsecs_to_jiffies(t)\n#define WLAN_FC_GET_VERS(fc)\t(le16_to_cpu(fc) & IEEE80211_FCTL_VERS)\n#define WLAN_FC_GET_TYPE(fc)\t(le16_to_cpu(fc) & IEEE80211_FCTL_FTYPE)\n#define WLAN_FC_GET_STYPE(fc)\t(le16_to_cpu(fc) & IEEE80211_FCTL_STYPE)\n#define WLAN_FC_MORE_DATA(fc)\t(le16_to_cpu(fc) & IEEE80211_FCTL_MOREDATA)\n#define rtl_dm(rtlpriv)\t\t(&((rtlpriv)->dm))\n\n#define\tRT_RF_OFF_LEVL_ASPM\t\tBIT(0)\t \n#define\tRT_RF_OFF_LEVL_CLK_REQ\t\tBIT(1)\t \n#define\tRT_RF_OFF_LEVL_PCI_D3\t\tBIT(2)\t \n \n#define\tRT_RF_OFF_LEVL_HALT_NIC\t\tBIT(3)\n#define\tRT_RF_OFF_LEVL_FREE_FW\t\tBIT(4)\t \n#define\tRT_RF_OFF_LEVL_FW_32K\t\tBIT(5)\t \n \n#define\tRT_RF_PS_LEVEL_ALWAYS_ASPM\tBIT(6)\n \n#define\tRT_PS_LEVEL_ASPM\t\tBIT(7)\n \n#define\tRT_RF_LPS_DISALBE_2R\t\tBIT(30)\n#define\tRT_RF_LPS_LEVEL_ASPM\t\tBIT(31)\t \n#define\tRT_IN_PS_LEVEL(ppsc, _ps_flg)\t\t\\\n\t((ppsc->cur_ps_level & _ps_flg) ? true : false)\n#define\tRT_CLEAR_PS_LEVEL(ppsc, _ps_flg)\t\\\n\t(ppsc->cur_ps_level &= (~(_ps_flg)))\n#define\tRT_SET_PS_LEVEL(ppsc, _ps_flg)\t\t\\\n\t(ppsc->cur_ps_level |= _ps_flg)\n\n#define FILL_OCTET_STRING(_os, _octet, _len)\t\\\n\t\t(_os).octet = (u8 *)(_octet);\t\t\\\n\t\t(_os).length = (_len);\n\n#define CP_MACADDR(des, src)\t\\\n\t((des)[0] = (src)[0], (des)[1] = (src)[1],\\\n\t(des)[2] = (src)[2], (des)[3] = (src)[3],\\\n\t(des)[4] = (src)[4], (des)[5] = (src)[5])\n\n#define\tLDPC_HT_ENABLE_RX\t\t\tBIT(0)\n#define\tLDPC_HT_ENABLE_TX\t\t\tBIT(1)\n#define\tLDPC_HT_TEST_TX_ENABLE\t\t\tBIT(2)\n#define\tLDPC_HT_CAP_TX\t\t\t\tBIT(3)\n\n#define\tSTBC_HT_ENABLE_RX\t\t\tBIT(0)\n#define\tSTBC_HT_ENABLE_TX\t\t\tBIT(1)\n#define\tSTBC_HT_TEST_TX_ENABLE\t\t\tBIT(2)\n#define\tSTBC_HT_CAP_TX\t\t\t\tBIT(3)\n\n#define\tLDPC_VHT_ENABLE_RX\t\t\tBIT(0)\n#define\tLDPC_VHT_ENABLE_TX\t\t\tBIT(1)\n#define\tLDPC_VHT_TEST_TX_ENABLE\t\t\tBIT(2)\n#define\tLDPC_VHT_CAP_TX\t\t\t\tBIT(3)\n\n#define\tSTBC_VHT_ENABLE_RX\t\t\tBIT(0)\n#define\tSTBC_VHT_ENABLE_TX\t\t\tBIT(1)\n#define\tSTBC_VHT_TEST_TX_ENABLE\t\t\tBIT(2)\n#define\tSTBC_VHT_CAP_TX\t\t\t\tBIT(3)\n\nextern u8 channel5g[CHANNEL_MAX_NUMBER_5G];\n\nextern u8 channel5g_80m[CHANNEL_MAX_NUMBER_5G_80M];\n\nstatic inline u8 rtl_read_byte(struct rtl_priv *rtlpriv, u32 addr)\n{\n\treturn rtlpriv->io.read8_sync(rtlpriv, addr);\n}\n\nstatic inline u16 rtl_read_word(struct rtl_priv *rtlpriv, u32 addr)\n{\n\treturn rtlpriv->io.read16_sync(rtlpriv, addr);\n}\n\nstatic inline u32 rtl_read_dword(struct rtl_priv *rtlpriv, u32 addr)\n{\n\treturn rtlpriv->io.read32_sync(rtlpriv, addr);\n}\n\nstatic inline void rtl_write_byte(struct rtl_priv *rtlpriv, u32 addr, u8 val8)\n{\n\trtlpriv->io.write8_async(rtlpriv, addr, val8);\n\n\tif (rtlpriv->cfg->write_readback)\n\t\trtlpriv->io.read8_sync(rtlpriv, addr);\n}\n\nstatic inline void rtl_write_byte_with_val32(struct ieee80211_hw *hw,\n\t\t\t\t\t     u32 addr, u32 val8)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\trtl_write_byte(rtlpriv, addr, (u8)val8);\n}\n\nstatic inline void rtl_write_word(struct rtl_priv *rtlpriv, u32 addr, u16 val16)\n{\n\trtlpriv->io.write16_async(rtlpriv, addr, val16);\n\n\tif (rtlpriv->cfg->write_readback)\n\t\trtlpriv->io.read16_sync(rtlpriv, addr);\n}\n\nstatic inline void rtl_write_dword(struct rtl_priv *rtlpriv,\n\t\t\t\t   u32 addr, u32 val32)\n{\n\trtlpriv->io.write32_async(rtlpriv, addr, val32);\n\n\tif (rtlpriv->cfg->write_readback)\n\t\trtlpriv->io.read32_sync(rtlpriv, addr);\n}\n\nstatic inline u32 rtl_get_bbreg(struct ieee80211_hw *hw,\n\t\t\t\tu32 regaddr, u32 bitmask)\n{\n\tstruct rtl_priv *rtlpriv = hw->priv;\n\n\treturn rtlpriv->cfg->ops->get_bbreg(hw, regaddr, bitmask);\n}\n\nstatic inline void rtl_set_bbreg(struct ieee80211_hw *hw, u32 regaddr,\n\t\t\t\t u32 bitmask, u32 data)\n{\n\tstruct rtl_priv *rtlpriv = hw->priv;\n\n\trtlpriv->cfg->ops->set_bbreg(hw, regaddr, bitmask, data);\n}\n\nstatic inline void rtl_set_bbreg_with_dwmask(struct ieee80211_hw *hw,\n\t\t\t\t\t     u32 regaddr, u32 data)\n{\n\trtl_set_bbreg(hw, regaddr, 0xffffffff, data);\n}\n\nstatic inline u32 rtl_get_rfreg(struct ieee80211_hw *hw,\n\t\t\t\tenum radio_path rfpath, u32 regaddr,\n\t\t\t\tu32 bitmask)\n{\n\tstruct rtl_priv *rtlpriv = hw->priv;\n\n\treturn rtlpriv->cfg->ops->get_rfreg(hw, rfpath, regaddr, bitmask);\n}\n\nstatic inline void rtl_set_rfreg(struct ieee80211_hw *hw,\n\t\t\t\t enum radio_path rfpath, u32 regaddr,\n\t\t\t\t u32 bitmask, u32 data)\n{\n\tstruct rtl_priv *rtlpriv = hw->priv;\n\n\trtlpriv->cfg->ops->set_rfreg(hw, rfpath, regaddr, bitmask, data);\n}\n\nstatic inline bool is_hal_stop(struct rtl_hal *rtlhal)\n{\n\treturn (_HAL_STATE_STOP == rtlhal->state);\n}\n\nstatic inline void set_hal_start(struct rtl_hal *rtlhal)\n{\n\trtlhal->state = _HAL_STATE_START;\n}\n\nstatic inline void set_hal_stop(struct rtl_hal *rtlhal)\n{\n\trtlhal->state = _HAL_STATE_STOP;\n}\n\nstatic inline u8 get_rf_type(struct rtl_phy *rtlphy)\n{\n\treturn rtlphy->rf_type;\n}\n\nstatic inline struct ieee80211_hdr *rtl_get_hdr(struct sk_buff *skb)\n{\n\treturn (struct ieee80211_hdr *)(skb->data);\n}\n\nstatic inline __le16 rtl_get_fc(struct sk_buff *skb)\n{\n\treturn rtl_get_hdr(skb)->frame_control;\n}\n\nstatic inline u16 rtl_get_tid(struct sk_buff *skb)\n{\n\treturn ieee80211_get_tid(rtl_get_hdr(skb));\n}\n\nstatic inline struct ieee80211_sta *get_sta(struct ieee80211_hw *hw,\n\t\t\t\t\t    struct ieee80211_vif *vif,\n\t\t\t\t\t    const u8 *bssid)\n{\n\treturn ieee80211_find_sta(vif, bssid);\n}\n\nstatic inline struct ieee80211_sta *rtl_find_sta(struct ieee80211_hw *hw,\n\t\t\t\t\t\t u8 *mac_addr)\n{\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\n\treturn ieee80211_find_sta(mac->vif, mac_addr);\n}\n\nstatic inline u32 calculate_bit_shift(u32 bitmask)\n{\n\tif (WARN_ON_ONCE(!bitmask))\n\t\treturn 0;\n\n\treturn __ffs(bitmask);\n}\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}