
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/ip_repo/adc_test_streamer_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/ip_repo/adc_streamer_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.cache/ip 
Command: synth_design -top main -part xc7z014sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z014s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z014s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9036 
WARNING: [Synth 8-2368] multiple overrides for parameter SERDES_MODE [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_iserdese2_mod.v:328]
WARNING: [Synth 8-2611] redeclaration of ansi port idelay_rdy is not allowed [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:76]
WARNING: [Synth 8-2611] redeclaration of ansi port idelay_refclk is not allowed [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:76]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 424.195 ; gain = 118.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_adc_test_streamer_0_0' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-3416-TomsDesktop/realtime/design_1_adc_test_streamer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adc_test_streamer_0_0' (1#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-3416-TomsDesktop/realtime/design_1_adc_test_streamer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-3416-TomsDesktop/realtime/design_1_axi_dma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0' (2#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-3416-TomsDesktop/realtime/design_1_axi_dma_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma' of module 'design_1_axi_dma_0' requires 64 connections, but only 57 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:247]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:580]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:1981]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-3416-TomsDesktop/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (3#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-3416-TomsDesktop/realtime/design_1_auto_pc_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_1' requires 59 connections, but only 56 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:2212]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (4#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:1981]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (5#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:580]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_mem_intercon_0' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:880]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1R706YB' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:1472]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-3416-TomsDesktop/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (6#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-3416-TomsDesktop/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1R706YB' (7#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:1472]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_7HNO1D' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:1877]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_7HNO1D' (8#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:1877]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1W60HW0' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:2271]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1W60HW0' (9#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:2271]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-3416-TomsDesktop/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (10#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-3416-TomsDesktop/realtime/design_1_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'design_1_xbar_1' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:1443]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'design_1_xbar_1' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:1460]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'design_1_xbar_1' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:1461]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'design_1_xbar_1' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:1463]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'design_1_xbar_1' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:1464]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_1' requires 78 connections, but only 76 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:1393]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_mem_intercon_0' (11#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:880]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-3416-TomsDesktop/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (12#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-3416-TomsDesktop/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' requires 13 connections, but only 12 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:442]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_1' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-3416-TomsDesktop/realtime/design_1_processing_system7_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_1' (13#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-3416-TomsDesktop/realtime/design_1_processing_system7_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_1' requires 125 connections, but only 110 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:455]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_20M_1' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-3416-TomsDesktop/realtime/design_1_rst_ps7_0_20M_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_20M_1' (14#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-3416-TomsDesktop/realtime/design_1_rst_ps7_0_20M_1_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_20M' of module 'design_1_rst_ps7_0_20M_1' requires 10 connections, but only 6 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:566]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_1_0' [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_1_0/synth/design_1_xlconcat_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 14 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (15#1) [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_1_0' (16#1) [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_1_0/synth/design_1_xlconcat_1_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (17#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-689] width (15) of port connection 'PL_IRQ' does not match port width (14) of module 'design_1' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:89]
WARNING: [Synth 8-350] instance 'nolabel_line79' of module 'design_1' requires 27 connections, but only 6 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1_idelay_refclk' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-3416-TomsDesktop/realtime/clk_wiz_1_idelay_refclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1_idelay_refclk' (18#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-3416-TomsDesktop/realtime/clk_wiz_1_idelay_refclk_stub.v:5]
WARNING: [Synth 8-350] instance 'nolabel_line144' of module 'clk_wiz_1_idelay_refclk' requires 5 connections, but only 3 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:144]
INFO: [Synth 8-6157] synthesizing module 'adc_receiver' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:7]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (19#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (20#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:891]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (21#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:891]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22464]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (22#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22464]
INFO: [Synth 8-6157] synthesizing module 'adc_iserdese2_mod' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_iserdese2_mod.v:12]
	Parameter TRAIN_IDLE bound to: 1 - type: integer 
	Parameter TRAIN_FIND_LOW_DELAY bound to: 2 - type: integer 
	Parameter TRAIN_FIND_HIGH_DELAY bound to: 3 - type: integer 
	Parameter TRAIN_DONE bound to: 4 - type: integer 
	Parameter TRAIN_SEARCH_COUNT bound to: 127 - type: integer 
	Parameter TRAIN_COUNT_BITSIZE bound to: 8 - type: integer 
	Parameter TRAIN_ESCAPE_COUNT bound to: 511 - type: integer 
	Parameter TRAIN_COUNT_ESCAPE_BITSIZE bound to: 10 - type: integer 
	Parameter TRAIN_MAX_IDELAYE2 bound to: 31 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_iserdese2_mod.v:135]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22477]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (23#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22477]
WARNING: [Synth 8-689] width (6) of port connection 'CNTVALUEIN' does not match port width (5) of module 'IDELAYE2' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_iserdese2_mod.v:279]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_iserdese2_mod.v:280]
WARNING: [Synth 8-350] instance 'IDELAYE2_adc_inst' of module 'IDELAYE2' requires 12 connections, but only 11 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_iserdese2_mod.v:272]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:25967]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b1 
	Parameter INIT_Q2 bound to: 1'b1 
	Parameter INIT_Q3 bound to: 1'b1 
	Parameter INIT_Q4 bound to: 1'b1 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (24#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:25967]
WARNING: [Synth 8-350] instance 'ISERDESE2_adc_inst' of module 'ISERDESE2' requires 28 connections, but only 16 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_iserdese2_mod.v:311]
WARNING: [Synth 8-6014] Unused sequential element train_ld_gen_reg was removed.  [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_iserdese2_mod.v:126]
WARNING: [Synth 8-6014] Unused sequential element train_ld_dly_reg was removed.  [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_iserdese2_mod.v:127]
INFO: [Synth 8-6155] done synthesizing module 'adc_iserdese2_mod' (25#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_iserdese2_mod.v:12]
WARNING: [Synth 8-689] width (8) of port connection 'train_count_out' does not match port width (6) of module 'adc_iserdese2_mod' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:275]
WARNING: [Synth 8-689] width (8) of port connection 'train_count_out' does not match port width (6) of module 'adc_iserdese2_mod' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:295]
WARNING: [Synth 8-350] instance 'asi2_mod_inst1' of module 'adc_iserdese2_mod' requires 16 connections, but only 13 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:283]
WARNING: [Synth 8-689] width (8) of port connection 'train_count_out' does not match port width (6) of module 'adc_iserdese2_mod' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:312]
WARNING: [Synth 8-350] instance 'asi2_mod_inst2' of module 'adc_iserdese2_mod' requires 16 connections, but only 13 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:300]
WARNING: [Synth 8-689] width (8) of port connection 'train_count_out' does not match port width (6) of module 'adc_iserdese2_mod' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:329]
WARNING: [Synth 8-350] instance 'asi2_mod_inst3' of module 'adc_iserdese2_mod' requires 16 connections, but only 13 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:317]
WARNING: [Synth 8-689] width (8) of port connection 'train_count_out' does not match port width (6) of module 'adc_iserdese2_mod' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:346]
WARNING: [Synth 8-350] instance 'asi2_mod_inst4' of module 'adc_iserdese2_mod' requires 16 connections, but only 13 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:334]
WARNING: [Synth 8-689] width (8) of port connection 'train_count_out' does not match port width (6) of module 'adc_iserdese2_mod' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:363]
WARNING: [Synth 8-350] instance 'asi2_mod_inst5' of module 'adc_iserdese2_mod' requires 16 connections, but only 13 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:351]
WARNING: [Synth 8-689] width (8) of port connection 'train_count_out' does not match port width (6) of module 'adc_iserdese2_mod' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:380]
WARNING: [Synth 8-324] index 6 out of range [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:380]
WARNING: [Synth 8-350] instance 'asi2_mod_inst6' of module 'adc_iserdese2_mod' requires 16 connections, but only 13 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:368]
WARNING: [Synth 8-689] width (8) of port connection 'train_count_out' does not match port width (6) of module 'adc_iserdese2_mod' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:397]
WARNING: [Synth 8-324] index 7 out of range [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:397]
WARNING: [Synth 8-350] instance 'asi2_mod_inst7' of module 'adc_iserdese2_mod' requires 16 connections, but only 13 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:385]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:432]
WARNING: [Synth 8-3848] Net rst_gen_bitslip in module/entity adc_receiver does not have driver. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:181]
INFO: [Synth 8-6155] done synthesizing module 'adc_receiver' (26#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/adc_receiver.v:7]
WARNING: [Synth 8-350] instance 'nolabel_line164' of module 'adc_receiver' requires 42 connections, but only 41 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:164]
WARNING: [Synth 8-3848] Net pl_irq in module/entity main does not have driver. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:77]
INFO: [Synth 8-6155] done synthesizing module 'main' (27#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:9]
WARNING: [Synth 8-3331] design adc_receiver has unconnected port debug[7]
WARNING: [Synth 8-3331] design adc_receiver has unconnected port debug[6]
WARNING: [Synth 8-3331] design adc_receiver has unconnected port debug[5]
WARNING: [Synth 8-3331] design adc_receiver has unconnected port g_rx_ce
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s01_couplers_imp_1W60HW0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1W60HW0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1W60HW0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1W60HW0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_7HNO1D has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7HNO1D has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_7HNO1D has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7HNO1D has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_AXI_bid[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_AXI_rid[1]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 466.371 ; gain = 160.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[47] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[46] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[45] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[44] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[43] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[42] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[41] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[40] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[39] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[38] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[37] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[36] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[35] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[34] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[33] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[32] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[23] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[22] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[21] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[20] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[19] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[18] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[17] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[16] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[13] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[12] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[11] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[10] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[9] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[8] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[7] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[6] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[5] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[4] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[3] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[2] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[1] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[0] to constant 0 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:79]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 466.371 ; gain = 160.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 466.371 ; gain = 160.395
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z014sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0/design_1_axi_dma_0/design_1_axi_dma_0_in_context.xdc] for cell 'nolabel_line79/axi_dma'
Finished Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0/design_1_axi_dma_0/design_1_axi_dma_0_in_context.xdc] for cell 'nolabel_line79/axi_dma'
Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'nolabel_line79/axis_data_fifo_0'
Finished Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'nolabel_line79/axis_data_fifo_0'
Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ip/design_1_adc_test_streamer_0_0/design_1_adc_test_streamer_0_0/design_1_adc_test_streamer_0_0_in_context.xdc] for cell 'nolabel_line79/adc_axi_streamer'
Finished Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ip/design_1_adc_test_streamer_0_0/design_1_adc_test_streamer_0_0/design_1_adc_test_streamer_0_0_in_context.xdc] for cell 'nolabel_line79/adc_axi_streamer'
Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_20M_1/design_1_rst_ps7_0_20M_1/design_1_rst_ps7_0_20M_1_in_context.xdc] for cell 'nolabel_line79/rst_ps7_0_20M'
Finished Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_20M_1/design_1_rst_ps7_0_20M_1/design_1_rst_ps7_0_20M_1_in_context.xdc] for cell 'nolabel_line79/rst_ps7_0_20M'
Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'nolabel_line79/axi_mem_intercon/xbar'
Finished Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'nolabel_line79/axi_mem_intercon/xbar'
Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1/design_1_processing_system7_0_1_in_context.xdc] for cell 'nolabel_line79/processing_system7_0'
Finished Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1/design_1_processing_system7_0_1_in_context.xdc] for cell 'nolabel_line79/processing_system7_0'
Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'nolabel_line79/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'nolabel_line79/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/ip/clk_wiz_1_idelay_refclk/clk_wiz_1_idelay_refclk/clk_wiz_1_idelay_refclk_in_context.xdc] for cell 'nolabel_line144'
Finished Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/ip/clk_wiz_1_idelay_refclk/clk_wiz_1_idelay_refclk/clk_wiz_1_idelay_refclk_in_context.xdc] for cell 'nolabel_line144'
Parsing XDC File [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'csi_d0_p'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'csi_d0_p'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'csi_d0_n'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'csi_d0_n'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'csi_d1_p'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'csi_d1_p'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'csi_d1_n'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'csi_d1_n'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'csi_clk_p'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'csi_clk_p'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'csi_clk_n'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'csi_clk_n'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'csi_lpd0_p'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'csi_lpd0_p'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'csi_lpd0_n'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'csi_lpd0_n'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'csi_lpd1_p'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'csi_lpd1_p'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'csi_lpd1_n'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'csi_lpd1_n'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'csi_lpclk_p'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'csi_lpclk_p'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'csi_lpclk_n'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'csi_lpclk_n'. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc:50]
Finished Parsing XDC File [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/main_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 843.227 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 843.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 843.227 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 843.227 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'nolabel_line79/axi_dma' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'nolabel_line79/axis_data_fifo_0' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 843.227 ; gain = 537.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z014sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 843.227 ; gain = 537.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for nolabel_line79. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line79/axi_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line79/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line79/adc_axi_streamer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line79/rst_ps7_0_20M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line79/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line79/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line79/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line79/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line79/xlconcat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line79/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line144. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 843.227 ; gain = 537.250
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'train_state_reg' in module 'adc_iserdese2_mod'
INFO: [Synth 8-5546] ROM "train_high" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "train_high" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "train_low" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "train_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "train_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "train_done0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "train_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "train_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adc_data_rx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "g_rst_clkdiv" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "adc_data_rx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "g_rst_gen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_rst_gen" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              TRAIN_IDLE |                               00 |                              001
    TRAIN_FIND_LOW_DELAY |                               01 |                              010
   TRAIN_FIND_HIGH_DELAY |                               10 |                              011
              TRAIN_DONE |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'train_state_reg' using encoding 'sequential' in module 'adc_iserdese2_mod'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 843.227 ; gain = 537.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 32    
+---XORs : 
	   2 Input      8 Bit         XORs := 8     
+---Registers : 
	               64 Bit    Registers := 1     
	               14 Bit    Registers := 16    
	               11 Bit    Registers := 8     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 32    
	                1 Bit    Registers := 39    
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 32    
	   4 Input     11 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 16    
	   4 Input      9 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 16    
	   4 Input      6 Bit        Muxes := 24    
	   4 Input      3 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 80    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module adc_iserdese2_mod 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 10    
Module adc_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 16    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 170 (col length:60)
BRAMs: 214 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "train_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "train_high" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "train_high" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "train_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "train_high" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "train_high" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "train_high" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "train_high" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "train_high" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "train_high" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_rst_clkdiv" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_rst_gen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_rst_gen" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design adc_receiver has unconnected port debug[7]
WARNING: [Synth 8-3331] design adc_receiver has unconnected port debug[6]
WARNING: [Synth 8-3331] design adc_receiver has unconnected port debug[5]
WARNING: [Synth 8-3331] design adc_receiver has unconnected port g_rx_ce
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_AXI_bid[5]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_AXI_bid[4]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_AXI_bid[3]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_AXI_bid[2]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_AXI_bid[1]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_AXI_rid[5]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_AXI_rid[4]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_AXI_rid[3]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_AXI_rid[2]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_AXI_rid[1]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3332] Sequential element (nolabel_line164/asi2_mod_inst1/FSM_sequential_train_state_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line164/asi2_mod_inst1/FSM_sequential_train_state_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line164/asi2_mod_inst2/FSM_sequential_train_state_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line164/asi2_mod_inst2/FSM_sequential_train_state_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line164/asi2_mod_inst3/FSM_sequential_train_state_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line164/asi2_mod_inst3/FSM_sequential_train_state_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line164/asi2_mod_inst4/FSM_sequential_train_state_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line164/asi2_mod_inst4/FSM_sequential_train_state_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line164/asi2_mod_inst5/FSM_sequential_train_state_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line164/asi2_mod_inst5/FSM_sequential_train_state_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line164/asi2_mod_inst6/FSM_sequential_train_state_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line164/asi2_mod_inst6/FSM_sequential_train_state_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line164/asi2_mod_inst7/FSM_sequential_train_state_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (nolabel_line164/asi2_mod_inst7/FSM_sequential_train_state_reg[0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 843.227 ; gain = 537.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line79/processing_system7_0/FCLK_CLK0' to pin 'nolabel_line79/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line144/clk_in1' to pin 'nolabel_line79/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line144/clk_out1' to pin 'nolabel_line144/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'nolabel_line144/clk_in1' to 'i_2/g_rst_counter_reg[7]/C'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 843.227 ; gain = 537.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 855.355 ; gain = 549.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 857.402 ; gain = 551.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[42] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[41] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[40] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:EMIO_I[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line79:PL_IRQ[0] to constant 0
CRITICAL WARNING: [Synth 8-4442] BlackBox module nolabel_line144 has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 857.402 ; gain = 551.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 857.402 ; gain = 551.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 857.402 ; gain = 551.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 857.402 ; gain = 551.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 857.402 ; gain = 551.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 857.402 ; gain = 551.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_auto_pc_1              |         1|
|2     |design_1_xbar_1                 |         1|
|3     |design_1_auto_pc_0              |         1|
|4     |design_1_adc_test_streamer_0_0  |         1|
|5     |design_1_axi_dma_0              |         1|
|6     |design_1_axis_data_fifo_0_0     |         1|
|7     |design_1_processing_system7_0_1 |         1|
|8     |design_1_rst_ps7_0_20M_1        |         1|
|9     |clk_wiz_1_idelay_refclk         |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |clk_wiz_1_idelay_refclk         |     1|
|2     |design_1_adc_test_streamer_0_0  |     1|
|3     |design_1_auto_pc_0              |     1|
|4     |design_1_auto_pc_1              |     1|
|5     |design_1_axi_dma_0              |     1|
|6     |design_1_axis_data_fifo_0_0     |     1|
|7     |design_1_processing_system7_0_1 |     1|
|8     |design_1_rst_ps7_0_20M_1        |     1|
|9     |design_1_xbar_1                 |     1|
|10    |BUFR                            |     1|
|11    |CARRY4                          |    62|
|12    |IDELAYCTRL                      |     1|
|13    |IDELAYE2                        |     8|
|14    |ISERDESE2                       |     8|
|15    |LUT1                            |    63|
|16    |LUT2                            |    26|
|17    |LUT3                            |    24|
|18    |LUT4                            |    28|
|19    |LUT5                            |    33|
|20    |LUT6                            |    74|
|21    |FDRE                            |   529|
|22    |IBUFDS                          |     9|
|23    |IBUFGDS                         |     1|
|24    |OBUF                            |     2|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              |  2556|
|2     |  nolabel_line79       |design_1                      |  1685|
|3     |    axi_interconnect_0 |design_1_axi_interconnect_0_0 |   177|
|4     |      s00_couplers     |s00_couplers_imp_O7FAN0       |   177|
|5     |    axi_mem_intercon   |design_1_axi_mem_intercon_0   |   619|
|6     |      m00_couplers     |m00_couplers_imp_1R706YB      |   265|
|7     |    xlconcat_1         |design_1_xlconcat_1_0         |     0|
|8     |  nolabel_line164      |adc_receiver                  |   757|
|9     |    asi2_mod_inst0     |adc_iserdese2_mod             |   195|
|10    |    asi2_mod_inst1     |adc_iserdese2_mod_0           |    61|
|11    |    asi2_mod_inst2     |adc_iserdese2_mod_1           |    61|
|12    |    asi2_mod_inst3     |adc_iserdese2_mod_2           |    53|
|13    |    asi2_mod_inst4     |adc_iserdese2_mod_3           |    53|
|14    |    asi2_mod_inst5     |adc_iserdese2_mod_4           |    53|
|15    |    asi2_mod_inst6     |adc_iserdese2_mod_5           |    53|
|16    |    asi2_mod_inst7     |adc_iserdese2_mod_6           |    61|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 857.402 ; gain = 551.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 76 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 857.402 ; gain = 174.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 857.402 ; gain = 551.426
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 860.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 248 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 860.344 ; gain = 562.430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 860.344 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 18 10:45:20 2020...
