# Discrete 8-bit Computer

## Hardware Blocks

### Control Unit

### ALU

### Registers

### Program Memory

### Random Access Memory

### Input

### Output

## Instruction Set Architecture

**NOP: ** 

**HLT: **

**LD: **

**LDI: **

**MOV: **

**IN: **

**ADD: **

**SUB: **

**COMA: **

**COMB: **

**NEGA: **

**NEGB: **

**AND: **

**OR: **

**XOR: **

**ANDI: **

**SYUBI: **

**ANDI: **

**ORI: **

**ROR: **

**ROL: **

**RORC: **

**ROLC: **

**ST: **

**OUT: **

**JMP: **

**BRG: **

**BRGE: **

**BRNE: **

**BRLE: **

**BRL: **

**BRN: **

**BRP: **

**BRNC: **

**BRZ: **

**BRV: **

**JSUB: **

**RET: **

## Useful Resources

- [https://dangrie158.github.io/SAP-1/](https://dangrie158.github.io/SAP-1/)

## Other Systems

- Gigatron
