// Seed: 1669114623
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd9
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  module_0 modCall_1 (id_2);
  output uwire id_3;
  inout wire id_2;
  input wire _id_1;
  generate
    assign id_3 = -1;
    logic [id_1  #  (  -1  ,  -1  ) : -1] id_5;
    ;
  endgenerate
endmodule
module module_2 (
    input  wand id_0,
    output wand id_1,
    input  wire id_2
);
  logic [7:0] id_4;
  ;
  assign id_4[1'd0] = id_2;
  logic id_5, id_6, id_7, id_8;
  module_0 modCall_1 (id_8);
endmodule
