
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/nwl1515/Dropbox/RobTek - F15 Projekt/DIG/Kode/PWM_test/PWM_test/pa.fromNetlist.tcl}
# create_project -name PWM_test -dir "C:/Users/nwl1515/Dropbox/RobTek - F15 Projekt/DIG/Kode/PWM_test/PWM_test/planAhead_run_1" -part xc3s500efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/nwl1515/Dropbox/RobTek - F15 Projekt/DIG/Kode/PWM_test/PWM_test/main.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/nwl1515/Dropbox/RobTek - F15 Projekt/DIG/Kode/PWM_test/PWM_test} }
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file 'C:/Users/nwl1515/Dropbox/RobTek - F15 Projekt/DIG/Kode/PWM_test/PWM_test/main.ucf' to fileset 'constrs_1'
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500efg320-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 78840 kilobytes

Parsing EDIF File [./planAhead_run_1/PWM_test.data/cache/main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/PWM_test.data/cache/main_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/nwl1515/Dropbox/RobTek - F15 Projekt/DIG/Kode/PWM_test/PWM_test/main.ucf]
Finished Parsing UCF File [C:/Users/nwl1515/Dropbox/RobTek - F15 Projekt/DIG/Kode/PWM_test/PWM_test/main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: c15eb92a
link_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 585.668 ; gain = 139.828
startgroup
set_property package_pin B18 [get_ports {BTN[0]}]
endgroup
startgroup
set_property package_pin D18 [get_ports {BTN[1]}]
endgroup
startgroup
set_property package_pin E18 [get_ports {BTN[2]}]
endgroup
startgroup
set_property package_pin H13 [get_ports {BTN[3]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {LD[0]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {LD[1]}]
endgroup
startgroup
set_property package_pin K15 [get_ports {LD[2]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {LD[3]}]
endgroup
startgroup
set_property package_pin E17 [get_ports {LD[4]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {LD[5]}]
endgroup
startgroup
set_property package_pin F4 [get_ports {LD[6]}]
endgroup
startgroup
set_property package_pin R4 [get_ports {LD[7]}]
endgroup
startgroup
set_property package_pin G18 [get_ports {SW[0]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {SW[1]}]
endgroup
startgroup
set_property package_pin K18 [get_ports {SW[2]}]
endgroup
startgroup
set_property package_pin K17 [get_ports {SW[3]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {SW[4]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {SW[5]}]
endgroup
startgroup
set_property package_pin N17 [get_ports {SW[6]}]
endgroup
startgroup
set_property package_pin R17 [get_ports {SW[7]}]
endgroup
startgroup
set_property package_pin B8 [get_ports Clock]
endgroup
startgroup
set_property package_pin R16 [get_ports ENA]
endgroup
startgroup
set_property package_pin M13 [get_ports ENB]
endgroup
startgroup
set_property package_pin M14 [get_ports HS1A]
endgroup
startgroup
set_property package_pin L17 [get_ports HS1b]
endgroup
startgroup
set_property package_pin M13 [get_ports ENB]
endgroup
startgroup
set_property package_pin M15 [get_ports HS2A]
endgroup
startgroup
set_property package_pin M16 [get_ports HS2B]
endgroup
startgroup
set_property package_pin K12 [get_ports I0]
endgroup
startgroup
set_property package_pin L16 [get_ports I1]
endgroup
startgroup
set_property package_pin R15 [get_ports IN1A]
endgroup
startgroup
set_property package_pin R18 [get_ports IN1B]
endgroup
startgroup
set_property package_pin T18 [get_ports IN2A]
endgroup
startgroup
set_property package_pin R15 [get_ports IN1A]
endgroup
startgroup
set_property package_pin P17 [get_ports IN2B]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Mar 07 21:51:33 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
