Analysis & Synthesis report for VGA_display
Mon Nov 25 15:44:38 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |VGA_display|control:c0|current_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for datapath:d0|letterA4:A4|altsyncram:altsyncram_component|altsyncram_g3p1:auto_generated
 17. Source assignments for datapath:d0|letterA4s:A4s|altsyncram:altsyncram_component|altsyncram_37p1:auto_generated
 18. Source assignments for datapath:d0|letterB5:B5|altsyncram:altsyncram_component|altsyncram_i3p1:auto_generated
 19. Source assignments for datapath:d0|letterC5:C5|altsyncram:altsyncram_component|altsyncram_j3p1:auto_generated
 20. Source assignments for datapath:d0|letterC5s:C5s|altsyncram:altsyncram_component|altsyncram_67p1:auto_generated
 21. Source assignments for datapath:d0|letterD5:D5|altsyncram:altsyncram_component|altsyncram_k3p1:auto_generated
 22. Source assignments for datapath:d0|letterD5s:D5s|altsyncram:altsyncram_component|altsyncram_77p1:auto_generated
 23. Source assignments for datapath:d0|letterE5:E5|altsyncram:altsyncram_component|altsyncram_l3p1:auto_generated
 24. Source assignments for datapath:d0|letterF5:F5|altsyncram:altsyncram_component|altsyncram_m3p1:auto_generated
 25. Source assignments for datapath:d0|letterF5s:F5s|altsyncram:altsyncram_component|altsyncram_97p1:auto_generated
 26. Source assignments for datapath:d0|letterG5:G5|altsyncram:altsyncram_component|altsyncram_n3p1:auto_generated
 27. Source assignments for datapath:d0|letterG5s:G5s|altsyncram:altsyncram_component|altsyncram_a7p1:auto_generated
 28. Source assignments for datapath:d0|letterA5:A5|altsyncram:altsyncram_component|altsyncram_h3p1:auto_generated
 29. Source assignments for datapath:d0|letterU:U|altsyncram:altsyncram_component|altsyncram_g2p1:auto_generated
 30. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated
 31. Parameter Settings for User Entity Instance: datapath:d0
 32. Parameter Settings for User Entity Instance: datapath:d0|letterA4:A4|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: datapath:d0|letterA4s:A4s|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: datapath:d0|letterB5:B5|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: datapath:d0|letterC5:C5|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: datapath:d0|letterC5s:C5s|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: datapath:d0|letterD5:D5|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: datapath:d0|letterD5s:D5s|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: datapath:d0|letterE5:E5|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: datapath:d0|letterF5:F5|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: datapath:d0|letterF5s:F5s|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: datapath:d0|letterG5:G5|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: datapath:d0|letterG5s:G5s|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: datapath:d0|letterA5:A5|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: datapath:d0|letterU:U|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: vga_adapter:VGA
 47. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 48. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 49. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 50. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 51. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 52. altsyncram Parameter Settings by Entity Instance
 53. altpll Parameter Settings by Entity Instance
 54. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 55. Port Connectivity Checks: "datapath:d0|letterU:U"
 56. Port Connectivity Checks: "datapath:d0|letterA5:A5"
 57. Port Connectivity Checks: "datapath:d0|letterG5s:G5s"
 58. Port Connectivity Checks: "datapath:d0|letterG5:G5"
 59. Port Connectivity Checks: "datapath:d0|letterF5s:F5s"
 60. Port Connectivity Checks: "datapath:d0|letterF5:F5"
 61. Port Connectivity Checks: "datapath:d0|letterE5:E5"
 62. Port Connectivity Checks: "datapath:d0|letterD5s:D5s"
 63. Port Connectivity Checks: "datapath:d0|letterD5:D5"
 64. Port Connectivity Checks: "datapath:d0|letterC5s:C5s"
 65. Port Connectivity Checks: "datapath:d0|letterC5:C5"
 66. Port Connectivity Checks: "datapath:d0|letterB5:B5"
 67. Port Connectivity Checks: "datapath:d0|letterA4s:A4s"
 68. Port Connectivity Checks: "datapath:d0|letterA4:A4"
 69. Port Connectivity Checks: "datapath:d0"
 70. Post-Synthesis Netlist Statistics for Top Partition
 71. Elapsed Time Per Partition
 72. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 25 15:44:38 2019           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; VGA_display                                     ;
; Top-level Entity Name           ; VGA_display                                     ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 151                                             ;
; Total pins                      ; 54                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 289,200                                         ;
; Total DSP Blocks                ; 14                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; VGA_display        ; VGA_display        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                               ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                   ; Library ;
+------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------+---------+
; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA4.v                                 ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA4.v                                 ;         ;
; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_pll.v                ;         ;
; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_controller.v         ;         ;
; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_address_translator.v ;         ;
; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_adapter.v            ;         ;
; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v                              ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v                              ;         ;
; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA4s.v                                ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA4s.v                                ;         ;
; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA5.v                                 ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA5.v                                 ;         ;
; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterB5.v                                 ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterB5.v                                 ;         ;
; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterC5.v                                 ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterC5.v                                 ;         ;
; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterC5s.v                                ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterC5s.v                                ;         ;
; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterD5.v                                 ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterD5.v                                 ;         ;
; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterD5s.v                                ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterD5s.v                                ;         ;
; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterE5.v                                 ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterE5.v                                 ;         ;
; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterF5.v                                 ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterF5.v                                 ;         ;
; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterF5s.v                                ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterF5s.v                                ;         ;
; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterG5.v                                 ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterG5.v                                 ;         ;
; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterG5s.v                                ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterG5s.v                                ;         ;
; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterU.v                                  ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterU.v                                  ;         ;
; altsyncram.tdf                                                                                 ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf                               ;         ;
; stratix_ram_block.inc                                                                          ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;         ;
; lpm_mux.inc                                                                                    ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_mux.inc                                  ;         ;
; lpm_decode.inc                                                                                 ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_decode.inc                               ;         ;
; aglobal180.inc                                                                                 ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/aglobal180.inc                               ;         ;
; a_rdenreg.inc                                                                                  ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc                                ;         ;
; altrom.inc                                                                                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altrom.inc                                   ;         ;
; altram.inc                                                                                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altram.inc                                   ;         ;
; altdpram.inc                                                                                   ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altdpram.inc                                 ;         ;
; altsyncram_g3p1.tdf                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_g3p1.tdf                     ;         ;
; ./lettermif/A4.mif                                                                             ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/lettermif/A4.mif                           ;         ;
; altsyncram_37p1.tdf                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_37p1.tdf                     ;         ;
; ./lettermif/A4S.mif                                                                            ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/lettermif/A4S.mif                          ;         ;
; altsyncram_i3p1.tdf                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_i3p1.tdf                     ;         ;
; ./lettermif/B5.mif                                                                             ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/lettermif/B5.mif                           ;         ;
; altsyncram_j3p1.tdf                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_j3p1.tdf                     ;         ;
; ./lettermif/C5.mif                                                                             ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/lettermif/C5.mif                           ;         ;
; altsyncram_67p1.tdf                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_67p1.tdf                     ;         ;
; ./lettermif/C5S.mif                                                                            ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/lettermif/C5S.mif                          ;         ;
; altsyncram_k3p1.tdf                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_k3p1.tdf                     ;         ;
; ./lettermif/D5.mif                                                                             ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/lettermif/D5.mif                           ;         ;
; altsyncram_77p1.tdf                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_77p1.tdf                     ;         ;
; ./lettermif/D5S.mif                                                                            ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/lettermif/D5S.mif                          ;         ;
; altsyncram_l3p1.tdf                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_l3p1.tdf                     ;         ;
; ./lettermif/E5.mif                                                                             ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/lettermif/E5.mif                           ;         ;
; altsyncram_m3p1.tdf                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_m3p1.tdf                     ;         ;
; ./lettermif/F5.mif                                                                             ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/lettermif/F5.mif                           ;         ;
; altsyncram_97p1.tdf                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_97p1.tdf                     ;         ;
; ./lettermif/F5S.mif                                                                            ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/lettermif/F5S.mif                          ;         ;
; altsyncram_n3p1.tdf                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_n3p1.tdf                     ;         ;
; ./lettermif/G5.mif                                                                             ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/lettermif/G5.mif                           ;         ;
; altsyncram_a7p1.tdf                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_a7p1.tdf                     ;         ;
; ./lettermif/G5S.mif                                                                            ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/lettermif/G5S.mif                          ;         ;
; altsyncram_h3p1.tdf                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_h3p1.tdf                     ;         ;
; ./lettermif/A5.mif                                                                             ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/lettermif/A5.mif                           ;         ;
; altsyncram_g2p1.tdf                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_g2p1.tdf                     ;         ;
; ./lettermif/U.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/lettermif/U.mif                            ;         ;
; altsyncram_c7m1.tdf                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_c7m1.tdf                     ;         ;
; decode_nma.tdf                                                                                 ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/decode_nma.tdf                          ;         ;
; decode_g2a.tdf                                                                                 ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/decode_g2a.tdf                          ;         ;
; mux_2hb.tdf                                                                                    ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/mux_2hb.tdf                             ;         ;
; altpll.tdf                                                                                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf                                   ;         ;
; stratix_pll.inc                                                                                ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_pll.inc                              ;         ;
; stratixii_pll.inc                                                                              ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc                            ;         ;
; cycloneii_pll.inc                                                                              ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc                            ;         ;
; altpll_80u.tdf                                                                                 ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altpll_80u.tdf                          ;         ;
+------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 154            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 268            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 39             ;
;     -- 5 input functions                    ; 29             ;
;     -- 4 input functions                    ; 39             ;
;     -- <=3 input functions                  ; 161            ;
;                                             ;                ;
; Dedicated logic registers                   ; 151            ;
;                                             ;                ;
; I/O pins                                    ; 54             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 289200         ;
;                                             ;                ;
; Total DSP Blocks                            ; 14             ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 162            ;
; Total fan-out                               ; 2679           ;
; Average fan-out                             ; 4.57           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |VGA_display                                            ; 268 (1)             ; 151 (0)                   ; 289200            ; 14         ; 54   ; 0            ; |VGA_display                                                                                                ; VGA_display            ; work         ;
;    |control:c0|                                         ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_display|control:c0                                                                                     ; control                ; work         ;
;    |datapath:d0|                                        ; 143 (143)           ; 88 (88)                   ; 58800             ; 14         ; 0    ; 0            ; |VGA_display|datapath:d0                                                                                    ; datapath               ; work         ;
;       |letterA4:A4|                                     ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterA4:A4                                                                        ; letterA4               ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterA4:A4|altsyncram:altsyncram_component                                        ; altsyncram             ; work         ;
;             |altsyncram_g3p1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterA4:A4|altsyncram:altsyncram_component|altsyncram_g3p1:auto_generated         ; altsyncram_g3p1        ; work         ;
;       |letterA4s:A4s|                                   ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterA4s:A4s                                                                      ; letterA4s              ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterA4s:A4s|altsyncram:altsyncram_component                                      ; altsyncram             ; work         ;
;             |altsyncram_37p1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterA4s:A4s|altsyncram:altsyncram_component|altsyncram_37p1:auto_generated       ; altsyncram_37p1        ; work         ;
;       |letterA5:A5|                                     ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterA5:A5                                                                        ; letterA5               ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterA5:A5|altsyncram:altsyncram_component                                        ; altsyncram             ; work         ;
;             |altsyncram_h3p1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterA5:A5|altsyncram:altsyncram_component|altsyncram_h3p1:auto_generated         ; altsyncram_h3p1        ; work         ;
;       |letterB5:B5|                                     ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterB5:B5                                                                        ; letterB5               ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterB5:B5|altsyncram:altsyncram_component                                        ; altsyncram             ; work         ;
;             |altsyncram_i3p1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterB5:B5|altsyncram:altsyncram_component|altsyncram_i3p1:auto_generated         ; altsyncram_i3p1        ; work         ;
;       |letterC5:C5|                                     ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterC5:C5                                                                        ; letterC5               ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterC5:C5|altsyncram:altsyncram_component                                        ; altsyncram             ; work         ;
;             |altsyncram_j3p1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterC5:C5|altsyncram:altsyncram_component|altsyncram_j3p1:auto_generated         ; altsyncram_j3p1        ; work         ;
;       |letterC5s:C5s|                                   ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterC5s:C5s                                                                      ; letterC5s              ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterC5s:C5s|altsyncram:altsyncram_component                                      ; altsyncram             ; work         ;
;             |altsyncram_67p1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterC5s:C5s|altsyncram:altsyncram_component|altsyncram_67p1:auto_generated       ; altsyncram_67p1        ; work         ;
;       |letterD5:D5|                                     ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterD5:D5                                                                        ; letterD5               ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterD5:D5|altsyncram:altsyncram_component                                        ; altsyncram             ; work         ;
;             |altsyncram_k3p1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterD5:D5|altsyncram:altsyncram_component|altsyncram_k3p1:auto_generated         ; altsyncram_k3p1        ; work         ;
;       |letterD5s:D5s|                                   ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterD5s:D5s                                                                      ; letterD5s              ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterD5s:D5s|altsyncram:altsyncram_component                                      ; altsyncram             ; work         ;
;             |altsyncram_77p1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterD5s:D5s|altsyncram:altsyncram_component|altsyncram_77p1:auto_generated       ; altsyncram_77p1        ; work         ;
;       |letterE5:E5|                                     ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterE5:E5                                                                        ; letterE5               ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterE5:E5|altsyncram:altsyncram_component                                        ; altsyncram             ; work         ;
;             |altsyncram_l3p1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterE5:E5|altsyncram:altsyncram_component|altsyncram_l3p1:auto_generated         ; altsyncram_l3p1        ; work         ;
;       |letterF5:F5|                                     ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterF5:F5                                                                        ; letterF5               ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterF5:F5|altsyncram:altsyncram_component                                        ; altsyncram             ; work         ;
;             |altsyncram_m3p1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterF5:F5|altsyncram:altsyncram_component|altsyncram_m3p1:auto_generated         ; altsyncram_m3p1        ; work         ;
;       |letterF5s:F5s|                                   ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterF5s:F5s                                                                      ; letterF5s              ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterF5s:F5s|altsyncram:altsyncram_component                                      ; altsyncram             ; work         ;
;             |altsyncram_97p1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterF5s:F5s|altsyncram:altsyncram_component|altsyncram_97p1:auto_generated       ; altsyncram_97p1        ; work         ;
;       |letterG5:G5|                                     ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterG5:G5                                                                        ; letterG5               ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterG5:G5|altsyncram:altsyncram_component                                        ; altsyncram             ; work         ;
;             |altsyncram_n3p1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterG5:G5|altsyncram:altsyncram_component|altsyncram_n3p1:auto_generated         ; altsyncram_n3p1        ; work         ;
;       |letterG5s:G5s|                                   ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterG5s:G5s                                                                      ; letterG5s              ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterG5s:G5s|altsyncram:altsyncram_component                                      ; altsyncram             ; work         ;
;             |altsyncram_a7p1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterG5s:G5s|altsyncram:altsyncram_component|altsyncram_a7p1:auto_generated       ; altsyncram_a7p1        ; work         ;
;       |letterU:U|                                       ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterU:U                                                                          ; letterU                ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterU:U|altsyncram:altsyncram_component                                          ; altsyncram             ; work         ;
;             |altsyncram_g2p1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 4200              ; 0          ; 0    ; 0            ; |VGA_display|datapath:d0|letterU:U|altsyncram:altsyncram_component|altsyncram_g2p1:auto_generated           ; altsyncram_g2p1        ; work         ;
;    |down_Counter_60:dcsix|                              ; 24 (24)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |VGA_display|down_Counter_60:dcsix                                                                          ; down_Counter_60        ; work         ;
;    |down_Counter_point5:dc|                             ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_display|down_Counter_point5:dc                                                                         ; down_Counter_point5    ; work         ;
;    |vga_adapter:VGA|                                    ; 88 (2)              ; 34 (0)                    ; 230400            ; 0          ; 0    ; 0            ; |VGA_display|vga_adapter:VGA                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 32 (0)              ; 8 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |VGA_display|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_c7m1:auto_generated|               ; 32 (0)              ; 8 (8)                     ; 230400            ; 0          ; 0    ; 0            ; |VGA_display|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated                          ; altsyncram_c7m1        ; work         ;
;             |decode_g2a:rden_decode_b|                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_display|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|decode_g2a:rden_decode_b ; decode_g2a             ; work         ;
;             |decode_nma:decode2|                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_display|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|decode_nma:decode2       ; decode_nma             ; work         ;
;             |mux_2hb:mux3|                              ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_display|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|mux_2hb:mux3             ; mux_2hb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_display|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |VGA_display|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_display|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_display|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_display|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_display|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; Name                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                 ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; datapath:d0|letterA4:A4|altsyncram:altsyncram_component|altsyncram_g3p1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 4200         ; 1            ; --           ; --           ; 4200   ; ./lettermif/A4.mif  ;
; datapath:d0|letterA4s:A4s|altsyncram:altsyncram_component|altsyncram_37p1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 4200         ; 1            ; --           ; --           ; 4200   ; ./lettermif/A4S.mif ;
; datapath:d0|letterA5:A5|altsyncram:altsyncram_component|altsyncram_h3p1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 4200         ; 1            ; --           ; --           ; 4200   ; ./lettermif/A5.mif  ;
; datapath:d0|letterB5:B5|altsyncram:altsyncram_component|altsyncram_i3p1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 4200         ; 1            ; --           ; --           ; 4200   ; ./lettermif/B5.mif  ;
; datapath:d0|letterC5:C5|altsyncram:altsyncram_component|altsyncram_j3p1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 4200         ; 1            ; --           ; --           ; 4200   ; ./lettermif/C5.mif  ;
; datapath:d0|letterC5s:C5s|altsyncram:altsyncram_component|altsyncram_67p1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 4200         ; 1            ; --           ; --           ; 4200   ; ./lettermif/C5S.mif ;
; datapath:d0|letterD5:D5|altsyncram:altsyncram_component|altsyncram_k3p1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 4200         ; 1            ; --           ; --           ; 4200   ; ./lettermif/D5.mif  ;
; datapath:d0|letterD5s:D5s|altsyncram:altsyncram_component|altsyncram_77p1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 4200         ; 1            ; --           ; --           ; 4200   ; ./lettermif/D5S.mif ;
; datapath:d0|letterE5:E5|altsyncram:altsyncram_component|altsyncram_l3p1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 4200         ; 1            ; --           ; --           ; 4200   ; ./lettermif/E5.mif  ;
; datapath:d0|letterF5:F5|altsyncram:altsyncram_component|altsyncram_m3p1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 4200         ; 1            ; --           ; --           ; 4200   ; ./lettermif/F5.mif  ;
; datapath:d0|letterF5s:F5s|altsyncram:altsyncram_component|altsyncram_97p1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 4200         ; 1            ; --           ; --           ; 4200   ; ./lettermif/F5S.mif ;
; datapath:d0|letterG5:G5|altsyncram:altsyncram_component|altsyncram_n3p1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 4200         ; 1            ; --           ; --           ; 4200   ; ./lettermif/G5.mif  ;
; datapath:d0|letterG5s:G5s|altsyncram:altsyncram_component|altsyncram_a7p1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 4200         ; 1            ; --           ; --           ; 4200   ; ./lettermif/G5S.mif ;
; datapath:d0|letterU:U|altsyncram:altsyncram_component|altsyncram_g2p1:auto_generated|ALTSYNCRAM     ; AUTO ; Single Port      ; 4200         ; 1            ; --           ; --           ; 4200   ; ./lettermif/U.mif   ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; None                ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 14          ;
; Total number of DSP blocks      ; 14          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 14          ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                        ; IP Include File                                                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |VGA_display|datapath:d0|letterA4s:A4s ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA4s.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |VGA_display|datapath:d0|letterA5:A5   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA5.v  ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |VGA_display|datapath:d0|letterB5:B5   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterB5.v  ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |VGA_display|datapath:d0|letterC5:C5   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterC5.v  ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |VGA_display|datapath:d0|letterC5s:C5s ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterC5s.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |VGA_display|datapath:d0|letterD5:D5   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterD5.v  ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |VGA_display|datapath:d0|letterD5s:D5s ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterD5s.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |VGA_display|datapath:d0|letterE5:E5   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterE5.v  ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |VGA_display|datapath:d0|letterF5:F5   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterF5.v  ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |VGA_display|datapath:d0|letterF5s:F5s ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterF5s.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |VGA_display|datapath:d0|letterG5:G5   ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterG5.v  ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |VGA_display|datapath:d0|letterG5s:G5s ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterG5s.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |VGA_display|datapath:d0|letterU:U     ; //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterU.v   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |VGA_display|control:c0|current_state                                                                                     ;
+-----------------------------+----------------------------+-----------------------------+-----------------------+--------------------------+
; Name                        ; current_state.s_plot_graph ; current_state.s_plot_letter ; current_state.s_clear ; current_state.s_pre_plot ;
+-----------------------------+----------------------------+-----------------------------+-----------------------+--------------------------+
; current_state.s_pre_plot    ; 0                          ; 0                           ; 0                     ; 0                        ;
; current_state.s_clear       ; 0                          ; 0                           ; 1                     ; 1                        ;
; current_state.s_plot_letter ; 0                          ; 1                           ; 0                     ; 1                        ;
; current_state.s_plot_graph  ; 1                          ; 0                           ; 0                     ; 1                        ;
+-----------------------------+----------------------------+-----------------------------+-----------------------+--------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; datapath:d0|initialx[8]                ; Stuck at GND due to stuck port data_in ;
; datapath:d0|colour[1]                  ; Merged with datapath:d0|colour[0]      ;
; datapath:d0|delta[21..27,29,30]        ; Merged with datapath:d0|delta[20]      ;
; datapath:d0|initialy[1,5]              ; Stuck at GND due to stuck port data_in ;
; datapath:d0|delta[20]                  ; Stuck at GND due to stuck port data_in ;
; datapath:d0|initialy[0]                ; Stuck at GND due to stuck port data_in ;
; control:c0|current_state~2             ; Lost fanout                            ;
; control:c0|current_state~3             ; Lost fanout                            ;
; control:c0|current_state~4             ; Lost fanout                            ;
; control:c0|current_state~5             ; Lost fanout                            ;
; datapath:d0|initialy[4,6,7]            ; Merged with datapath:d0|initialy[3]    ;
; Total Number of Removed Registers = 22 ;                                        ;
+----------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                ;
+-----------------------+---------------------------+----------------------------------------+
; Register name         ; Reason for Removal        ; Registers Removed due to This Register ;
+-----------------------+---------------------------+----------------------------------------+
; datapath:d0|delta[20] ; Stuck at GND              ; datapath:d0|initialy[0]                ;
;                       ; due to stuck port data_in ;                                        ;
+-----------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 151   ;
; Number of registers using Synchronous Clear  ; 75    ;
; Number of registers using Synchronous Load   ; 19    ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 90    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |VGA_display|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |VGA_display|datapath:d0|xpos[2]                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |VGA_display|datapath:d0|ypos[5]                                                                                     ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |VGA_display|datapath:d0|clearScreen[7]                                                                              ;
; 16:1               ; 10 bits   ; 100 LEs       ; 80 LEs               ; 20 LEs                 ; Yes        ; |VGA_display|datapath:d0|delta[20]                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |VGA_display|datapath:d0|countNote[1]                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |VGA_display|datapath:d0|letterCountx[1]                                                                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |VGA_display|datapath:d0|letterCounty[5]                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |VGA_display|datapath:d0|graphCounty[0]                                                                              ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |VGA_display|datapath:d0|graphCountx[8]                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |VGA_display|datapath:d0|colour                                                                                      ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |VGA_display|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|mux_2hb:mux3|l4_w0_n0_mux_dataout ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|letterA4:A4|altsyncram:altsyncram_component|altsyncram_g3p1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|letterA4s:A4s|altsyncram:altsyncram_component|altsyncram_37p1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|letterB5:B5|altsyncram:altsyncram_component|altsyncram_i3p1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|letterC5:C5|altsyncram:altsyncram_component|altsyncram_j3p1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|letterC5s:C5s|altsyncram:altsyncram_component|altsyncram_67p1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|letterD5:D5|altsyncram:altsyncram_component|altsyncram_k3p1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|letterD5s:D5s|altsyncram:altsyncram_component|altsyncram_77p1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|letterE5:E5|altsyncram:altsyncram_component|altsyncram_l3p1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|letterF5:F5|altsyncram:altsyncram_component|altsyncram_m3p1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|letterF5s:F5s|altsyncram:altsyncram_component|altsyncram_97p1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|letterG5:G5|altsyncram:altsyncram_component|altsyncram_n3p1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|letterG5s:G5s|altsyncram:altsyncram_component|altsyncram_a7p1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|letterA5:A5|altsyncram:altsyncram_component|altsyncram_h3p1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|letterU:U|altsyncram:altsyncram_component|altsyncram_g2p1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0       ;
+----------------+-----------------------------+-----------------+
; Parameter Name ; Value                       ; Type            ;
+----------------+-----------------------------+-----------------+
; ratio          ; 100000000000000000000000000 ; Unsigned Binary ;
+----------------+-----------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|letterA4:A4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 4200                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; ./lettermif/A4.mif   ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_g3p1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|letterA4s:A4s|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 4200                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ./lettermif/A4S.mif  ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_37p1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|letterB5:B5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 4200                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; ./lettermif/B5.mif   ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_i3p1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|letterC5:C5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 4200                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; ./lettermif/C5.mif   ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_j3p1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|letterC5s:C5s|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 4200                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ./lettermif/C5S.mif  ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_67p1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|letterD5:D5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 4200                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; ./lettermif/D5.mif   ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_k3p1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|letterD5s:D5s|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 4200                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ./lettermif/D5S.mif  ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_77p1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|letterE5:E5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 4200                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; ./lettermif/E5.mif   ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_l3p1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|letterF5:F5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 4200                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; ./lettermif/F5.mif   ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_m3p1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|letterF5s:F5s|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 4200                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ./lettermif/F5S.mif  ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_97p1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|letterG5:G5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 4200                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; ./lettermif/G5.mif   ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_n3p1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|letterG5s:G5s|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 4200                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ./lettermif/G5S.mif  ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_a7p1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|letterA5:A5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 4200                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; ./lettermif/A5.mif   ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_h3p1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|letterU:U|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                ;
; WIDTH_A                            ; 1                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 4200                 ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; ./lettermif/U.mif    ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_g2p1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 320x240   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_c7m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 15                                                        ;
; Entity Instance                           ; datapath:d0|letterA4:A4|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 1                                                         ;
;     -- NUMWORDS_A                         ; 4200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; datapath:d0|letterA4s:A4s|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 1                                                         ;
;     -- NUMWORDS_A                         ; 4200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; datapath:d0|letterB5:B5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 1                                                         ;
;     -- NUMWORDS_A                         ; 4200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; datapath:d0|letterC5:C5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 1                                                         ;
;     -- NUMWORDS_A                         ; 4200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; datapath:d0|letterC5s:C5s|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 1                                                         ;
;     -- NUMWORDS_A                         ; 4200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; datapath:d0|letterD5:D5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 1                                                         ;
;     -- NUMWORDS_A                         ; 4200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; datapath:d0|letterD5s:D5s|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 1                                                         ;
;     -- NUMWORDS_A                         ; 4200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; datapath:d0|letterE5:E5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 1                                                         ;
;     -- NUMWORDS_A                         ; 4200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; datapath:d0|letterF5:F5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 1                                                         ;
;     -- NUMWORDS_A                         ; 4200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; datapath:d0|letterF5s:F5s|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 1                                                         ;
;     -- NUMWORDS_A                         ; 4200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; datapath:d0|letterG5:G5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 1                                                         ;
;     -- NUMWORDS_A                         ; 4200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; datapath:d0|letterG5s:G5s|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 1                                                         ;
;     -- NUMWORDS_A                         ; 4200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; datapath:d0|letterA5:A5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 1                                                         ;
;     -- NUMWORDS_A                         ; 4200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; datapath:d0|letterU:U|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 1                                                         ;
;     -- NUMWORDS_A                         ; 4200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                 ;
;     -- WIDTH_A                            ; 3                                                         ;
;     -- NUMWORDS_A                         ; 76800                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 3                                                         ;
;     -- NUMWORDS_B                         ; 76800                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|letterU:U"                                                                                                                                                                 ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|letterA5:A5"                                                                                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|letterG5s:G5s"                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|letterG5:G5"                                                                                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|letterF5s:F5s"                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|letterF5:F5"                                                                                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|letterE5:E5"                                                                                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|letterD5s:D5s"                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|letterD5:D5"                                                                                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|letterC5s:C5s"                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|letterC5:C5"                                                                                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|letterB5:B5"                                                                                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|letterA4s:A4s"                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|letterA4:A4"                                                                                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; data[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "datapath:d0"            ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; deltaA4          ; Input ; Info     ; Stuck at GND ;
; deltaAs4[46..29] ; Input ; Info     ; Stuck at GND ;
; deltaAs4[27..0]  ; Input ; Info     ; Stuck at GND ;
; deltaAs4[28]     ; Input ; Info     ; Stuck at VCC ;
; deltaB5[9..6]    ; Input ; Info     ; Stuck at VCC ;
; deltaB5[3..2]    ; Input ; Info     ; Stuck at VCC ;
; deltaB5[46..14]  ; Input ; Info     ; Stuck at GND ;
; deltaB5[5..4]    ; Input ; Info     ; Stuck at GND ;
; deltaB5[1..0]    ; Input ; Info     ; Stuck at GND ;
; deltaB5[13]      ; Input ; Info     ; Stuck at VCC ;
; deltaB5[12]      ; Input ; Info     ; Stuck at GND ;
; deltaB5[11]      ; Input ; Info     ; Stuck at VCC ;
; deltaB5[10]      ; Input ; Info     ; Stuck at GND ;
; deltaC5[13..7]   ; Input ; Info     ; Stuck at VCC ;
; deltaC5[3..2]    ; Input ; Info     ; Stuck at VCC ;
; deltaC5[46..19]  ; Input ; Info     ; Stuck at GND ;
; deltaC5[17..16]  ; Input ; Info     ; Stuck at GND ;
; deltaC5[1..0]    ; Input ; Info     ; Stuck at GND ;
; deltaC5[18]      ; Input ; Info     ; Stuck at VCC ;
; deltaC5[15]      ; Input ; Info     ; Stuck at VCC ;
; deltaC5[14]      ; Input ; Info     ; Stuck at GND ;
; deltaC5[6]       ; Input ; Info     ; Stuck at GND ;
; deltaC5[5]       ; Input ; Info     ; Stuck at VCC ;
; deltaC5[4]       ; Input ; Info     ; Stuck at GND ;
; deltaCs5[9..6]   ; Input ; Info     ; Stuck at VCC ;
; deltaCs5[3..2]   ; Input ; Info     ; Stuck at VCC ;
; deltaCs5[46..14] ; Input ; Info     ; Stuck at GND ;
; deltaCs5[5..4]   ; Input ; Info     ; Stuck at GND ;
; deltaCs5[1..0]   ; Input ; Info     ; Stuck at GND ;
; deltaCs5[13]     ; Input ; Info     ; Stuck at VCC ;
; deltaCs5[12]     ; Input ; Info     ; Stuck at GND ;
; deltaCs5[11]     ; Input ; Info     ; Stuck at VCC ;
; deltaCs5[10]     ; Input ; Info     ; Stuck at GND ;
; deltaD5[6..3]    ; Input ; Info     ; Stuck at VCC ;
; deltaD5[46..7]   ; Input ; Info     ; Stuck at GND ;
; deltaD5[2]       ; Input ; Info     ; Stuck at GND ;
; deltaD5[1]       ; Input ; Info     ; Stuck at VCC ;
; deltaD5[0]       ; Input ; Info     ; Stuck at GND ;
; deltaDs5[7..6]   ; Input ; Info     ; Stuck at VCC ;
; deltaDs5[46..8]  ; Input ; Info     ; Stuck at GND ;
; deltaDs5[1..0]   ; Input ; Info     ; Stuck at GND ;
; deltaDs5[5]      ; Input ; Info     ; Stuck at GND ;
; deltaDs5[4]      ; Input ; Info     ; Stuck at VCC ;
; deltaDs5[3]      ; Input ; Info     ; Stuck at GND ;
; deltaDs5[2]      ; Input ; Info     ; Stuck at VCC ;
; deltaE5[14..11]  ; Input ; Info     ; Stuck at VCC ;
; deltaE5[6..4]    ; Input ; Info     ; Stuck at VCC ;
; deltaE5[46..15]  ; Input ; Info     ; Stuck at GND ;
; deltaE5[8..7]    ; Input ; Info     ; Stuck at GND ;
; deltaE5[3..1]    ; Input ; Info     ; Stuck at GND ;
; deltaE5[10]      ; Input ; Info     ; Stuck at GND ;
; deltaE5[9]       ; Input ; Info     ; Stuck at VCC ;
; deltaE5[0]       ; Input ; Info     ; Stuck at VCC ;
; deltaF5[16..13]  ; Input ; Info     ; Stuck at VCC ;
; deltaF5[3..2]    ; Input ; Info     ; Stuck at VCC ;
; deltaF5[46..17]  ; Input ; Info     ; Stuck at GND ;
; deltaF5[12..9]   ; Input ; Info     ; Stuck at GND ;
; deltaF5[5..4]    ; Input ; Info     ; Stuck at GND ;
; deltaF5[1..0]    ; Input ; Info     ; Stuck at GND ;
; deltaF5[8]       ; Input ; Info     ; Stuck at VCC ;
; deltaF5[7]       ; Input ; Info     ; Stuck at GND ;
; deltaF5[6]       ; Input ; Info     ; Stuck at VCC ;
; deltaFs5[16..15] ; Input ; Info     ; Stuck at VCC ;
; deltaFs5[13..12] ; Input ; Info     ; Stuck at VCC ;
; deltaFs5[6..5]   ; Input ; Info     ; Stuck at VCC ;
; deltaFs5[3..2]   ; Input ; Info     ; Stuck at VCC ;
; deltaFs5[46..17] ; Input ; Info     ; Stuck at GND ;
; deltaFs5[11..10] ; Input ; Info     ; Stuck at GND ;
; deltaFs5[8..7]   ; Input ; Info     ; Stuck at GND ;
; deltaFs5[1..0]   ; Input ; Info     ; Stuck at GND ;
; deltaFs5[14]     ; Input ; Info     ; Stuck at GND ;
; deltaFs5[9]      ; Input ; Info     ; Stuck at VCC ;
; deltaFs5[4]      ; Input ; Info     ; Stuck at GND ;
; deltaG5[4..2]    ; Input ; Info     ; Stuck at VCC ;
; deltaG5[46..12]  ; Input ; Info     ; Stuck at GND ;
; deltaG5[10..9]   ; Input ; Info     ; Stuck at GND ;
; deltaG5[7..5]    ; Input ; Info     ; Stuck at GND ;
; deltaG5[11]      ; Input ; Info     ; Stuck at VCC ;
; deltaG5[8]       ; Input ; Info     ; Stuck at VCC ;
; deltaG5[1]       ; Input ; Info     ; Stuck at GND ;
; deltaG5[0]       ; Input ; Info     ; Stuck at VCC ;
; deltaGs5[16..15] ; Input ; Info     ; Stuck at VCC ;
; deltaGs5[13..12] ; Input ; Info     ; Stuck at VCC ;
; deltaGs5[6..5]   ; Input ; Info     ; Stuck at VCC ;
; deltaGs5[3..2]   ; Input ; Info     ; Stuck at VCC ;
; deltaGs5[46..17] ; Input ; Info     ; Stuck at GND ;
; deltaGs5[11..10] ; Input ; Info     ; Stuck at GND ;
; deltaGs5[8..7]   ; Input ; Info     ; Stuck at GND ;
; deltaGs5[1..0]   ; Input ; Info     ; Stuck at GND ;
; deltaGs5[14]     ; Input ; Info     ; Stuck at GND ;
; deltaGs5[9]      ; Input ; Info     ; Stuck at VCC ;
; deltaGs5[4]      ; Input ; Info     ; Stuck at GND ;
; deltaA5[6..4]    ; Input ; Info     ; Stuck at VCC ;
; deltaA5[46..7]   ; Input ; Info     ; Stuck at GND ;
; deltaA5[3..0]    ; Input ; Info     ; Stuck at GND ;
+------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 151                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 17                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 44                          ;
;     ENA SLD           ; 19                          ;
;     SCLR              ; 11                          ;
;     plain             ; 40                          ;
; arriav_lcell_comb     ; 271                         ;
;     arith             ; 114                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 99                          ;
;         2 data inputs ; 6                           ;
;         4 data inputs ; 8                           ;
;     normal            ; 135                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 20                          ;
;         4 data inputs ; 31                          ;
;         5 data inputs ; 29                          ;
;         6 data inputs ; 39                          ;
;     shared            ; 22                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 2                           ;
; arriav_mac            ; 14                          ;
; boundary_port         ; 54                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 44                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.63                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Mon Nov 25 15:43:43 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_display -c VGA_display
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lettera4.v
    Info (12023): Found entity 1: letterA4 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file part2/vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file part2/vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file part2/vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file part2/vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_adapter.v Line: 78
Warning (10229): Verilog HDL Expression warning at VGA_display.v(53): truncated literal to match 26 bits File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 53
Warning (10229): Verilog HDL Expression warning at VGA_display.v(53): truncated literal to match 27 bits File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 53
Warning (10229): Verilog HDL Expression warning at VGA_display.v(404): truncated literal to match 3 bits File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 404
Warning (10229): Verilog HDL Expression warning at VGA_display.v(410): truncated literal to match 3 bits File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 410
Info (12021): Found 5 design units, including 5 entities, in source file vga_display.v
    Info (12023): Found entity 1: VGA_display File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 1
    Info (12023): Found entity 2: datapath File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 92
    Info (12023): Found entity 3: control File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 507
    Info (12023): Found entity 4: down_Counter_point5 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 648
    Info (12023): Found entity 5: down_Counter_60 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 667
Info (12021): Found 1 design units, including 1 entities, in source file lettera4s.v
    Info (12023): Found entity 1: letterA4s File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA4s.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lettera5.v
    Info (12023): Found entity 1: letterA5 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA5.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file letterb5.v
    Info (12023): Found entity 1: letterB5 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterB5.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file letterc5.v
    Info (12023): Found entity 1: letterC5 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterC5.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file letterc5s.v
    Info (12023): Found entity 1: letterC5s File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterC5s.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file letterd5.v
    Info (12023): Found entity 1: letterD5 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterD5.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file letterd5s.v
    Info (12023): Found entity 1: letterD5s File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterD5s.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lettere5.v
    Info (12023): Found entity 1: letterE5 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterE5.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file letterf5.v
    Info (12023): Found entity 1: letterF5 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterF5.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file letterf5s.v
    Info (12023): Found entity 1: letterF5s File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterF5s.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file letterg5.v
    Info (12023): Found entity 1: letterG5 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterG5.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file letterg5s.v
    Info (12023): Found entity 1: letterG5s File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterG5s.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file letteru.v
    Info (12023): Found entity 1: letterU File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterU.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at VGA_display.v(206): created implicit net for "mifGs5" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 206
Info (12127): Elaborating entity "VGA_display" for the top level hierarchy
Warning (10034): Output port "LEDR[5..4]" at VGA_display.v(22) has no driver File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 22
Info (12128): Elaborating entity "down_Counter_60" for hierarchy "down_Counter_60:dcsix" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 47
Warning (10230): Verilog HDL assignment warning at VGA_display.v(676): truncated value with size 32 to match size of target (20) File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 676
Warning (10230): Verilog HDL assignment warning at VGA_display.v(678): truncated value with size 32 to match size of target (1) File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 678
Info (12128): Elaborating entity "down_Counter_point5" for hierarchy "down_Counter_point5:dc" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 48
Warning (10230): Verilog HDL assignment warning at VGA_display.v(659): truncated value with size 32 to match size of target (5) File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 659
Warning (10230): Verilog HDL assignment warning at VGA_display.v(662): truncated value with size 32 to match size of target (1) File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 662
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 55
Warning (10230): Verilog HDL assignment warning at VGA_display.v(434): truncated value with size 32 to match size of target (19) File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 434
Warning (10230): Verilog HDL assignment warning at VGA_display.v(443): truncated value with size 32 to match size of target (8) File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 443
Warning (10230): Verilog HDL assignment warning at VGA_display.v(446): truncated value with size 32 to match size of target (7) File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 446
Warning (10230): Verilog HDL assignment warning at VGA_display.v(464): truncated value with size 32 to match size of target (9) File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 464
Warning (10230): Verilog HDL assignment warning at VGA_display.v(469): truncated value with size 32 to match size of target (8) File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 469
Warning (10230): Verilog HDL assignment warning at VGA_display.v(475): truncated value with size 32 to match size of target (4) File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 475
Info (12128): Elaborating entity "letterA4" for hierarchy "datapath:d0|letterA4:A4" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 129
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|letterA4:A4|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA4.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:d0|letterA4:A4|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA4.v Line: 85
Info (12133): Instantiated megafunction "datapath:d0|letterA4:A4|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./lettermif/A4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_g3p1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_g3p1 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_g3p1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_g3p1" for hierarchy "datapath:d0|letterA4:A4|altsyncram:altsyncram_component|altsyncram_g3p1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "letterA4s" for hierarchy "datapath:d0|letterA4s:A4s" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 136
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|letterA4s:A4s|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA4s.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:d0|letterA4s:A4s|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA4s.v Line: 85
Info (12133): Instantiated megafunction "datapath:d0|letterA4s:A4s|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA4s.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./lettermif/A4S.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_37p1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_37p1 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_37p1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_37p1" for hierarchy "datapath:d0|letterA4s:A4s|altsyncram:altsyncram_component|altsyncram_37p1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "letterB5" for hierarchy "datapath:d0|letterB5:B5" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 143
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|letterB5:B5|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterB5.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:d0|letterB5:B5|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterB5.v Line: 85
Info (12133): Instantiated megafunction "datapath:d0|letterB5:B5|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterB5.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./lettermif/B5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_i3p1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_i3p1 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_i3p1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_i3p1" for hierarchy "datapath:d0|letterB5:B5|altsyncram:altsyncram_component|altsyncram_i3p1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "letterC5" for hierarchy "datapath:d0|letterC5:C5" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 150
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|letterC5:C5|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterC5.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:d0|letterC5:C5|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterC5.v Line: 85
Info (12133): Instantiated megafunction "datapath:d0|letterC5:C5|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterC5.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./lettermif/C5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_j3p1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_j3p1 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_j3p1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_j3p1" for hierarchy "datapath:d0|letterC5:C5|altsyncram:altsyncram_component|altsyncram_j3p1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "letterC5s" for hierarchy "datapath:d0|letterC5s:C5s" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 157
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|letterC5s:C5s|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterC5s.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:d0|letterC5s:C5s|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterC5s.v Line: 85
Info (12133): Instantiated megafunction "datapath:d0|letterC5s:C5s|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterC5s.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./lettermif/C5S.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_67p1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_67p1 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_67p1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_67p1" for hierarchy "datapath:d0|letterC5s:C5s|altsyncram:altsyncram_component|altsyncram_67p1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "letterD5" for hierarchy "datapath:d0|letterD5:D5" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 164
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|letterD5:D5|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterD5.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:d0|letterD5:D5|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterD5.v Line: 85
Info (12133): Instantiated megafunction "datapath:d0|letterD5:D5|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterD5.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./lettermif/D5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_k3p1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_k3p1 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_k3p1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_k3p1" for hierarchy "datapath:d0|letterD5:D5|altsyncram:altsyncram_component|altsyncram_k3p1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "letterD5s" for hierarchy "datapath:d0|letterD5s:D5s" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 171
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|letterD5s:D5s|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterD5s.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:d0|letterD5s:D5s|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterD5s.v Line: 85
Info (12133): Instantiated megafunction "datapath:d0|letterD5s:D5s|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterD5s.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./lettermif/D5S.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_77p1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_77p1 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_77p1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_77p1" for hierarchy "datapath:d0|letterD5s:D5s|altsyncram:altsyncram_component|altsyncram_77p1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "letterE5" for hierarchy "datapath:d0|letterE5:E5" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 178
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|letterE5:E5|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterE5.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:d0|letterE5:E5|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterE5.v Line: 85
Info (12133): Instantiated megafunction "datapath:d0|letterE5:E5|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterE5.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./lettermif/E5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_l3p1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_l3p1 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_l3p1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_l3p1" for hierarchy "datapath:d0|letterE5:E5|altsyncram:altsyncram_component|altsyncram_l3p1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "letterF5" for hierarchy "datapath:d0|letterF5:F5" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 185
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|letterF5:F5|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterF5.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:d0|letterF5:F5|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterF5.v Line: 85
Info (12133): Instantiated megafunction "datapath:d0|letterF5:F5|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterF5.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./lettermif/F5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_m3p1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_m3p1 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_m3p1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m3p1" for hierarchy "datapath:d0|letterF5:F5|altsyncram:altsyncram_component|altsyncram_m3p1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "letterF5s" for hierarchy "datapath:d0|letterF5s:F5s" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|letterF5s:F5s|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterF5s.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:d0|letterF5s:F5s|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterF5s.v Line: 85
Info (12133): Instantiated megafunction "datapath:d0|letterF5s:F5s|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterF5s.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./lettermif/F5S.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_97p1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_97p1 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_97p1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_97p1" for hierarchy "datapath:d0|letterF5s:F5s|altsyncram:altsyncram_component|altsyncram_97p1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "letterG5" for hierarchy "datapath:d0|letterG5:G5" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 199
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|letterG5:G5|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterG5.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:d0|letterG5:G5|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterG5.v Line: 85
Info (12133): Instantiated megafunction "datapath:d0|letterG5:G5|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterG5.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./lettermif/G5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_n3p1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_n3p1 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_n3p1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3p1" for hierarchy "datapath:d0|letterG5:G5|altsyncram:altsyncram_component|altsyncram_n3p1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "letterG5s" for hierarchy "datapath:d0|letterG5s:G5s" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 206
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|letterG5s:G5s|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterG5s.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:d0|letterG5s:G5s|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterG5s.v Line: 85
Info (12133): Instantiated megafunction "datapath:d0|letterG5s:G5s|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterG5s.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./lettermif/G5S.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_a7p1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_a7p1 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_a7p1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a7p1" for hierarchy "datapath:d0|letterG5s:G5s|altsyncram:altsyncram_component|altsyncram_a7p1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "letterA5" for hierarchy "datapath:d0|letterA5:A5" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 213
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|letterA5:A5|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA5.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:d0|letterA5:A5|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA5.v Line: 85
Info (12133): Instantiated megafunction "datapath:d0|letterA5:A5|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA5.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./lettermif/A5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_h3p1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_h3p1 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_h3p1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_h3p1" for hierarchy "datapath:d0|letterA5:A5|altsyncram:altsyncram_component|altsyncram_h3p1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "letterU" for hierarchy "datapath:d0|letterU:U" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 220
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|letterU:U|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterU.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:d0|letterU:U|altsyncram:altsyncram_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterU.v Line: 85
Info (12133): Instantiated megafunction "datapath:d0|letterU:U|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterU.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./lettermif/U.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_g2p1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_g2p1 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_g2p1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_g2p1" for hierarchy "datapath:d0|letterU:U|altsyncram:altsyncram_component|altsyncram_g2p1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "control" for hierarchy "control:c0" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 60
Warning (10270): Verilog HDL Case Statement warning at VGA_display.v(586): incomplete case statement has no default case item File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 586
Info (10264): Verilog HDL Case Statement information at VGA_display.v(586): all case item expressions in this case statement are onehot File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 586
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 80
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Warning (12125): Using design file db/altsyncram_c7m1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_c7m1 File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_c7m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_c7m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/black.mif -- setting all initial values to 0 File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file db/decode_nma.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_nma File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|decode_nma:decode2" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_c7m1.tdf Line: 46
Warning (12125): Using design file db/decode_g2a.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_g2a File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|decode_g2a:rden_decode_b" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_c7m1.tdf Line: 47
Warning (12125): Using design file db/mux_2hb.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_2hb File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/mux_2hb.tdf Line: 22
Info (12128): Elaborating entity "mux_2hb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|mux_2hb:mux3" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altsyncram_c7m1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Warning (12125): Using design file db/altpll_80u.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altpll_80u File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_adapter.v Line: 262
Warning (12241): 14 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 22
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 22
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 22
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 22
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 20
    Warning (15610): No output dependent on input pin "KEY[2]" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 20
    Warning (15610): No output dependent on input pin "KEY[3]" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 20
    Warning (15610): No output dependent on input pin "SW[4]" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 21
    Warning (15610): No output dependent on input pin "SW[5]" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 21
    Warning (15610): No output dependent on input pin "SW[6]" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 21
    Warning (15610): No output dependent on input pin "SW[7]" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 21
    Warning (15610): No output dependent on input pin "SW[8]" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 21
    Warning (15610): No output dependent on input pin "SW[9]" File: //SRVD/Homes$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v Line: 21
Info (21057): Implemented 394 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 281 logic cells
    Info (21064): Implemented 44 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 14 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 442 warnings
    Info: Peak virtual memory: 770 megabytes
    Info: Processing ended: Mon Nov 25 15:44:39 2019
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:00:36


