Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 09 Nov 2018 00:35:49 -0000
Received: from icoremail.net (unknown [209.85.215.180])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH0JuXORb9xdhAQ--.29317S3;
	Thu, 08 Nov 2018 23:55:28 +0800 (CST)
Received: from mail-pg1-f180.google.com (unknown [209.85.215.180])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwDnz0ttXORb9nsdAA--.5718S3;
	Thu, 08 Nov 2018 23:55:25 +0800 (CST)
Received: by mail-pg1-f180.google.com with SMTP id 32-v6so9035124pgu.2
        for <xuliker@zju.edu.cn>; Thu, 08 Nov 2018 07:55:25 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :subject:to:cc:references:from:message-id:date:user-agent
         :mime-version:in-reply-to:content-language:content-transfer-encoding
         :sender:precedence:list-id;
        bh=rnXv+YxLb+BOcJ3uwohmoo/b7ilO3Oi4xit+L9wmXhs=;
        b=fz3GC37NYO2KZKIeNEaAaiqT59pECubi7Hrjv20ztXFdNMYaFBJ1GrsXYBNF03j9le
         D3Rjy+JMI9VBmkkpjKqH8OveZGz0Wmf0ylq/ZsDVRlpvTgB9Mx1nBN8fB4jUm6pBk2X1
         aT64LoYqanCBu7V5bRUzo67a9JFv1VFVNH0eQ8v2VZ2slqQ9W5lGAI2pI8ySRu+YTlDh
         2E7rcY2SORqyXJ23GwP3jsUC6LeCaD8RMILp+Hd2+Cy8aS9jQkLv/KbcVUrSq7JcdODd
         bANnCsvN7XxZPfTFVtbcCrSwxr/5OUXscvb5VwB7KPhj4upb5+cDzr2O3x3Gse6yjxkO
         z9xA==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gKN9aZt6pVDGGDJ69d9D6aj9/FlZ6QELTMKS2SWWMo056T+Z7yC
	juSX4/7bdsaVckMsa5l7j/Lqt5G7rd2wsr+GdZ7WdRO0vGMs+dEi3g==
X-Received: by 2002:a62:ab05:: with SMTP id p5-v6mr5053076pff.211.1541692524952;
        Thu, 08 Nov 2018 07:55:24 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp360274pjt;
        Thu, 8 Nov 2018 07:55:24 -0800 (PST)
X-Google-Smtp-Source: AJdET5cz7J4labEF1UdUiJY6S1UN04V83Iq23/QLjXDlmNRan9SuWBi4jNy+cwua6sSHwrddRexN
X-Received: by 2002:a63:4706:: with SMTP id u6mr3967081pga.95.1541692524248;
        Thu, 08 Nov 2018 07:55:24 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1541692524; cv=none;
        d=google.com; s=arc-20160816;
        b=PHTaANOpDrI0t9Kc8/zjEGaHae9DCSN/mwIsyge0LbQccZaNfopJ8nTGiiSgFcH19G
         4GHCnEnvdU57lfItjFiAlbakY6B3go2aK7LnM0L4kE+JUF+rOZIWLHfgb5C0+45qB7Oq
         K7DQYXK+aQKg/DUyEv5a5iuZh4Yd8Avfcy/gdMRati3wrd/eo9X/MFwqO+Z8kSgxqiK6
         +5opMauJm7qsLlS7vACVPUtrRSs9SpekCuswys8NJlRZS9cvw/lbL4LW8t7SF1hrbnNi
         d9K7pVsKMkkaY3WPXuDW+1s7QdLKyzeMq03Gnk+cQcVsc7UxyGcHU7kA2et21OfDFiva
         YYnw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject;
        bh=rnXv+YxLb+BOcJ3uwohmoo/b7ilO3Oi4xit+L9wmXhs=;
        b=W5Rz6fmioQrjM8HKJ/eB9md4nJJpgmsCQDvaZJHlDjAWKrsoRMcw3dILthTyCKVvnt
         EF4cVWDnBBAdHIvElQnnnOF3H+PqSynIP9KRaTH4I3vFVgc4GoxZb2R10t6frVKBgqOE
         ec3Ejszm6osuASJlCHCQcTEOFkTKc3/QZs2DSUWTBZrdtRazAendJcSRmu/ZzKc3F0v+
         NBo6M0Mxu1QCh9lolJIhtJyQpq8f243aSQZvygabp4nh3lE5KR+kEq6TYlNzSbLXQJFW
         FNvPX3vRC58XWgSrNvryC405O9pKG0BLeE5FmBIFcHzeyBCPtyowvrOPaxk9mxzr3q8w
         iOag==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id l13-v6si5279925pls.222.2018.11.08.07.55.08;
        Thu, 08 Nov 2018 07:55:24 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727316AbeKIBao (ORCPT <rfc822;ankurbansal210989@gmail.com>
        + 99 others); Thu, 8 Nov 2018 20:30:44 -0500
Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:44162 "EHLO
        foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1726700AbeKIBao (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 8 Nov 2018 20:30:44 -0500
Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249])
        by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id C37D880D;
        Thu,  8 Nov 2018 07:54:36 -0800 (PST)
Received: from [10.1.196.75] (e110467-lin.cambridge.arm.com [10.1.196.75])
        by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 915EA3F5CF;
        Thu,  8 Nov 2018 07:54:33 -0800 (PST)
Subject: Re: [PATCH 13/36] dt-bindings: arm: Convert PMU binding to
 json-schema
To: Rob Herring <robh@kernel.org>, Will Deacon <will.deacon@arm.com>,
        Thomas Petazzoni <thomas.petazzoni@bootlin.com>
Cc: Mark Rutland <mark.rutland@arm.com>, devicetree@vger.kernel.org,
        Kumar Gala <kumar.gala@linaro.org>,
        Grant Likely <glikely@secretlab.ca>,
        Arnd Bergmann <arnd@arndb.de>, Tom Rini <trini@konsulko.com>,
        Frank Rowand <frowand.list@gmail.com>,
        Linus Walleij <linus.walleij@linaro.org>,
        Pantelis Antoniou <pantelis.antoniou@konsulko.com>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        Bjorn Andersson <bjorn.andersson@linaro.org>,
        Mark Brown <broonie@kernel.org>,
        Geert Uytterhoeven <geert@linux-m68k.org>,
        Jonathan Cameron <jic23@kernel.org>,
        Olof Johansson <olof@lixom.net>,
        linuxppc-dev <linuxppc-dev@lists.ozlabs.org>,
        "moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE" 
        <linux-arm-kernel@lists.infradead.org>
References: <20181005165848.3474-1-robh@kernel.org>
 <20181005165848.3474-14-robh@kernel.org> <20181009115713.GE6248@arm.com>
 <CAL_JsqJh08wZCyGxg7HMbtKjOJTZKMoQcNOB_hPuSfJKQQK8JA@mail.gmail.com>
From: Robin Murphy <robin.murphy@arm.com>
Message-ID: <08738708-1c38-fab7-eb34-694e5f4d4b7e@arm.com>
Date: Thu, 8 Nov 2018 15:54:31 +0000
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.2.1
MIME-Version: 1.0
In-Reply-To: <CAL_JsqJh08wZCyGxg7HMbtKjOJTZKMoQcNOB_hPuSfJKQQK8JA@mail.gmail.com>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: en-GB
Content-Transfer-Encoding: 8bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwDnz0ttXORb9nsdAA--.5718S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoW7uw1Dtr17WFWkuw13Aw1xuFg_yoW8Kr1UpF
	W7Ca1qkF48ZF4xG3s7t3W09rn0ywn3Gry5Krn3A348GF9rZF10qr1a9ry5uFyrGry8AF4j
	vF4Fk3W3u34UArJanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUm2b7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr4
	1l7I0Y6sxI4wCYjI0SjxkI62AI1cAE67vIY487MxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik2
	6cxK6xAEc7vF6xCjj44lc2xSY4AK6IIF6ryrMxkI7II2jI8vz4vEwIxGrwCYIxAIcVC0I7
	IYx2IY67AKxVW5JVW7JwCYIxAIcVC0I7IYx2IY6xkF7I0E14v26r4j6F4UMxvI42IY6I8E
	87Iv67AKxVW0oVCq3wCYIxAIcVC2z280aVCY1x0267AKxVW0oVCq3wCF04k20xvY0x0EwI
	xGrwCF04k20xvEw4C26cxK6c8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8
	JwC20s026c02F40E14v26r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1V
	AFwI0_GFv_WrylIxkGc2Ij64vIr41lIxAIcVCF04k26cxKx2IYs7xG6r4j6FyUYxBIdaVF
	xhVjvjDU0xZFpf9x07bpc_fUUUUU=

On 01/11/2018 19:32, Rob Herring wrote:
> On Tue, Oct 9, 2018 at 6:57 AM Will Deacon <will.deacon@arm.com> wrote:
>>
>> Hi Rob,
>>
>> On Fri, Oct 05, 2018 at 11:58:25AM -0500, Rob Herring wrote:
>>> Convert ARM PMU binding to DT schema format using json-schema.
>>>
>>> Cc: Will Deacon <will.deacon@arm.com>
>>> Cc: Mark Rutland <mark.rutland@arm.com>
>>> Cc: linux-arm-kernel@lists.infradead.org
>>> Cc: devicetree@vger.kernel.org
>>> Signed-off-by: Rob Herring <robh@kernel.org>
>>> ---
>>>   Documentation/devicetree/bindings/arm/pmu.txt | 70 --------------
>>>   .../devicetree/bindings/arm/pmu.yaml          | 96 +++++++++++++++++++
>>>   2 files changed, 96 insertions(+), 70 deletions(-)
>>>   delete mode 100644 Documentation/devicetree/bindings/arm/pmu.txt
>>>   create mode 100644 Documentation/devicetree/bindings/arm/pmu.yaml
>>
>> [...]
>>
>>> -- interrupts : 1 combined interrupt or 1 per core. If the interrupt is a per-cpu
>>> -               interrupt (PPI) then 1 interrupt should be specified.
>>
>> [...]
>>
>>> +  interrupts:
>>> +    oneOf:
>>> +      - maxItems: 1
>>> +      - minItems: 2
>>> +        maxItems: 8
>>> +        description: 1 interrupt per core.
>>> +
>>> +  interrupts-extended:
>>> +    $ref: '#/properties/interrupts'
>>
>> This seems like a semantic different between the two representations, or am
>> I missing something here? Specifically, both the introduction of
>> interrupts-extended and also dropping any mention of using a single per-cpu
>> interrupt (the single combined case is no longer support by Linux; not sure
>> if you want to keep it in the binding).
> 
> In regards to no support for the single combined interrupt, it looks
> like Marvell Armada SoCs at least (armada-375 is what I'm looking at)
> have only a single interrupt. Though the interrupt gets routed to MPIC
> which then has a GIC PPI. So it isn't supported or happens to work
> still since it is a PPI?

Well, the description of the MPIC in the Armada XP functional spec says:

"Interrupt sources ID0–ID28 are private events per CPU. Thus, each 
processor has a different set of events map interrupts ID0–ID28."

Odd grammar aside, that would seem to imply that <&mpic 3> is a per-cpu 
interrupt itself, thus AFAICS so long as it's cascaded to a GIC PPI and 
not an SPI then there's no issue there.

Robin.
