// Seed: 1699608003
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1[1] = 1;
  module_0(
      id_2, id_2
  ); id_4(
      .id_0(id_1), .id_1(1'b0), .id_2(id_2), .id_3((id_3 <= id_2)), .id_4(), .id_5(id_3 | 1)
  );
  wire id_5;
  integer id_6;
endmodule
