{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647605329928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647605329933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 13:08:49 2022 " "Processing started: Fri Mar 18 13:08:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647605329933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605329933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SHA1_Implementation -c SHA1_Implementation " "Command: quartus_map --read_settings_files=on --write_settings_files=off SHA1_Implementation -c SHA1_Implementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605329933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647605330655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647605330655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_engine_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_engine_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha1_engine_tb " "Found entity 1: sha1_engine_tb" {  } { { "sha1_engine_tb.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/sha1_engine_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/sha1_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/sha1_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base " "Found entity 1: SHA1_Base" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/SHA1_Base.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SHA1_Base/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SHA1_Base/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_irq_mapper " "Found entity 1: SHA1_Base_irq_mapper" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_irq_mapper.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0 " "Found entity 1: SHA1_Base_mm_interconnect_0" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SHA1_Base_mm_interconnect_0_avalon_st_adapter" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SHA1_Base_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_rsp_mux_001 " "Found entity 1: SHA1_Base_mm_interconnect_0_rsp_mux_001" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sha1_base/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338213 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_rsp_mux " "Found entity 1: SHA1_Base_mm_interconnect_0_rsp_mux" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_rsp_demux_002 " "Found entity 1: SHA1_Base_mm_interconnect_0_rsp_demux_002" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_rsp_demux " "Found entity 1: SHA1_Base_mm_interconnect_0_rsp_demux" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_cmd_mux_002 " "Found entity 1: SHA1_Base_mm_interconnect_0_cmd_mux_002" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_cmd_mux " "Found entity 1: SHA1_Base_mm_interconnect_0_cmd_mux" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_cmd_demux_001 " "Found entity 1: SHA1_Base_mm_interconnect_0_cmd_demux_001" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_cmd_demux " "Found entity 1: SHA1_Base_mm_interconnect_0_cmd_demux" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file sha1_base/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338237 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SHA1_Base/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SHA1_Base/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SHA1_Base_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at SHA1_Base_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_009.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647605338245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SHA1_Base_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at SHA1_Base_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_009.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647605338246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_router_009_default_decode " "Found entity 1: SHA1_Base_mm_interconnect_0_router_009_default_decode" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_009.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338247 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHA1_Base_mm_interconnect_0_router_009 " "Found entity 2: SHA1_Base_mm_interconnect_0_router_009" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_009.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SHA1_Base_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at SHA1_Base_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_004.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647605338249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SHA1_Base_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at SHA1_Base_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_004.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647605338249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_router_004_default_decode " "Found entity 1: SHA1_Base_mm_interconnect_0_router_004_default_decode" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_004.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338250 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHA1_Base_mm_interconnect_0_router_004 " "Found entity 2: SHA1_Base_mm_interconnect_0_router_004" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_004.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SHA1_Base_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at SHA1_Base_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647605338252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SHA1_Base_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at SHA1_Base_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647605338252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_router_002_default_decode " "Found entity 1: SHA1_Base_mm_interconnect_0_router_002_default_decode" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338253 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHA1_Base_mm_interconnect_0_router_002 " "Found entity 2: SHA1_Base_mm_interconnect_0_router_002" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SHA1_Base_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at SHA1_Base_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647605338255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SHA1_Base_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at SHA1_Base_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647605338255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_router_001_default_decode " "Found entity 1: SHA1_Base_mm_interconnect_0_router_001_default_decode" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338257 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHA1_Base_mm_interconnect_0_router_001 " "Found entity 2: SHA1_Base_mm_interconnect_0_router_001" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SHA1_Base_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at SHA1_Base_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647605338259 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SHA1_Base_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at SHA1_Base_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647605338259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_router_default_decode " "Found entity 1: SHA1_Base_mm_interconnect_0_router_default_decode" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338261 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHA1_Base_mm_interconnect_0_router " "Found entity 2: SHA1_Base_mm_interconnect_0_router" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_timer_core.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_timer_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_timer_core " "Found entity 1: SHA1_Base_timer_core" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_timer_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_timer_core.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_engine.sv 2 1 " "Found 2 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_engine.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine_definitions (SystemVerilog) (SHA1_Base) " "Found design unit 1: state_machine_definitions (SystemVerilog) (SHA1_Base)" {  } { { "SHA1_Base/synthesis/submodules/sha1_engine.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/sha1_engine.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338285 ""} { "Info" "ISGN_ENTITY_NAME" "1 sha1_engine " "Found entity 1: sha1_engine" {  } { { "SHA1_Base/synthesis/submodules/sha1_engine.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/sha1_engine.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_pio_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_pio_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_pio_pushbuttons " "Found entity 1: SHA1_Base_pio_pushbuttons" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_pio_pushbuttons.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_pio_pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_pio_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_pio_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_pio_leds " "Found entity 1: SHA1_Base_pio_leds" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_pio_leds.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_pio_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_onchip_mem " "Found entity 1: SHA1_Base_onchip_mem" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_onchip_mem.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_nios2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_nios2_cpu " "Found entity 1: SHA1_Base_nios2_cpu" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_nios2_cpu_cpu_ic_data_module " "Found entity 1: SHA1_Base_nios2_cpu_cpu_ic_data_module" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHA1_Base_nios2_cpu_cpu_ic_tag_module " "Found entity 2: SHA1_Base_nios2_cpu_cpu_ic_tag_module" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "3 SHA1_Base_nios2_cpu_cpu_bht_module " "Found entity 3: SHA1_Base_nios2_cpu_cpu_bht_module" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "4 SHA1_Base_nios2_cpu_cpu_register_bank_a_module " "Found entity 4: SHA1_Base_nios2_cpu_cpu_register_bank_a_module" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "5 SHA1_Base_nios2_cpu_cpu_register_bank_b_module " "Found entity 5: SHA1_Base_nios2_cpu_cpu_register_bank_b_module" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "6 SHA1_Base_nios2_cpu_cpu_dc_tag_module " "Found entity 6: SHA1_Base_nios2_cpu_cpu_dc_tag_module" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "7 SHA1_Base_nios2_cpu_cpu_dc_data_module " "Found entity 7: SHA1_Base_nios2_cpu_cpu_dc_data_module" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "8 SHA1_Base_nios2_cpu_cpu_dc_victim_module " "Found entity 8: SHA1_Base_nios2_cpu_cpu_dc_victim_module" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "9 SHA1_Base_nios2_cpu_cpu_nios2_oci_debug " "Found entity 9: SHA1_Base_nios2_cpu_cpu_nios2_oci_debug" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "10 SHA1_Base_nios2_cpu_cpu_nios2_oci_break " "Found entity 10: SHA1_Base_nios2_cpu_cpu_nios2_oci_break" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "11 SHA1_Base_nios2_cpu_cpu_nios2_oci_xbrk " "Found entity 11: SHA1_Base_nios2_cpu_cpu_nios2_oci_xbrk" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "12 SHA1_Base_nios2_cpu_cpu_nios2_oci_dbrk " "Found entity 12: SHA1_Base_nios2_cpu_cpu_nios2_oci_dbrk" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "13 SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace " "Found entity 13: SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "14 SHA1_Base_nios2_cpu_cpu_nios2_oci_td_mode " "Found entity 14: SHA1_Base_nios2_cpu_cpu_nios2_oci_td_mode" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "15 SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace " "Found entity 15: SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "16 SHA1_Base_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: SHA1_Base_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "17 SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "18 SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "19 SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo " "Found entity 19: SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "20 SHA1_Base_nios2_cpu_cpu_nios2_oci_pib " "Found entity 20: SHA1_Base_nios2_cpu_cpu_nios2_oci_pib" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "21 SHA1_Base_nios2_cpu_cpu_nios2_oci_im " "Found entity 21: SHA1_Base_nios2_cpu_cpu_nios2_oci_im" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "22 SHA1_Base_nios2_cpu_cpu_nios2_performance_monitors " "Found entity 22: SHA1_Base_nios2_cpu_cpu_nios2_performance_monitors" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "23 SHA1_Base_nios2_cpu_cpu_nios2_avalon_reg " "Found entity 23: SHA1_Base_nios2_cpu_cpu_nios2_avalon_reg" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "24 SHA1_Base_nios2_cpu_cpu_ociram_sp_ram_module " "Found entity 24: SHA1_Base_nios2_cpu_cpu_ociram_sp_ram_module" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "25 SHA1_Base_nios2_cpu_cpu_nios2_ocimem " "Found entity 25: SHA1_Base_nios2_cpu_cpu_nios2_ocimem" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "26 SHA1_Base_nios2_cpu_cpu_nios2_oci " "Found entity 26: SHA1_Base_nios2_cpu_cpu_nios2_oci" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""} { "Info" "ISGN_ENTITY_NAME" "27 SHA1_Base_nios2_cpu_cpu " "Found entity 27: SHA1_Base_nios2_cpu_cpu" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk " "Found entity 1: SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_nios2_cpu_cpu_debug_slave_tck " "Found entity 1: SHA1_Base_nios2_cpu_cpu_debug_slave_tck" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper " "Found entity 1: SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_nios2_cpu_cpu_mult_cell " "Found entity 1: SHA1_Base_nios2_cpu_cpu_mult_cell" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_mult_cell.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_nios2_cpu_cpu_test_bench " "Found entity 1: SHA1_Base_nios2_cpu_cpu_test_bench" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_test_bench.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_jtag_uart_core.v 5 5 " "Found 5 design units, including 5 entities, in source file sha1_base/synthesis/submodules/sha1_base_jtag_uart_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_jtag_uart_core_sim_scfifo_w " "Found entity 1: SHA1_Base_jtag_uart_core_sim_scfifo_w" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338874 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHA1_Base_jtag_uart_core_scfifo_w " "Found entity 2: SHA1_Base_jtag_uart_core_scfifo_w" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338874 ""} { "Info" "ISGN_ENTITY_NAME" "3 SHA1_Base_jtag_uart_core_sim_scfifo_r " "Found entity 3: SHA1_Base_jtag_uart_core_sim_scfifo_r" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338874 ""} { "Info" "ISGN_ENTITY_NAME" "4 SHA1_Base_jtag_uart_core_scfifo_r " "Found entity 4: SHA1_Base_jtag_uart_core_scfifo_r" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338874 ""} { "Info" "ISGN_ENTITY_NAME" "5 SHA1_Base_jtag_uart_core " "Found entity 5: SHA1_Base_jtag_uart_core" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_implementation.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_implementation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Implementation " "Found entity 1: SHA1_Implementation" {  } { { "SHA1_Implementation.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Implementation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_engine.sv 2 1 " "Found 2 design units, including 1 entities, in source file sha1_engine.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine_definitions (SystemVerilog) " "Found design unit 1: state_machine_definitions (SystemVerilog)" {  } { { "sha1_engine.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/sha1_engine.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338886 ""} { "Info" "ISGN_ENTITY_NAME" "1 sha1_engine " "Found entity 1: sha1_engine" {  } { { "sha1_engine.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/sha1_engine.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605338886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605338886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SHA1_Implementation " "Elaborating entity \"SHA1_Implementation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647605339020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base SHA1_Base:SHA1_Instance " "Elaborating entity \"SHA1_Base\" for hierarchy \"SHA1_Base:SHA1_Instance\"" {  } { { "SHA1_Implementation.sv" "SHA1_Instance" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Implementation.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605339031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_jtag_uart_core SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core " "Elaborating entity \"SHA1_Base_jtag_uart_core\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\"" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "jtag_uart_core" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/SHA1_Base.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605339052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_jtag_uart_core_scfifo_w SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w " "Elaborating entity \"SHA1_Base_jtag_uart_core_scfifo_w\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "the_SHA1_Base_jtag_uart_core_scfifo_w" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605339063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "wfifo" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605339222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605339228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605339228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605339228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605339228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605339228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605339228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605339228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605339228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605339228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605339228 ""}  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647605339228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605339266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605339266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605339269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605339286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605339286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605339289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605339305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605339305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605339309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605339347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605339347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605339352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605339393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605339393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605339397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605339438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605339438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605339442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_jtag_uart_core_scfifo_r SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_r:the_SHA1_Base_jtag_uart_core_scfifo_r " "Elaborating entity \"SHA1_Base_jtag_uart_core_scfifo_r\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_r:the_SHA1_Base_jtag_uart_core_scfifo_r\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "the_SHA1_Base_jtag_uart_core_scfifo_r" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605339462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|alt_jtag_atlantic:SHA1_Base_jtag_uart_core_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|alt_jtag_atlantic:SHA1_Base_jtag_uart_core_alt_jtag_atlantic\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "SHA1_Base_jtag_uart_core_alt_jtag_atlantic" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605339707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|alt_jtag_atlantic:SHA1_Base_jtag_uart_core_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|alt_jtag_atlantic:SHA1_Base_jtag_uart_core_alt_jtag_atlantic\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605339729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|alt_jtag_atlantic:SHA1_Base_jtag_uart_core_alt_jtag_atlantic " "Instantiated megafunction \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|alt_jtag_atlantic:SHA1_Base_jtag_uart_core_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605339729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605339729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605339729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605339729 ""}  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647605339729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|alt_jtag_atlantic:SHA1_Base_jtag_uart_core_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|alt_jtag_atlantic:SHA1_Base_jtag_uart_core_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605340126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|alt_jtag_atlantic:SHA1_Base_jtag_uart_core_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|alt_jtag_atlantic:SHA1_Base_jtag_uart_core_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605340237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu " "Elaborating entity \"SHA1_Base_nios2_cpu\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\"" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "nios2_cpu" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/SHA1_Base.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605340275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu.v" "cpu" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605340311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_test_bench SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_test_bench:the_SHA1_Base_nios2_cpu_cpu_test_bench " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_test_bench\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_test_bench:the_SHA1_Base_nios2_cpu_cpu_test_bench\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_test_bench" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605340605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_ic_data_module SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_data_module:SHA1_Base_nios2_cpu_cpu_ic_data " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_ic_data_module\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_data_module:SHA1_Base_nios2_cpu_cpu_ic_data\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "SHA1_Base_nios2_cpu_cpu_ic_data" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605340647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_data_module:SHA1_Base_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_data_module:SHA1_Base_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605340711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/altsyncram_2uc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605340770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605340770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_data_module:SHA1_Base_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_data_module:SHA1_Base_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605340773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_ic_tag_module SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_tag_module:SHA1_Base_nios2_cpu_cpu_ic_tag " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_ic_tag_module\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_tag_module:SHA1_Base_nios2_cpu_cpu_ic_tag\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "SHA1_Base_nios2_cpu_cpu_ic_tag" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605340820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_tag_module:SHA1_Base_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_tag_module:SHA1_Base_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605340835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rkc1 " "Found entity 1: altsyncram_rkc1" {  } { { "db/altsyncram_rkc1.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/altsyncram_rkc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605340885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605340885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rkc1 SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_tag_module:SHA1_Base_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rkc1:auto_generated " "Elaborating entity \"altsyncram_rkc1\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_tag_module:SHA1_Base_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605340888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_bht_module SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_bht_module:SHA1_Base_nios2_cpu_cpu_bht " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_bht_module\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_bht_module:SHA1_Base_nios2_cpu_cpu_bht\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "SHA1_Base_nios2_cpu_cpu_bht" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605340930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_bht_module:SHA1_Base_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_bht_module:SHA1_Base_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605340942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605340993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605340993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_bht_module:SHA1_Base_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_bht_module:SHA1_Base_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605340995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_register_bank_a_module SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_register_bank_a_module:SHA1_Base_nios2_cpu_cpu_register_bank_a " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_register_bank_a_module\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_register_bank_a_module:SHA1_Base_nios2_cpu_cpu_register_bank_a\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "SHA1_Base_nios2_cpu_cpu_register_bank_a" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605341035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_register_bank_a_module:SHA1_Base_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_register_bank_a_module:SHA1_Base_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605341049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605341102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605341102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_register_bank_a_module:SHA1_Base_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_register_bank_a_module:SHA1_Base_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605341104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_register_bank_b_module SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_register_bank_b_module:SHA1_Base_nios2_cpu_cpu_register_bank_b " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_register_bank_b_module\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_register_bank_b_module:SHA1_Base_nios2_cpu_cpu_register_bank_b\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "SHA1_Base_nios2_cpu_cpu_register_bank_b" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605341150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_mult_cell SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_mult_cell\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_mult_cell" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605341178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605341209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605341257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605341257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605341260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605341327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605341371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605341392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605341408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605341447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605341557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605341575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605341614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605341652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605341670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605341687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605341730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605342022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605342106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605342122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605342154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605342173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605342213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605342253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_dc_tag_module SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_tag_module:SHA1_Base_nios2_cpu_cpu_dc_tag " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_dc_tag_module\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_tag_module:SHA1_Base_nios2_cpu_cpu_dc_tag\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "SHA1_Base_nios2_cpu_cpu_dc_tag" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605343817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_tag_module:SHA1_Base_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_tag_module:SHA1_Base_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605343832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lqb1 " "Found entity 1: altsyncram_lqb1" {  } { { "db/altsyncram_lqb1.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/altsyncram_lqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605343884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605343884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lqb1 SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_tag_module:SHA1_Base_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lqb1:auto_generated " "Elaborating entity \"altsyncram_lqb1\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_tag_module:SHA1_Base_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lqb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605343887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_dc_data_module SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_data_module:SHA1_Base_nios2_cpu_cpu_dc_data " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_dc_data_module\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_data_module:SHA1_Base_nios2_cpu_cpu_dc_data\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "SHA1_Base_nios2_cpu_cpu_dc_data" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605343926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_data_module:SHA1_Base_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_data_module:SHA1_Base_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605343940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605343993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605343993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_data_module:SHA1_Base_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_data_module:SHA1_Base_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605343996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_dc_victim_module SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_victim_module:SHA1_Base_nios2_cpu_cpu_dc_victim " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_dc_victim_module\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_victim_module:SHA1_Base_nios2_cpu_cpu_dc_victim\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "SHA1_Base_nios2_cpu_cpu_dc_victim" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_victim_module:SHA1_Base_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_victim_module:SHA1_Base_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605344108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605344108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_victim_module:SHA1_Base_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_victim_module:SHA1_Base_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_debug SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_debug:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_debug\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_debug:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_debug\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_debug" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_debug:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_debug:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_break SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_break:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_break " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_break\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_break:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_break\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_break" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_xbrk SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_xbrk:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_xbrk:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_xbrk" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_dbrk SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_dbrk:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_dbrk:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_dbrk" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_td_mode SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace\|SHA1_Base_nios2_cpu_cpu_nios2_oci_td_mode:SHA1_Base_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace\|SHA1_Base_nios2_cpu_cpu_nios2_oci_td_mode:SHA1_Base_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "SHA1_Base_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo\|SHA1_Base_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo\|SHA1_Base_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_pib SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_pib:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_pib\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_pib:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_pib\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_pib" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_im SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_im:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_im " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_im\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_im:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_im\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_im" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_avalon_reg SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_avalon_reg:the_SHA1_Base_nios2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_avalon_reg:the_SHA1_Base_nios2_cpu_cpu_nios2_avalon_reg\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_avalon_reg" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_ocimem SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_ocimem:the_SHA1_Base_nios2_cpu_cpu_nios2_ocimem " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_ocimem\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_ocimem:the_SHA1_Base_nios2_cpu_cpu_nios2_ocimem\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_ocimem" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_ociram_sp_ram_module SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_ocimem:the_SHA1_Base_nios2_cpu_cpu_nios2_ocimem\|SHA1_Base_nios2_cpu_cpu_ociram_sp_ram_module:SHA1_Base_nios2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_ocimem:the_SHA1_Base_nios2_cpu_cpu_nios2_ocimem\|SHA1_Base_nios2_cpu_cpu_ociram_sp_ram_module:SHA1_Base_nios2_cpu_cpu_ociram_sp_ram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "SHA1_Base_nios2_cpu_cpu_ociram_sp_ram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_ocimem:the_SHA1_Base_nios2_cpu_cpu_nios2_ocimem\|SHA1_Base_nios2_cpu_cpu_ociram_sp_ram_module:SHA1_Base_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_ocimem:the_SHA1_Base_nios2_cpu_cpu_nios2_ocimem\|SHA1_Base_nios2_cpu_cpu_ociram_sp_ram_module:SHA1_Base_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605344896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605344896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_ocimem:the_SHA1_Base_nios2_cpu_cpu_nios2_ocimem\|SHA1_Base_nios2_cpu_cpu_ociram_sp_ram_module:SHA1_Base_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_ocimem:the_SHA1_Base_nios2_cpu_cpu_nios2_ocimem\|SHA1_Base_nios2_cpu_cpu_ociram_sp_ram_module:SHA1_Base_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_debug_slave_tck SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|SHA1_Base_nios2_cpu_cpu_debug_slave_tck:the_SHA1_Base_nios2_cpu_cpu_debug_slave_tck " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_debug_slave_tck\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|SHA1_Base_nios2_cpu_cpu_debug_slave_tck:the_SHA1_Base_nios2_cpu_cpu_debug_slave_tck\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper.v" "the_SHA1_Base_nios2_cpu_cpu_debug_slave_tck" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk:the_SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk:the_SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper.v" "the_SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605344970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SHA1_Base_nios2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SHA1_Base_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper.v" "SHA1_Base_nios2_cpu_cpu_debug_slave_phy" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SHA1_Base_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SHA1_Base_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SHA1_Base_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SHA1_Base_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SHA1_Base_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SHA1_Base_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_onchip_mem SHA1_Base:SHA1_Instance\|SHA1_Base_onchip_mem:onchip_mem " "Elaborating entity \"SHA1_Base_onchip_mem\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_onchip_mem:onchip_mem\"" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "onchip_mem" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/SHA1_Base.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SHA1_Base:SHA1_Instance\|SHA1_Base_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_onchip_mem.v" "the_altsyncram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_onchip_mem.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SHA1_Base:SHA1_Instance\|SHA1_Base_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SHA1_Base:SHA1_Instance\|SHA1_Base_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_onchip_mem.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_onchip_mem.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SHA1_Base:SHA1_Instance\|SHA1_Base_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"SHA1_Base:SHA1_Instance\|SHA1_Base_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 7500 " "Parameter \"maximum_depth\" = \"7500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 7500 " "Parameter \"numwords_a\" = \"7500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 7500 " "Parameter \"numwords_b\" = \"7500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605345095 ""}  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_onchip_mem.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_onchip_mem.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647605345095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cvu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cvu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cvu1 " "Found entity 1: altsyncram_cvu1" {  } { { "db/altsyncram_cvu1.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/altsyncram_cvu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605345142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605345142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cvu1 SHA1_Base:SHA1_Instance\|SHA1_Base_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_cvu1:auto_generated " "Elaborating entity \"altsyncram_cvu1\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_cvu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_pio_leds SHA1_Base:SHA1_Instance\|SHA1_Base_pio_leds:pio_leds " "Elaborating entity \"SHA1_Base_pio_leds\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_pio_leds:pio_leds\"" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "pio_leds" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/SHA1_Base.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_pio_pushbuttons SHA1_Base:SHA1_Instance\|SHA1_Base_pio_pushbuttons:pio_pushbuttons " "Elaborating entity \"SHA1_Base_pio_pushbuttons\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_pio_pushbuttons:pio_pushbuttons\"" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "pio_pushbuttons" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/SHA1_Base.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_engine SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0 " "Elaborating entity \"sha1_engine\" for hierarchy \"SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\"" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "sha1_engine_0" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/SHA1_Base.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345189 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_shift sha1_engine.sv(247) " "Verilog HDL or VHDL warning at sha1_engine.sv(247): object \"c_shift\" assigned a value but never read" {  } { { "SHA1_Base/synthesis/submodules/sha1_engine.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/sha1_engine.sv" 247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647605345190 "|SHA1_Implementation|SHA1_Base:SHA1_Instance|sha1_engine:sha1_engine_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message_digest 0 sha1_engine.sv(50) " "Net \"message_digest\" at sha1_engine.sv(50) has no driver or initial value, using a default initial value '0'" {  } { { "SHA1_Base/synthesis/submodules/sha1_engine.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/sha1_engine.sv" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647605345249 "|SHA1_Implementation|SHA1_Base:SHA1_Instance|sha1_engine:sha1_engine_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_timer_core SHA1_Base:SHA1_Instance\|SHA1_Base_timer_core:timer_core " "Elaborating entity \"SHA1_Base_timer_core\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_timer_core:timer_core\"" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "timer_core" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/SHA1_Base.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0 SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SHA1_Base_mm_interconnect_0\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "mm_interconnect_0" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/SHA1_Base.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "nios2_cpu_data_master_translator" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "nios2_cpu_instruction_master_translator" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_core_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_core_avalon_jtag_slave_translator\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "jtag_uart_core_avalon_jtag_slave_translator" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sha1_engine_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sha1_engine_0_avalon_slave_0_translator\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "sha1_engine_0_avalon_slave_0_translator" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "nios2_cpu_debug_mem_slave_translator" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_core_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_core_s1_translator\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "timer_core_s1_translator" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_leds_s1_translator\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "pio_leds_s1_translator" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "nios2_cpu_data_master_agent" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "nios2_cpu_instruction_master_agent" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_core_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_core_avalon_jtag_slave_agent\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "jtag_uart_core_avalon_jtag_slave_agent" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 1502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_core_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_core_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_core_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_core_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "jtag_uart_core_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 1543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_router SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router:router " "Elaborating entity \"SHA1_Base_mm_interconnect_0_router\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router:router\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "router" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_router_default_decode SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router:router\|SHA1_Base_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SHA1_Base_mm_interconnect_0_router_default_decode\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router:router\|SHA1_Base_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_router_001 SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"SHA1_Base_mm_interconnect_0_router_001\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_001:router_001\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "router_001" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_router_001_default_decode SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_001:router_001\|SHA1_Base_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"SHA1_Base_mm_interconnect_0_router_001_default_decode\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_001:router_001\|SHA1_Base_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_router_002 SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SHA1_Base_mm_interconnect_0_router_002\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_002:router_002\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "router_002" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_router_002_default_decode SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_002:router_002\|SHA1_Base_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SHA1_Base_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_002:router_002\|SHA1_Base_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_router_004 SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"SHA1_Base_mm_interconnect_0_router_004\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_004:router_004\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "router_004" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_router_004_default_decode SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_004:router_004\|SHA1_Base_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"SHA1_Base_mm_interconnect_0_router_004_default_decode\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_004:router_004\|SHA1_Base_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_router_009 SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"SHA1_Base_mm_interconnect_0_router_009\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_009:router_009\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "router_009" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_router_009_default_decode SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_009:router_009\|SHA1_Base_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"SHA1_Base_mm_interconnect_0_router_009_default_decode\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_009:router_009\|SHA1_Base_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "nios2_cpu_data_master_limiter" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_cmd_demux SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SHA1_Base_mm_interconnect_0_cmd_demux\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "cmd_demux" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_cmd_demux_001 SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"SHA1_Base_mm_interconnect_0_cmd_demux_001\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_cmd_mux SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SHA1_Base_mm_interconnect_0_cmd_mux\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "cmd_mux" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_cmd_mux_002 SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"SHA1_Base_mm_interconnect_0_cmd_mux_002\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_rsp_demux SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SHA1_Base_mm_interconnect_0_rsp_demux\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "rsp_demux" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_rsp_demux_002 SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"SHA1_Base_mm_interconnect_0_rsp_demux_002\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_rsp_mux SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SHA1_Base_mm_interconnect_0_rsp_mux\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "rsp_mux" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 3091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_rsp_mux_001 SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"SHA1_Base_mm_interconnect_0_rsp_mux_001\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 3114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_avalon_st_adapter SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SHA1_Base_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 3143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SHA1_Base_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SHA1_Base_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SHA1_Base_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605345994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_irq_mapper SHA1_Base:SHA1_Instance\|SHA1_Base_irq_mapper:irq_mapper " "Elaborating entity \"SHA1_Base_irq_mapper\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_irq_mapper:irq_mapper\"" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "irq_mapper" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/SHA1_Base.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605346033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SHA1_Base:SHA1_Instance\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SHA1_Base:SHA1_Instance\|altera_reset_controller:rst_controller\"" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "rst_controller" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/SHA1_Base.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605346040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SHA1_Base:SHA1_Instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SHA1_Base:SHA1_Instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SHA1_Base/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605346049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SHA1_Base:SHA1_Instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SHA1_Base:SHA1_Instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SHA1_Base/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605346055 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1647605346779 "|SHA1_Implementation|SHA1_Base:SHA1_Instance|SHA1_Base_nios2_cpu:nios2_cpu|SHA1_Base_nios2_cpu_cpu:cpu|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci|SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1647605347323 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.03.18.13:09:10 Progress: Loading slde0774010/alt_sld_fab_wrapper_hw.tcl " "2022.03.18.13:09:10 Progress: Loading slde0774010/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605350324 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605352349 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605352507 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605354845 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605354921 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605355007 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605355107 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605355112 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605355113 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1647605355801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0774010/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0774010/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde0774010/alt_sld_fab.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/ip/slde0774010/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605355988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605355988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605356073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605356073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605356080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605356080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605356137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605356137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605356210 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605356210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605356210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605356275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605356275 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1647605357758 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1647605357758 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647605359365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647605359365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647605359365 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1647605359365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605359433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605359433 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647605359433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605359475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605359475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605359507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605359507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605359507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605359507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605359507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605359507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605359507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605359507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605359507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647605359507 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647605359507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647605359552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605359552 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1647605360210 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1647605360210 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1647605360238 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1647605360238 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1647605360238 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1647605360239 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1647605360239 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1647605360251 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 7658 -1 0 } } { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 398 -1 0 } } { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 4045 -1 0 } } { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 5910 -1 0 } } { "SHA1_Base/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SHA1_Base/synthesis/submodules/SHA1_Base_timer_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_timer_core.v" 179 -1 0 } } { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 5829 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1647605360374 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1647605360374 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605361653 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647605363459 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605363638 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/output_files/SHA1_Implementation.map.smsg " "Generated suppressed messages file C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/output_files/SHA1_Implementation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605364292 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647605366816 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647605366816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4374 " "Implemented 4374 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647605367124 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647605367124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4090 " "Implemented 4090 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647605367124 ""} { "Info" "ICUT_CUT_TM_RAMS" "261 " "Implemented 261 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1647605367124 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1647605367124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647605367124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647605367167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 13:09:27 2022 " "Processing ended: Fri Mar 18 13:09:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647605367167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647605367167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647605367167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647605367167 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1647605368325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647605368329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 13:09:27 2022 " "Processing started: Fri Mar 18 13:09:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647605368329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1647605368329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SHA1_Implementation -c SHA1_Implementation " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SHA1_Implementation -c SHA1_Implementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1647605368330 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1647605368440 ""}
{ "Info" "0" "" "Project  = SHA1_Implementation" {  } {  } 0 0 "Project  = SHA1_Implementation" 0 0 "Fitter" 0 0 1647605368440 ""}
{ "Info" "0" "" "Revision = SHA1_Implementation" {  } {  } 0 0 "Revision = SHA1_Implementation" 0 0 "Fitter" 0 0 1647605368440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1647605368567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1647605368567 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SHA1_Implementation 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"SHA1_Implementation\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1647605368597 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647605368623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647605368623 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1647605368812 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1647605368818 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1647605369174 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/tools/common/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/tools/common/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 13582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647605369181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/tools/common/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/tools/common/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 13584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647605369181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/tools/common/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/tools/common/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 13586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647605369181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/tools/common/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/tools/common/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 13588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647605369181 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1647605369181 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1647605369182 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1647605369182 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1647605369182 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1647605369182 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1647605369184 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1647605369488 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647605370214 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1647605370214 ""}
{ "Info" "ISTA_SDC_FOUND" "SHA1_Base/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SHA1_Base/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1647605370265 ""}
{ "Info" "ISTA_SDC_FOUND" "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.sdc " "Reading SDC File: 'SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1647605370272 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|state_1_ clk " "Register SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|state_1_ is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647605370306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1647605370306 "|SHA1_Implementation|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647605370306 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1647605370306 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647605370354 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647605370354 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647605370354 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1647605370354 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1647605370354 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647605370354 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647605370354 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647605370354 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1647605370354 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647605370679 ""}  } { { "SHA1_Implementation.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Implementation.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 13569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647605370679 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647605370679 ""}  } { { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 12791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647605370679 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647605370679 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 13037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647605370679 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1647605370679 ""}  } { { "pzdyqx.vhd" "" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/tools/common/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/tools/common/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 12876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647605370679 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647605370679 ""}  } { { "pzdyqx.vhd" "" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 0 0 } } { "c:/tools/common/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/tools/common/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 12898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647605370679 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647605370680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_debug:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_debug:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/tools/common/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/tools/common/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_debug:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 1556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647605370680 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1647605370680 ""}  } { { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 4709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647605370680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SHA1_Base:SHA1_Instance\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node SHA1_Base:SHA1_Instance\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647605370680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|state_1_ " "Destination node SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|state_1_" {  } { { "SHA1_Base/synthesis/submodules/sha1_engine.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/sha1_engine.sv" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647605370680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|state_0_ " "Destination node SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|state_0_" {  } { { "SHA1_Base/synthesis/submodules/sha1_engine.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/sha1_engine.sv" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647605370680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|block_ctrl_1_ " "Destination node SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|block_ctrl_1_" {  } { { "SHA1_Base/synthesis/submodules/sha1_engine.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/sha1_engine.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647605370680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|block_ctrl_0_ " "Destination node SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|block_ctrl_0_" {  } { { "SHA1_Base/synthesis/submodules/sha1_engine.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/sha1_engine.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 1060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647605370680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|control_register\[0\] " "Destination node SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|control_register\[0\]" {  } { { "SHA1_Base/synthesis/submodules/sha1_engine.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/sha1_engine.sv" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647605370680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 4709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647605370680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SHA1_Base:SHA1_Instance\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node SHA1_Base:SHA1_Instance\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "SHA1_Base/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 5306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647605370680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|state_counter\[4\]~15 " "Destination node SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|state_counter\[4\]~15" {  } { { "SHA1_Base/synthesis/submodules/sha1_engine.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/sha1_engine.sv" 128 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 5377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647605370680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|status_register\[0\]~1 " "Destination node SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|status_register\[0\]~1" {  } { { "SHA1_Base/synthesis/submodules/sha1_engine.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/sha1_engine.sv" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 7489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647605370680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|control_register\[16\]~5 " "Destination node SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|control_register\[16\]~5" {  } { { "SHA1_Base/synthesis/submodules/sha1_engine.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/sha1_engine.sv" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 7500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647605370680 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1647605370680 ""}  } { { "SHA1_Base/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/SHA1_Base/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647605370680 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1647605371307 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1647605371312 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1647605371313 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1647605371319 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1647605371328 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1647605371338 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1647605371448 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1647605371453 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1647605371453 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1647605371453 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1647605371453 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1647605371453 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647605371821 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1647605371829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1647605373278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647605373929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1647605373985 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1647605374901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647605374901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1647605375756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1647605377662 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1647605377662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1647605378164 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1647605378164 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1647605378164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647605378166 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1647605378397 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1647605378428 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1647605378428 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1647605380210 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1647605380212 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1647605380212 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1647605382022 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647605382834 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/output_files/SHA1_Implementation.fit.smsg " "Generated suppressed messages file C:/Jason/EIT/Semester_01/04_FSOC/SHA-1_Project/output_files/SHA1_Implementation.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1647605383551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5710 " "Peak virtual memory: 5710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647605384552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 13:09:44 2022 " "Processing ended: Fri Mar 18 13:09:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647605384552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647605384552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647605384552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1647605384552 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1647605385513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647605385518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 13:09:45 2022 " "Processing started: Fri Mar 18 13:09:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647605385518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1647605385518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SHA1_Implementation -c SHA1_Implementation " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SHA1_Implementation -c SHA1_Implementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1647605385518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1647605385899 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1647605387650 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1647605387733 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1647605387774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647605388003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 13:09:48 2022 " "Processing ended: Fri Mar 18 13:09:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647605388003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647605388003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647605388003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1647605388003 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1647605388617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1647605389116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647605389121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 13:09:48 2022 " "Processing started: Fri Mar 18 13:09:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647605389121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1647605389121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SHA1_Implementation -c SHA1_Implementation " "Command: quartus_sta SHA1_Implementation -c SHA1_Implementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1647605389121 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1647605389235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1647605389749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1647605389749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647605389775 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647605389775 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647605390170 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1647605390170 ""}
{ "Info" "ISTA_SDC_FOUND" "SHA1_Base/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SHA1_Base/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1647605390218 ""}
{ "Info" "ISTA_SDC_FOUND" "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.sdc " "Reading SDC File: 'SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1647605390227 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|state_1_ clk " "Register SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|state_1_ is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647605390250 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647605390250 "|SHA1_Implementation|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647605390251 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1647605390251 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647605390278 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647605390278 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647605390278 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1647605390278 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1647605390279 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1647605390289 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1647605390294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.462 " "Worst-case setup slack is 43.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605390297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605390297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.462               0.000 altera_reserved_tck  " "   43.462               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605390297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647605390297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605390300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605390300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 altera_reserved_tck  " "    0.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605390300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647605390300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.129 " "Worst-case recovery slack is 48.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605390302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605390302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.129               0.000 altera_reserved_tck  " "   48.129               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605390302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647605390302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.252 " "Worst-case removal slack is 1.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605390304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605390304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.252               0.000 altera_reserved_tck  " "    1.252               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605390304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647605390304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.563 " "Worst-case minimum pulse width slack is 49.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605390306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605390306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.563               0.000 altera_reserved_tck  " "   49.563               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605390306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647605390306 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605390320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605390320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605390320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605390320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605390320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.159 ns " "Worst Case Available Settling Time: 197.159 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605390320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605390320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605390320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605390320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605390320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605390320 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647605390320 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647605390323 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1647605390344 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1647605390344 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1647605392374 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|state_1_ clk " "Register SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|state_1_ is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647605392585 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647605392585 "|SHA1_Implementation|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647605392586 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1647605392586 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647605392589 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647605392589 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647605392589 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1647605392589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.085 " "Worst-case setup slack is 44.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.085               0.000 altera_reserved_tck  " "   44.085               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647605392600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.293 " "Worst-case hold slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 altera_reserved_tck  " "    0.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647605392604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.298 " "Worst-case recovery slack is 48.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.298               0.000 altera_reserved_tck  " "   48.298               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647605392607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.158 " "Worst-case removal slack is 1.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.158               0.000 altera_reserved_tck  " "    1.158               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647605392610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.597 " "Worst-case minimum pulse width slack is 49.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.597               0.000 altera_reserved_tck  " "   49.597               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647605392612 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392629 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392629 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392629 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392629 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392629 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.410 ns " "Worst Case Available Settling Time: 197.410 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392629 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392629 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392629 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392629 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392629 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392629 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647605392629 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647605392633 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|state_1_ clk " "Register SHA1_Base:SHA1_Instance\|sha1_engine:sha1_engine_0\|state_1_ is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647605392836 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647605392836 "|SHA1_Implementation|clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1647605392837 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1647605392837 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647605392842 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647605392842 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647605392842 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1647605392842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.993 " "Worst-case setup slack is 46.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.993               0.000 altera_reserved_tck  " "   46.993               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647605392847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647605392851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.325 " "Worst-case recovery slack is 49.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.325               0.000 altera_reserved_tck  " "   49.325               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647605392854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 altera_reserved_tck  " "    0.590               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647605392856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.414 " "Worst-case minimum pulse width slack is 49.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.414               0.000 altera_reserved_tck  " "   49.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647605392858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647605392858 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392874 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392874 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392874 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392874 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392874 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.672 ns " "Worst Case Available Settling Time: 198.672 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392874 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392874 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392874 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392874 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392874 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647605392874 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647605392874 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647605393492 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647605393493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647605393537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 13:09:53 2022 " "Processing ended: Fri Mar 18 13:09:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647605393537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647605393537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647605393537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1647605393537 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus Prime Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1647605394221 ""}
