/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 280 160)
	(text "cpu_controller" (rect 5 0 60 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "mem_write" (rect 0 0 44 12)(font "Arial" ))
		(text "mem_write" (rect 21 43 65 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "start_node[4..0]" (rect 0 0 63 12)(font "Arial" ))
		(text "start_node[4..0]" (rect 21 59 84 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "end_node[4..0]" (rect 0 0 60 12)(font "Arial" ))
		(text "end_node[4..0]" (rect 21 75 81 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "riscv_rd_data[31..0]" (rect 0 0 80 12)(font "Arial" ))
		(text "riscv_rd_data[31..0]" (rect 21 91 101 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "riscv_rd_addr[31..0]" (rect 0 0 81 12)(font "Arial" ))
		(text "riscv_rd_addr[31..0]" (rect 21 107 102 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 264 32)
		(output)
		(text "reset" (rect 0 0 20 12)(font "Arial" ))
		(text "reset" (rect 223 27 243 39)(font "Arial" ))
		(line (pt 264 32)(pt 248 32)(line_width 1))
	)
	(port
		(pt 264 48)
		(output)
		(text "ext_mem_wrt" (rect 0 0 56 12)(font "Arial" ))
		(text "ext_mem_wrt" (rect 187 43 243 55)(font "Arial" ))
		(line (pt 264 48)(pt 248 48)(line_width 1))
	)
	(port
		(pt 264 64)
		(output)
		(text "ext_wrt_data[31..0]" (rect 0 0 75 12)(font "Arial" ))
		(text "ext_wrt_data[31..0]" (rect 168 59 243 71)(font "Arial" ))
		(line (pt 264 64)(pt 248 64)(line_width 3))
	)
	(port
		(pt 264 80)
		(output)
		(text "ext_data_addr[31..0]" (rect 0 0 81 12)(font "Arial" ))
		(text "ext_data_addr[31..0]" (rect 162 75 243 87)(font "Arial" ))
		(line (pt 264 80)(pt 248 80)(line_width 3))
	)
	(port
		(pt 264 96)
		(output)
		(text "node_values[59..0]" (rect 0 0 75 12)(font "Arial" ))
		(text "node_values[59..0]" (rect 168 91 243 103)(font "Arial" ))
		(line (pt 264 96)(pt 248 96)(line_width 3))
	)
	(port
		(pt 264 112)
		(output)
		(text "path_length[3..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "path_length[3..0]" (rect 179 107 243 119)(font "Arial" ))
		(line (pt 264 112)(pt 248 112)(line_width 3))
	)
	(parameter
		"WRITE_MEM"
		"00"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"READ_MEM"
		"01"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"IDLE"
		"10"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(drawing
		(rectangle (rect 16 16 248 128)(line_width 1))
	)
	(annotation_block (parameter)(rect 280 -64 380 16))
)
