{"sha": "0c0ab0f1e8936341273663940ea12f84b0a109ad", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MGMwYWIwZjFlODkzNjM0MTI3MzY2Mzk0MGVhMTJmODRiMGExMDlhZA==", "commit": {"author": {"name": "Olivier Hainque", "email": "hainque@act-europe.fr", "date": "2004-03-23T21:54:36Z"}, "committer": {"name": "Olivier Hainque", "email": "hainque@gcc.gnu.org", "date": "2004-03-23T21:54:36Z"}, "message": "optabs.c (expand_binop): When synthesizing double word rotates from single word shifts...\n\n        * optabs.c (expand_binop): When synthesizing double word rotates\n        from single word shifts, use a new register target if the provided\n        target is not a REG already.\n\nFrom-SVN: r79875", "tree": {"sha": "9e138ca5957f7bc7e59eeabd4f1cce25b81c4ebd", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/9e138ca5957f7bc7e59eeabd4f1cce25b81c4ebd"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/0c0ab0f1e8936341273663940ea12f84b0a109ad", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0c0ab0f1e8936341273663940ea12f84b0a109ad", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0c0ab0f1e8936341273663940ea12f84b0a109ad", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0c0ab0f1e8936341273663940ea12f84b0a109ad/comments", "author": null, "committer": null, "parents": [{"sha": "22421b79c8da16dd6dccb2232c1da6096590e525", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/22421b79c8da16dd6dccb2232c1da6096590e525", "html_url": "https://github.com/Rust-GCC/gccrs/commit/22421b79c8da16dd6dccb2232c1da6096590e525"}], "stats": {"total": 14, "additions": 12, "deletions": 2}, "files": [{"sha": "9b4f247b89f1e0e2b852e3e80509b325184fa861", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0c0ab0f1e8936341273663940ea12f84b0a109ad/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0c0ab0f1e8936341273663940ea12f84b0a109ad/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=0c0ab0f1e8936341273663940ea12f84b0a109ad", "patch": "@@ -1,3 +1,9 @@\n+2004-03-23  Olivier Hainque  <hainque@act-europe.fr>\n+\n+        * optabs.c (expand_binop): When synthesizing double word rotates\n+        from single word shifts, use a new register target if the provided\n+        target is not a REG already.\n+\n 2004-03-23  Richard Kenner  <kenner@vlsi1.ultra.nyu.edu>\n \n \t* alias.c (get_alias_set): Add support for TYPE_REF_CAN_ALIAS_ALL."}, {"sha": "0dfc093a7c14e2fa540f0e4289d809ed01e5d8da", "filename": "gcc/optabs.c", "status": "modified", "additions": 6, "deletions": 2, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0c0ab0f1e8936341273663940ea12f84b0a109ad/gcc%2Foptabs.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0c0ab0f1e8936341273663940ea12f84b0a109ad/gcc%2Foptabs.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Foptabs.c?ref=0c0ab0f1e8936341273663940ea12f84b0a109ad", "patch": "@@ -1087,8 +1087,12 @@ expand_binop (enum machine_mode mode, optab binoptab, rtx op0, rtx op1,\n       int shift_count, left_shift, outof_word;\n \n       /* If TARGET is the same as one of the operands, the REG_EQUAL note\n-\t won't be accurate, so use a new target.  */\n-      if (target == 0 || target == op0 || target == op1)\n+\t won't be accurate, so use a new target. Do this also if target is not\n+\t a REG, first because having a register instead may open optimization\n+\t oportunities, and second because if target and op0 happen to be MEMs\n+\t designating the same location, we would risk clobbering it too early\n+\t in the code sequence we generate below.  */\n+      if (target == 0 || target == op0 || target == op1 || ! REG_P (target))\n \ttarget = gen_reg_rtx (mode);\n \n       start_sequence ();"}]}