From 981191fe4cf752872b344d56cfd22829c0453d17 Mon Sep 17 00:00:00 2001
From: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
Date: Mon, 9 Jan 2023 15:43:25 +0800
Subject: [PATCH 42/48] configs: arm64: imx93: add rtos header file

Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
---
 configs/arm64/imx93-rtos.h | 101 +++++++++++++++++++++++++++++++++++++
 1 file changed, 101 insertions(+)
 create mode 100644 configs/arm64/imx93-rtos.h

diff --git a/configs/arm64/imx93-rtos.h b/configs/arm64/imx93-rtos.h
new file mode 100644
index 00000000..d4d1ef92
--- /dev/null
+++ b/configs/arm64/imx93-rtos.h
@@ -0,0 +1,101 @@
+/*
+ * i.MX93 target - common RTOS config
+ *
+ * Copyright 2023 NXP
+ *
+ * This work is licensed under the terms of the GNU GPL, version 2.  See
+ * the COPYING file in the top-level directory.
+ *
+ */
+
+#define RTOS_INMATE_BASE		(0xd0000000)
+
+typedef enum IRQn {
+  /* Device specific interrupts */
+  LPUART2_IRQn                 = 52,               /**< Low Power UART 2 */
+} IRQn_Type;
+
+#define RTOS_COMMON_MEMORY_REGIONS \
+	MEM_REGION_ROS( 0xfd9f0000, 0xfd9f0000, KB(4)),  /* IVSHMEM */              \
+	MEM_REGION_RWS( 0xfd9f1000, 0xfd9f1000, KB(36)), /* IVSHMEM */              \
+	MEM_REGION_ROS( 0xfd9fa000, 0xfd9fa000, KB(8)),  /* IVSHMEM */              \
+	MEM_REGION_RWS( 0xfd9fc000, 0xfd9fc000, KB(8)),  /* IVSHMEM */              \
+	MEM_REGION_ROS( 0xfd9fe000, 0xfd9fe000, KB(8)),  /* IVSHMEM */              \
+	/* IVSHMEM regions should always be kept on top so PCI_IVS doesn't change */\
+	MMIO_REGION_RWS(0x443c0000, 0x443c0000, KB(64)), /* IOMUXC */               \
+	MMIO_REGION_RWS(0x44450000, 0x44450000, KB(64)), /* CCM */                  \
+	MMIO_REGION_ROS(0x44480000, 0x44480000, KB(64)), /* ANA_PLL */              \
+	MMIO_REGION_RW( 0x44390000, 0x44390000, KB(64))  /* LPUART2 */
+
+#define RTOS_MEMRAM_MEMORY_REGIONS \
+	MEM_REGION_RWXL(0xd0000000, 0xd0000000, MB(16)), /* RAM */    \
+	MEM_REGION_RWX( 0x20480000, 0x20480000, KB(640)) /* OCRAM */
+
+/* GIC */
+#define CONFIG_RTOS_IRQCHIPS_ADDR	(0x48000000)
+
+/* interrupts 32..63 */
+#define RTOS_COMMON_IRQCHIP0_BITMAP1 \
+	IRQnMAP(LPUART2_IRQn)
+
+#define RTOS_AUDIO_IRQCHIP0_BITMAP1 \
+	0
+#define RTOS_AVB_IRQCHIP0_BITMAP1 \
+	RTOS_AUDIO_IRQCHIP0_BITMAP1
+#define RTOS_INDUS_IRQCHIP0_BITMAP1 \
+	0
+
+/* interrupts 64..95 */
+#define RTOS_COMMON_IRQCHIP0_BITMAP2 \
+	0
+
+#define RTOS_AUDIO_IRQCHIP0_BITMAP2 \
+	0
+#define RTOS_AVB_IRQCHIP0_BITMAP2 \
+	RTOS_AUDIO_IRQCHIP0_BITMAP2
+#define RTOS_INDUS_IRQCHIP0_BITMAP2 \
+	0
+
+/* interrupts 96..127 */
+#define RTOS_COMMON_IRQCHIP0_BITMAP3 \
+	0
+
+#define RTOS_AUDIO_IRQCHIP0_BITMAP3 \
+	0
+#define RTOS_AVB_IRQCHIP0_BITMAP3 \
+	RTOS_AUDIO_IRQCHIP0_BITMAP3
+#define RTOS_INDUS_IRQCHIP0_BITMAP3 \
+	0
+
+/* interrupts 128..159 */
+#define RTOS_COMMON_IRQCHIP0_BITMAP4 \
+	0
+
+#define RTOS_AUDIO_IRQCHIP0_BITMAP4 \
+	0
+#define RTOS_AVB_IRQCHIP0_BITMAP4 \
+		RTOS_AUDIO_IRQCHIP0_BITMAP4
+#define RTOS_INDUS_IRQCHIP0_BITMAP4 \
+	0
+
+/* interrupts 160..191 */
+#define RTOS_AUDIO_IRQCHIP1_BITMAP1 \
+	0
+#define RTOS_AVB_IRQCHIP1_BITMAP1 \
+	RTOS_AUDIO_IRQCHIP1_BITMAP1 | \
+	0
+#define RTOS_INDUS_IRQCHIP1_BITMAP1 \
+	0
+
+/* interrupts 192..223 */
+#define RTOS_AUDIO_IRQCHIP1_BITMAP2 \
+	0
+#define RTOS_AVB_IRQCHIP1_BITMAP2 \
+	RTOS_AUDIO_IRQCHIP1_BITMAP2 | \
+	0
+#define RTOS_INDUS_IRQCHIP1_BITMAP2 \
+	0
+
+/* IVSHMEM PCI */
+#define	RTOS_COMMON_PCI_IVSHMEM \
+	PCI_IVSHMEM_UNDEFINED(0, 0, 0, 1, 3)
-- 
2.34.1

