# Main Project Directory

This is the main project directory and contains the following three folders
  - Source folder (src): This folder contains all source system verilog files
  - Simulation folder (sim): This folder contains all files related to simulation and testing, for e.g., test benches, waveforms and simulation scripts
  - Synthesis folder (syn): This folder contains all files related to synthesis, for e.g., synthesis projects, scripts and reports
