<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="38" Path="/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="a2bcd7baa22a42e6acd68c1340fee27d"/>
    <Option Name="Part" Val="xc7a35tcsg324-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="SourceMgmtMode" Val="DisplayOnly"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx"/>
    <Option Name="DSANumComputeUnits" Val="60"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="25"/>
    <Option Name="WTModelSimExportSim" Val="25"/>
    <Option Name="WTQuestaExportSim" Val="25"/>
    <Option Name="WTIesExportSim" Val="25"/>
    <Option Name="WTVcsExportSim" Val="25"/>
    <Option Name="WTRivieraExportSim" Val="25"/>
    <Option Name="WTActivehdlExportSim" Val="25"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/ip/tri_mode_eth_mac_v5_5/tri_mode_eth_mac_v5_5.xco">
        <FileInfo>
          <Attr Name="IsGlobalInclude" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../Code/firmware/arty7/arty7.srcs/sources_1/ip/tri_mode_eth_mac_v5_5/tri_mode_eth_mac_v5_5.xco"/>
          <Attr Name="ImportTime" Val="1536659684"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/spi_master/spi_master_flash.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab8_9/Progetto/flash_reader/flash_reader.srcs/sources_1/spi_master/spi_master_flash.vhd"/>
          <Attr Name="ImportTime" Val="1545412995"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/spi_master/spi_master.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab8_9/Progetto/flash_reader/flash_reader.srcs/sources_1/spi_master/spi_master.vhd"/>
          <Attr Name="ImportTime" Val="1544520675"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/other/square_wave.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/other/square_wave.vhd"/>
          <Attr Name="ImportTime" Val="1547254168"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/other/fir.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/other/fir.vhd"/>
          <Attr Name="ImportTime" Val="1571319543"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/system_clocks.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/system_clocks.vhd"/>
          <Attr Name="ImportTime" Val="1547254148"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd"/>
          <Attr Name="ImportTime" Val="1547254148"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/tri_mode_eth_mac_v5_5_reset_sync.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_reset_sync.vhd"/>
          <Attr Name="ImportTime" Val="1547254154"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_build_ping.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_build_ping.vhd"/>
          <Attr Name="ImportTime" Val="1547254148"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/tri_mode_eth_mac_v5_5_fifo_block.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_fifo_block.vhd"/>
          <Attr Name="ImportTime" Val="1547254154"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_dualportram_rx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_dualportram_rx.vhd"/>
          <Attr Name="ImportTime" Val="1547254162"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ipbus_addr_decode.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/ipbus_addr_decode.vhd"/>
          <Attr Name="ImportTime" Val="1547254162"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_status_buffer.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_status_buffer.vhd"/>
          <Attr Name="ImportTime" Val="1547254148"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd"/>
          <Attr Name="ImportTime" Val="1547254154"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_dualportram.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_dualportram.vhd"/>
          <Attr Name="ImportTime" Val="1547254146"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/tri_mode_eth_mac_v5_5_mii_if.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_mii_if.vhd"/>
          <Attr Name="ImportTime" Val="1547254164"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ipbus_package.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/ipbus_package.vhd"/>
          <Attr Name="ImportTime" Val="1547254154"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_build_resend.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_build_resend.vhd"/>
          <Attr Name="ImportTime" Val="1547254148"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ipbus_trans_decl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/ipbus_trans_decl.vhd"/>
          <Attr Name="ImportTime" Val="1547254148"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ipbus_ctrl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/ipbus_ctrl.vhd"/>
          <Attr Name="ImportTime" Val="1547254154"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/top_level.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/top_level.vhd"/>
          <Attr Name="ImportTime" Val="1571305537"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_rarp_block.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_rarp_block.vhd"/>
          <Attr Name="ImportTime" Val="1547254164"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_buffer_selector.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_buffer_selector.vhd"/>
          <Attr Name="ImportTime" Val="1547254168"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ipbus_dpram.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/ipbus_dpram.vhd"/>
          <Attr Name="ImportTime" Val="1547254154"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_dualportram_tx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_dualportram_tx.vhd"/>
          <Attr Name="ImportTime" Val="1547254154"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/tri_mode_eth_mac_v5_5_block.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_block.vhd"/>
          <Attr Name="ImportTime" Val="1547254160"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ipbus_fabric.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/ipbus_fabric.vhd"/>
          <Attr Name="ImportTime" Val="1547254166"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo.vhd"/>
          <Attr Name="ImportTime" Val="1547254142"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_packet_parser.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_packet_parser.vhd"/>
          <Attr Name="ImportTime" Val="1547254142"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_if_flat.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_if_flat.vhd"/>
          <Attr Name="ImportTime" Val="1547254164"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_build_status.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_build_status.vhd"/>
          <Attr Name="ImportTime" Val="1547254168"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_rxram_mux.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_rxram_mux.vhd"/>
          <Attr Name="ImportTime" Val="1547254162"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_build_arp.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_build_arp.vhd"/>
          <Attr Name="ImportTime" Val="1547254158"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_rxtransactor_if_simple.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_rxtransactor_if_simple.vhd"/>
          <Attr Name="ImportTime" Val="1547254156"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/trans_arb.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/trans_arb.vhd"/>
          <Attr Name="ImportTime" Val="1547254148"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_do_rx_reset.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_do_rx_reset.vhd"/>
          <Attr Name="ImportTime" Val="1547254154"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/transactor_sm.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/transactor_sm.vhd"/>
          <Attr Name="ImportTime" Val="1547254162"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_rxram_shim.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_rxram_shim.vhd"/>
          <Attr Name="ImportTime" Val="1547254142"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd"/>
          <Attr Name="ImportTime" Val="1547254154"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/transactor_cfg.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/transactor_cfg.vhd"/>
          <Attr Name="ImportTime" Val="1547254154"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/stretcher.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/stretcher.vhd"/>
          <Attr Name="ImportTime" Val="1547254164"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_tx_mux.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_tx_mux.vhd"/>
          <Attr Name="ImportTime" Val="1547254168"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_txtransactor_if_simple.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_txtransactor_if_simple.vhd"/>
          <Attr Name="ImportTime" Val="1547254146"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_clock_crossing_if.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_clock_crossing_if.vhd"/>
          <Attr Name="ImportTime" Val="1547254148"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/transactor.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/transactor.vhd"/>
          <Attr Name="ImportTime" Val="1547254152"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_ipaddr_block.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_ipaddr_block.vhd"/>
          <Attr Name="ImportTime" Val="1547254162"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/transactor_if.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/transactor_if.vhd"/>
          <Attr Name="ImportTime" Val="1547254166"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_byte_sum.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_byte_sum.vhd"/>
          <Attr Name="ImportTime" Val="1547254148"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/clock_div.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/clock_div.vhd"/>
          <Attr Name="ImportTime" Val="1547254140"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/udp_build_payload.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/imports/udp_build_payload.vhd"/>
          <Attr Name="ImportTime" Val="1547254168"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ff.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/new/ff.vhd"/>
          <Attr Name="ImportTime" Val="1571319510"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/master_fir.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="top_level"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/mapping.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Code/firmware/arty7/arty7.srcs/constrs_1/new/mapping.xdc"/>
          <Attr Name="ImportTime" Val="1536667374"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/new/timing.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Code/firmware/arty7/arty7.srcs/constrs_1/new/timing.xdc"/>
          <Attr Name="ImportTime" Val="1536668544"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="unknown"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="NGOutputHDLFormat" Val="vhdl"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_0">
      <File Path="$PSRCDIR/sources_1/ip/ila_0/ila_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/ip/ila_0/ila_0.xci"/>
          <Attr Name="ImportTime" Val="1571304720"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="vio_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/vio_0">
      <File Path="$PSRCDIR/sources_1/ip/vio_0/vio_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab10_final_project/firmware/final_project.srcs/sources_1/ip/vio_0/vio_0.xci"/>
          <Attr Name="ImportTime" Val="1571305175"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="vio_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="vio_dpram" Type="BlockSrcs" RelSrcDir="$PSRCDIR/vio_dpram">
      <File Path="$PSRCDIR/sources_1/ip/vio_dpram/vio_dpram.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="vio_dpram"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_1">
      <File Path="$PSRCDIR/sources_1/ip/ila_1/ila_1.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_2">
      <File Path="$PSRCDIR/sources_1/ip/ila_2/ila_2.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35tcsg324-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design">
          <Option Id="FlattenHierarchy">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ila_0_synth_1" Type="Ft3:Synth" SrcSet="ila_0" Part="xc7a35tcsg324-1" ConstrsSet="ila_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ila_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="vio_0_synth_1" Type="Ft3:Synth" SrcSet="vio_0" Part="xc7a35tcsg324-1" ConstrsSet="vio_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/vio_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="vio_dpram_synth_1" Type="Ft3:Synth" SrcSet="vio_dpram" Part="xc7a35tcsg324-1" ConstrsSet="vio_dpram" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/vio_dpram_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ila_1_synth_1" Type="Ft3:Synth" SrcSet="ila_1" Part="xc7a35tcsg324-1" ConstrsSet="ila_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ila_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ila_2_synth_1" Type="Ft3:Synth" SrcSet="ila_2" Part="xc7a35tcsg324-1" ConstrsSet="ila_2" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ila_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design" EnableStepBool="0"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ila_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-1" ConstrsSet="ila_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ila_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="vio_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-1" ConstrsSet="vio_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="vio_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="vio_dpram_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-1" ConstrsSet="vio_dpram" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="vio_dpram_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ila_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-1" ConstrsSet="ila_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ila_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ila_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-1" ConstrsSet="ila_2" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ila_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Project 1-467"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="1"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="CRITICAL WARNING: [Project 1-467] UCF constraints are not supported in Vivado (gcu_v2_fw_v0.ucf). Please convert these constraints to XDC and add then add the converted XDC constraints file to the project."/>
  </MsgRule>
  <Board/>
</Project>
