// Seed: 272699241
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_10 = id_9;
  wire id_11, id_12;
  assign id_10 = id_8;
  module_0(); id_13 :
  assert property (@(negedge id_13 - 1) 1 * 1'h0)
  else id_3 <= 1;
  wire id_14;
  assign id_10 = id_12;
endmodule
