// Seed: 815190629
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output tri0 id_4
);
  assign id_1 = 1 == (id_0);
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input tri id_2,
    input supply0 id_3,
    input uwire id_4,
    output supply0 id_5,
    input wor id_6,
    output wand id_7
);
  module_0(
      id_2, id_5, id_4, id_0, id_0
  );
  wire id_9;
  wire id_10;
endmodule
module module_2 (
    input tri id_0
    , id_16,
    input wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wand id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri id_7,
    input tri id_8,
    output supply0 id_9
    , id_17,
    output tri1 id_10,
    output wire id_11,
    output tri1 id_12,
    input tri0 id_13,
    input tri1 id_14
);
  wire id_18;
  module_0(
      id_14, id_11, id_6, id_4, id_4
  );
  assign id_16 = 1;
endmodule
