{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"double_add_1"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"double_add_1.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"double_add_1.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":6
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl"
                    , "line":9
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Stores to":"result"
                  , "Start Cycle":"1"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":8
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":9
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"double_add_1.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":7
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl"
                    , "line":7
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Prefetching"
                  , "Stall-free":"No"
                  , "Start Cycle":"13"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":10
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl"
                    , "line":5
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"11"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":11
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"30"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"30"
              , "II":"10"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 10. See Loops Analysis for more information."
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":12
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"1"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":11
      , "to":8
    }
    , {
      "from":6
      , "to":9
    }
    , {
      "from":11
      , "to":10
    }
    , {
      "from":3
      , "to":10
    }
    , {
      "from":7
      , "to":11
    }
    , {
      "from":8
      , "to":6
    }
    , {
      "from":10
      , "to":7
    }
    , {
      "from":6
      , "to":12
    }
    , {
      "from":12
      , "to":7
    }
  ]
}
