$date
        2019-Apr-12 20:31:41
$end
$version
        Vivado v2018.2 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 32 " pl_top_inst/ext2dtcm_icb_cmd_wdata [31:0] $end
$var reg 32 B pl_top_inst/ext2itcm_icb_cmd_wdata [31:0] $end
$var reg 32 b u_ila_0_ifu_o_pc [31:0] $end
$var reg 7 $" u_ila_0_ifu_o_ir_1 [6:0] $end
$var reg 1 +" pl_top_inst/riscv_top_inst/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_o_ir_1 $end
$var reg 2 ," u_ila_0_ifu_o_ir_2 [9:8] $end
$var reg 2 ." pl_top_inst/riscv_top_inst/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_o_ir_2 [11:10] $end
$var reg 5 0" u_ila_0_ifu_o_ir_3 [16:12] $end
$var reg 3 5" pl_top_inst/riscv_top_inst/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_o_ir [19:17] $end
$var reg 12 8" u_ila_0_ifu_o_ir [31:20] $end
$var reg 1 D" pl_top_inst/ext2dtcm_icb_cmd_ready $end
$var reg 1 E" u_ila_0_ext2dtcm_icb_cmd_valid $end
$var reg 1 F" u_ila_0_ext2itcm_icb_cmd_ready $end
$var reg 1 G" u_ila_0_ext2itcm_icb_cmd_valid $end
$var reg 1 H" u_ila_0_fshflg_ps $end
$var reg 1 I" _TRIGGER $end
$var reg 1 J" _WINDOW $end
$var reg 1 K" _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
b0 B
b0 b
b0 $"
0+"
b0 ,"
b0 ."
b0 0"
b0 5"
b0 8"
1D"
0E"
1F"
0G"
0H"
0I"
1J"
0K"
$end
#512
1I"
