{"vcs1":{"timestamp_begin":1684350155.351907253, "rt":1.40, "ut":0.40, "st":0.21}}
{"vcselab":{"timestamp_begin":1684350156.838376986, "rt":1.21, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1684350158.194489614, "rt":0.55, "ut":0.24, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684350154.699028092}
{"VCS_COMP_START_TIME": 1684350154.699028092}
{"VCS_COMP_END_TIME": 1684350161.064334052}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330296}}
{"stitch_vcselab": {"peak_mem": 228280}}
