{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 11 22:07:23 2020 " "Info: Processing started: Tue Aug 11 22:07:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 18 -c 18 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 18 -c 18" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:M4\|lpm_counter:divider_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] " "Info: Detected ripple clock \"freq_div:M4\|lpm_counter:divider_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:M4\|lpm_counter:divider_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:M5\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] " "Info: Detected ripple clock \"freq_div:M5\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:M5\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:M3\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] " "Info: Detected ripple clock \"freq_div:M3\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:M3\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:M2\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] " "Info: Detected ripple clock \"freq_div:M2\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:M2\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register traffic:M8\|ryg_ctl:M13\|mode\[1\] register traffic:M8\|ryg_ctl:M13\|mode\[0\] 72.99 MHz 13.7 ns Internal " "Info: Clock \"clk\" has Internal fmax of 72.99 MHz between source register \"traffic:M8\|ryg_ctl:M13\|mode\[1\]\" and destination register \"traffic:M8\|ryg_ctl:M13\|mode\[0\]\" (period= 13.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.600 ns + Longest register register " "Info: + Longest register to register delay is 11.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns traffic:M8\|ryg_ctl:M13\|mode\[1\] 1 REG LC1_A19 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A19; Fanout = 10; REG Node = 'traffic:M8\|ryg_ctl:M13\|mode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { traffic:M8|ryg_ctl:M13|mode[1] } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.200 ns) 3.800 ns traffic:M8\|ryg_ctl:M13\|Mux8~0 2 COMB LC1_A20 1 " "Info: 2: + IC(1.600 ns) + CELL(2.200 ns) = 3.800 ns; Loc. = LC1_A20; Fanout = 1; COMB Node = 'traffic:M8\|ryg_ctl:M13\|Mux8~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { traffic:M8|ryg_ctl:M13|mode[1] traffic:M8|ryg_ctl:M13|Mux8~0 } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 235 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.200 ns) 7.500 ns traffic:M8\|ryg_ctl:M13\|Mux8~1 3 COMB LC5_A19 1 " "Info: 3: + IC(1.500 ns) + CELL(2.200 ns) = 7.500 ns; Loc. = LC5_A19; Fanout = 1; COMB Node = 'traffic:M8\|ryg_ctl:M13\|Mux8~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { traffic:M8|ryg_ctl:M13|Mux8~0 traffic:M8|ryg_ctl:M13|Mux8~1 } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 235 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.300 ns) 10.000 ns traffic:M8\|ryg_ctl:M13\|Mux8~2 4 COMB LC6_A19 1 " "Info: 4: + IC(0.200 ns) + CELL(2.300 ns) = 10.000 ns; Loc. = LC6_A19; Fanout = 1; COMB Node = 'traffic:M8\|ryg_ctl:M13\|Mux8~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { traffic:M8|ryg_ctl:M13|Mux8~1 traffic:M8|ryg_ctl:M13|Mux8~2 } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 235 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.400 ns) 11.600 ns traffic:M8\|ryg_ctl:M13\|mode\[0\] 5 REG LC8_A19 8 " "Info: 5: + IC(0.200 ns) + CELL(1.400 ns) = 11.600 ns; Loc. = LC8_A19; Fanout = 8; REG Node = 'traffic:M8\|ryg_ctl:M13\|mode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { traffic:M8|ryg_ctl:M13|Mux8~2 traffic:M8|ryg_ctl:M13|mode[0] } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.100 ns ( 69.83 % ) " "Info: Total cell delay = 8.100 ns ( 69.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 30.17 % ) " "Info: Total interconnect delay = 3.500 ns ( 30.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { traffic:M8|ryg_ctl:M13|mode[1] traffic:M8|ryg_ctl:M13|Mux8~0 traffic:M8|ryg_ctl:M13|Mux8~1 traffic:M8|ryg_ctl:M13|Mux8~2 traffic:M8|ryg_ctl:M13|mode[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { traffic:M8|ryg_ctl:M13|mode[1] {} traffic:M8|ryg_ctl:M13|Mux8~0 {} traffic:M8|ryg_ctl:M13|Mux8~1 {} traffic:M8|ryg_ctl:M13|Mux8~2 {} traffic:M8|ryg_ctl:M13|mode[0] {} } { 0.000ns 1.600ns 1.500ns 0.200ns 0.200ns } { 0.000ns 2.200ns 2.200ns 2.300ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.300 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 57 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 57; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M2\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC8_A32 17 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC8_A32; Fanout = 17; REG Node = 'freq_div:M2\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 6.300 ns traffic:M8\|ryg_ctl:M13\|mode\[0\] 3 REG LC8_A19 8 " "Info: 3: + IC(2.000 ns) + CELL(0.000 ns) = 6.300 ns; Loc. = LC8_A19; Fanout = 8; REG Node = 'traffic:M8\|ryg_ctl:M13\|mode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:M8|ryg_ctl:M13|mode[0] } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 33.33 % ) " "Info: Total cell delay = 2.100 ns ( 33.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.200 ns ( 66.67 % ) " "Info: Total interconnect delay = 4.200 ns ( 66.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { clk freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:M8|ryg_ctl:M13|mode[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { clk {} clk~out {} freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:M8|ryg_ctl:M13|mode[0] {} } { 0.000ns 0.000ns 2.200ns 2.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.300 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 57 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 57; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M2\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC8_A32 17 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC8_A32; Fanout = 17; REG Node = 'freq_div:M2\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 6.300 ns traffic:M8\|ryg_ctl:M13\|mode\[1\] 3 REG LC1_A19 10 " "Info: 3: + IC(2.000 ns) + CELL(0.000 ns) = 6.300 ns; Loc. = LC1_A19; Fanout = 10; REG Node = 'traffic:M8\|ryg_ctl:M13\|mode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:M8|ryg_ctl:M13|mode[1] } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 33.33 % ) " "Info: Total cell delay = 2.100 ns ( 33.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.200 ns ( 66.67 % ) " "Info: Total interconnect delay = 4.200 ns ( 66.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { clk freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:M8|ryg_ctl:M13|mode[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { clk {} clk~out {} freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:M8|ryg_ctl:M13|mode[1] {} } { 0.000ns 0.000ns 2.200ns 2.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { clk freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:M8|ryg_ctl:M13|mode[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { clk {} clk~out {} freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:M8|ryg_ctl:M13|mode[0] {} } { 0.000ns 0.000ns 2.200ns 2.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { clk freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:M8|ryg_ctl:M13|mode[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { clk {} clk~out {} freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:M8|ryg_ctl:M13|mode[1] {} } { 0.000ns 0.000ns 2.200ns 2.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 234 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 234 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { traffic:M8|ryg_ctl:M13|mode[1] traffic:M8|ryg_ctl:M13|Mux8~0 traffic:M8|ryg_ctl:M13|Mux8~1 traffic:M8|ryg_ctl:M13|Mux8~2 traffic:M8|ryg_ctl:M13|mode[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { traffic:M8|ryg_ctl:M13|mode[1] {} traffic:M8|ryg_ctl:M13|Mux8~0 {} traffic:M8|ryg_ctl:M13|Mux8~1 {} traffic:M8|ryg_ctl:M13|Mux8~2 {} traffic:M8|ryg_ctl:M13|mode[0] {} } { 0.000ns 1.600ns 1.500ns 0.200ns 0.200ns } { 0.000ns 2.200ns 2.200ns 2.300ns 1.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { clk freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:M8|ryg_ctl:M13|mode[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { clk {} clk~out {} freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:M8|ryg_ctl:M13|mode[0] {} } { 0.000ns 0.000ns 2.200ns 2.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { clk freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:M8|ryg_ctl:M13|mode[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { clk {} clk~out {} freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:M8|ryg_ctl:M13|mode[1] {} } { 0.000ns 0.000ns 2.200ns 2.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lab1016_green:M16\|idx_gen:M13\|idx\[4\] lab1016_green:M16\|row_gen:M14\|idx_cnt\[4\] clk 3.6 ns " "Info: Found hold time violation between source  pin or register \"lab1016_green:M16\|idx_gen:M13\|idx\[4\]\" and destination pin or register \"lab1016_green:M16\|row_gen:M14\|idx_cnt\[4\]\" for clock \"clk\" (Hold time is 3.6 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.200 ns + Largest " "Info: + Largest clock skew is 4.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.400 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 57 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 57; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M5\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] 2 REG LC1_D24 30 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_D24; Fanout = 30; REG Node = 'freq_div:M5\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M5|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[4] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(0.000 ns) 10.400 ns lab1016_green:M16\|row_gen:M14\|idx_cnt\[4\] 3 REG LC6_D3 3 " "Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 10.400 ns; Loc. = LC6_D3; Fanout = 3; REG Node = 'lab1016_green:M16\|row_gen:M14\|idx_cnt\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { freq_div:M5|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[4] lab1016_green:M16|row_gen:M14|idx_cnt[4] } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 378 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.19 % ) " "Info: Total cell delay = 2.100 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 79.81 % ) " "Info: Total interconnect delay = 8.300 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:M5|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[4] lab1016_green:M16|row_gen:M14|idx_cnt[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:M5|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[4] {} lab1016_green:M16|row_gen:M14|idx_cnt[4] {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.200 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 6.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 57 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 57; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M4\|lpm_counter:divider_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC8_D11 11 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC8_D11; Fanout = 11; REG Node = 'freq_div:M4\|lpm_counter:divider_rtl_3\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.000 ns) 6.200 ns lab1016_green:M16\|idx_gen:M13\|idx\[4\] 3 REG LC7_D3 4 " "Info: 3: + IC(1.900 ns) + CELL(0.000 ns) = 6.200 ns; Loc. = LC7_D3; Fanout = 4; REG Node = 'lab1016_green:M16\|idx_gen:M13\|idx\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22] lab1016_green:M16|idx_gen:M13|idx[4] } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 33.87 % ) " "Info: Total cell delay = 2.100 ns ( 33.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 66.13 % ) " "Info: Total interconnect delay = 4.100 ns ( 66.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { clk freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22] lab1016_green:M16|idx_gen:M13|idx[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { clk {} clk~out {} freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22] {} lab1016_green:M16|idx_gen:M13|idx[4] {} } { 0.000ns 0.000ns 2.200ns 1.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:M5|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[4] lab1016_green:M16|row_gen:M14|idx_cnt[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:M5|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[4] {} lab1016_green:M16|row_gen:M14|idx_cnt[4] {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { clk freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22] lab1016_green:M16|idx_gen:M13|idx[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { clk {} clk~out {} freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22] {} lab1016_green:M16|idx_gen:M13|idx[4] {} } { 0.000ns 0.000ns 2.200ns 1.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns - " "Info: - Micro clock to output delay of source is 0.700 ns" {  } { { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 349 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.600 ns - Shortest register register " "Info: - Shortest register to register delay is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lab1016_green:M16\|idx_gen:M13\|idx\[4\] 1 REG LC7_D3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_D3; Fanout = 4; REG Node = 'lab1016_green:M16\|idx_gen:M13\|idx\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lab1016_green:M16|idx_gen:M13|idx[4] } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.400 ns) 1.600 ns lab1016_green:M16\|row_gen:M14\|idx_cnt\[4\] 2 REG LC6_D3 3 " "Info: 2: + IC(0.200 ns) + CELL(1.400 ns) = 1.600 ns; Loc. = LC6_D3; Fanout = 3; REG Node = 'lab1016_green:M16\|row_gen:M14\|idx_cnt\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { lab1016_green:M16|idx_gen:M13|idx[4] lab1016_green:M16|row_gen:M14|idx_cnt[4] } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 378 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 87.50 % ) " "Info: Total cell delay = 1.400 ns ( 87.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 12.50 % ) " "Info: Total interconnect delay = 0.200 ns ( 12.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { lab1016_green:M16|idx_gen:M13|idx[4] lab1016_green:M16|row_gen:M14|idx_cnt[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { lab1016_green:M16|idx_gen:M13|idx[4] {} lab1016_green:M16|row_gen:M14|idx_cnt[4] {} } { 0.000ns 0.200ns } { 0.000ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 378 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:M5|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[4] lab1016_green:M16|row_gen:M14|idx_cnt[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:M5|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[4] {} lab1016_green:M16|row_gen:M14|idx_cnt[4] {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { clk freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22] lab1016_green:M16|idx_gen:M13|idx[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { clk {} clk~out {} freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22] {} lab1016_green:M16|idx_gen:M13|idx[4] {} } { 0.000ns 0.000ns 2.200ns 1.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { lab1016_green:M16|idx_gen:M13|idx[4] lab1016_green:M16|row_gen:M14|idx_cnt[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { lab1016_green:M16|idx_gen:M13|idx[4] {} lab1016_green:M16|row_gen:M14|idx_cnt[4] {} } { 0.000ns 0.200ns } { 0.000ns 1.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "traffic:M8\|ryg_ctl:M13\|mode\[0\] day_night clk 1.600 ns register " "Info: tsu for register \"traffic:M8\|ryg_ctl:M13\|mode\[0\]\" (data pin = \"day_night\", clock pin = \"clk\") is 1.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.500 ns + Longest pin register " "Info: + Longest pin to register delay is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns day_night 1 PIN PIN_54 16 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_54; Fanout = 16; PIN Node = 'day_night'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { day_night } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.000 ns) 6.500 ns traffic:M8\|ryg_ctl:M13\|mode\[0\] 2 REG LC8_A19 8 " "Info: 2: + IC(3.100 ns) + CELL(2.000 ns) = 6.500 ns; Loc. = LC8_A19; Fanout = 8; REG Node = 'traffic:M8\|ryg_ctl:M13\|mode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { day_night traffic:M8|ryg_ctl:M13|mode[0] } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 52.31 % ) " "Info: Total cell delay = 3.400 ns ( 52.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.100 ns ( 47.69 % ) " "Info: Total interconnect delay = 3.100 ns ( 47.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { day_night traffic:M8|ryg_ctl:M13|mode[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { day_night {} day_night~out {} traffic:M8|ryg_ctl:M13|mode[0] {} } { 0.000ns 0.000ns 3.100ns } { 0.000ns 1.400ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 234 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.300 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 57 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 57; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M2\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC8_A32 17 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC8_A32; Fanout = 17; REG Node = 'freq_div:M2\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 6.300 ns traffic:M8\|ryg_ctl:M13\|mode\[0\] 3 REG LC8_A19 8 " "Info: 3: + IC(2.000 ns) + CELL(0.000 ns) = 6.300 ns; Loc. = LC8_A19; Fanout = 8; REG Node = 'traffic:M8\|ryg_ctl:M13\|mode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:M8|ryg_ctl:M13|mode[0] } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 33.33 % ) " "Info: Total cell delay = 2.100 ns ( 33.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.200 ns ( 66.67 % ) " "Info: Total interconnect delay = 4.200 ns ( 66.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { clk freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:M8|ryg_ctl:M13|mode[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { clk {} clk~out {} freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:M8|ryg_ctl:M13|mode[0] {} } { 0.000ns 0.000ns 2.200ns 2.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { day_night traffic:M8|ryg_ctl:M13|mode[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { day_night {} day_night~out {} traffic:M8|ryg_ctl:M13|mode[0] {} } { 0.000ns 0.000ns 3.100ns } { 0.000ns 1.400ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { clk freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:M8|ryg_ctl:M13|mode[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { clk {} clk~out {} freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:M8|ryg_ctl:M13|mode[0] {} } { 0.000ns 0.000ns 2.200ns 2.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk column_green\[5\] lab1016_green:M16\|row_gen:M14\|idx_cnt\[2\] 31.600 ns register " "Info: tco from clock \"clk\" to destination pin \"column_green\[5\]\" through register \"lab1016_green:M16\|row_gen:M14\|idx_cnt\[2\]\" is 31.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.400 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 57 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 57; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M5\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] 2 REG LC1_D24 30 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_D24; Fanout = 30; REG Node = 'freq_div:M5\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M5|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[4] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(0.000 ns) 10.400 ns lab1016_green:M16\|row_gen:M14\|idx_cnt\[2\] 3 REG LC6_D20 15 " "Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 10.400 ns; Loc. = LC6_D20; Fanout = 15; REG Node = 'lab1016_green:M16\|row_gen:M14\|idx_cnt\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { freq_div:M5|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[4] lab1016_green:M16|row_gen:M14|idx_cnt[2] } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 378 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.19 % ) " "Info: Total cell delay = 2.100 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 79.81 % ) " "Info: Total interconnect delay = 8.300 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:M5|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[4] lab1016_green:M16|row_gen:M14|idx_cnt[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:M5|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[4] {} lab1016_green:M16|row_gen:M14|idx_cnt[2] {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 378 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.500 ns + Longest register pin " "Info: + Longest register to pin delay is 20.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lab1016_green:M16\|row_gen:M14\|idx_cnt\[2\] 1 REG LC6_D20 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_D20; Fanout = 15; REG Node = 'lab1016_green:M16\|row_gen:M14\|idx_cnt\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lab1016_green:M16|row_gen:M14|idx_cnt[2] } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 378 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.200 ns) 4.900 ns lab1016_green:M16\|rom_char_green:M15\|WideOr1~0 2 COMB LC6_D12 1 " "Info: 2: + IC(2.700 ns) + CELL(2.200 ns) = 4.900 ns; Loc. = LC6_D12; Fanout = 1; COMB Node = 'lab1016_green:M16\|rom_char_green:M15\|WideOr1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { lab1016_green:M16|row_gen:M14|idx_cnt[2] lab1016_green:M16|rom_char_green:M15|WideOr1~0 } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 7.300 ns column_green~19 3 COMB LC1_D12 2 " "Info: 3: + IC(0.200 ns) + CELL(2.200 ns) = 7.300 ns; Loc. = LC1_D12; Fanout = 2; COMB Node = 'column_green~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { lab1016_green:M16|rom_char_green:M15|WideOr1~0 column_green~19 } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.200 ns) 11.400 ns column_green~25 4 COMB LC1_D2 1 " "Info: 4: + IC(1.900 ns) + CELL(2.200 ns) = 11.400 ns; Loc. = LC1_D2; Fanout = 1; COMB Node = 'column_green~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { column_green~19 column_green~25 } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(6.300 ns) 20.500 ns column_green\[5\] 5 PIN PIN_19 0 " "Info: 5: + IC(2.800 ns) + CELL(6.300 ns) = 20.500 ns; Loc. = PIN_19; Fanout = 0; PIN Node = 'column_green\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { column_green~25 column_green[5] } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.900 ns ( 62.93 % ) " "Info: Total cell delay = 12.900 ns ( 62.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.600 ns ( 37.07 % ) " "Info: Total interconnect delay = 7.600 ns ( 37.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.500 ns" { lab1016_green:M16|row_gen:M14|idx_cnt[2] lab1016_green:M16|rom_char_green:M15|WideOr1~0 column_green~19 column_green~25 column_green[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.500 ns" { lab1016_green:M16|row_gen:M14|idx_cnt[2] {} lab1016_green:M16|rom_char_green:M15|WideOr1~0 {} column_green~19 {} column_green~25 {} column_green[5] {} } { 0.000ns 2.700ns 0.200ns 1.900ns 2.800ns } { 0.000ns 2.200ns 2.200ns 2.200ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clk freq_div:M5|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[4] lab1016_green:M16|row_gen:M14|idx_cnt[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { clk {} clk~out {} freq_div:M5|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[4] {} lab1016_green:M16|row_gen:M14|idx_cnt[2] {} } { 0.000ns 0.000ns 2.200ns 6.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.500 ns" { lab1016_green:M16|row_gen:M14|idx_cnt[2] lab1016_green:M16|rom_char_green:M15|WideOr1~0 column_green~19 column_green~25 column_green[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.500 ns" { lab1016_green:M16|row_gen:M14|idx_cnt[2] {} lab1016_green:M16|rom_char_green:M15|WideOr1~0 {} column_green~19 {} column_green~25 {} column_green[5] {} } { 0.000ns 2.700ns 0.200ns 1.900ns 2.800ns } { 0.000ns 2.200ns 2.200ns 2.200ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "day_night seg7_out\[3\] 22.700 ns Longest " "Info: Longest tpd from source pin \"day_night\" to destination pin \"seg7_out\[3\]\" is 22.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns day_night 1 PIN PIN_54 16 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_54; Fanout = 16; PIN Node = 'day_night'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { day_night } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(1.300 ns) 5.800 ns count_out\[2\]~41 2 COMB LC5_A21 1 " "Info: 2: + IC(3.100 ns) + CELL(1.300 ns) = 5.800 ns; Loc. = LC5_A21; Fanout = 1; COMB Node = 'count_out\[2\]~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { day_night count_out[2]~41 } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 8.100 ns count_out\[2\]~29 3 COMB LC6_A21 7 " "Info: 3: + IC(0.000 ns) + CELL(2.300 ns) = 8.100 ns; Loc. = LC6_A21; Fanout = 7; COMB Node = 'count_out\[2\]~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { count_out[2]~41 count_out[2]~29 } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.200 ns) 12.900 ns bcd_to_seg7:M6\|WideOr3~0 4 COMB LC6_A9 1 " "Info: 4: + IC(2.600 ns) + CELL(2.200 ns) = 12.900 ns; Loc. = LC6_A9; Fanout = 1; COMB Node = 'bcd_to_seg7:M6\|WideOr3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { count_out[2]~29 bcd_to_seg7:M6|WideOr3~0 } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 300 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(6.300 ns) 22.700 ns seg7_out\[3\] 5 PIN PIN_79 0 " "Info: 5: + IC(3.500 ns) + CELL(6.300 ns) = 22.700 ns; Loc. = PIN_79; Fanout = 0; PIN Node = 'seg7_out\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { bcd_to_seg7:M6|WideOr3~0 seg7_out[3] } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.500 ns ( 59.47 % ) " "Info: Total cell delay = 13.500 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.200 ns ( 40.53 % ) " "Info: Total interconnect delay = 9.200 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.700 ns" { day_night count_out[2]~41 count_out[2]~29 bcd_to_seg7:M6|WideOr3~0 seg7_out[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.700 ns" { day_night {} day_night~out {} count_out[2]~41 {} count_out[2]~29 {} bcd_to_seg7:M6|WideOr3~0 {} seg7_out[3] {} } { 0.000ns 0.000ns 3.100ns 0.000ns 2.600ns 3.500ns } { 0.000ns 1.400ns 1.300ns 2.300ns 2.200ns 6.300ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "traffic:M8\|ryg_ctl:M13\|light_led\[0\] day_night clk 3.500 ns register " "Info: th for register \"traffic:M8\|ryg_ctl:M13\|light_led\[0\]\" (data pin = \"day_night\", clock pin = \"clk\") is 3.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 57 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 57; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M2\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC8_A32 17 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC8_A32; Fanout = 17; REG Node = 'freq_div:M2\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(0.000 ns) 7.300 ns traffic:M8\|ryg_ctl:M13\|light_led\[0\] 3 REG LC8_A6 6 " "Info: 3: + IC(3.000 ns) + CELL(0.000 ns) = 7.300 ns; Loc. = LC8_A6; Fanout = 6; REG Node = 'traffic:M8\|ryg_ctl:M13\|light_led\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:M8|ryg_ctl:M13|light_led[0] } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 28.77 % ) " "Info: Total cell delay = 2.100 ns ( 28.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.200 ns ( 71.23 % ) " "Info: Total interconnect delay = 5.200 ns ( 71.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { clk freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:M8|ryg_ctl:M13|light_led[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { clk {} clk~out {} freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:M8|ryg_ctl:M13|light_led[0] {} } { 0.000ns 0.000ns 2.200ns 3.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 234 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns day_night 1 PIN PIN_54 16 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_54; Fanout = 16; PIN Node = 'day_night'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { day_night } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.400 ns) 5.500 ns traffic:M8\|ryg_ctl:M13\|light_led\[0\] 2 REG LC8_A6 6 " "Info: 2: + IC(2.700 ns) + CELL(1.400 ns) = 5.500 ns; Loc. = LC8_A6; Fanout = 6; REG Node = 'traffic:M8\|ryg_ctl:M13\|light_led\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { day_night traffic:M8|ryg_ctl:M13|light_led[0] } "NODE_NAME" } } { "m18.v" "" { Text "C:/altera/90sp2/quartus/lab7/18/m18.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 50.91 % ) " "Info: Total cell delay = 2.800 ns ( 50.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns ( 49.09 % ) " "Info: Total interconnect delay = 2.700 ns ( 49.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { day_night traffic:M8|ryg_ctl:M13|light_led[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { day_night {} day_night~out {} traffic:M8|ryg_ctl:M13|light_led[0] {} } { 0.000ns 0.000ns 2.700ns } { 0.000ns 1.400ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { clk freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:M8|ryg_ctl:M13|light_led[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { clk {} clk~out {} freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:M8|ryg_ctl:M13|light_led[0] {} } { 0.000ns 0.000ns 2.200ns 3.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { day_night traffic:M8|ryg_ctl:M13|light_led[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { day_night {} day_night~out {} traffic:M8|ryg_ctl:M13|light_led[0] {} } { 0.000ns 0.000ns 2.700ns } { 0.000ns 1.400ns 1.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 11 22:07:24 2020 " "Info: Processing ended: Tue Aug 11 22:07:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
