# VHDL-Digital-Clock

## ğŸ•’ Overview
This project implements a **digital clock** on the **DE1-SoC FPGA** using **VHDL**.  
It displays **hours, minutes, and seconds** on **seven-segment displays (SSD)**.

## ğŸ—ï¸ Hardware Used
- **DE1-SoC FPGA Board (Cyclone V)**
- **Quartus II 13.0 SP1**
- **Seven-Segment Displays (HEX0 - HEX5)** for time display

## ğŸ“œ File Structure
