Nothing to build in platform 'UART_design_wrapper'

17:45:32 **** Incremental Build of configuration Debug for project UART_project ****
make all 
make --no-print-directory pre-build
a9-linaro-pre-build-step
' '
make --no-print-directory main-build
'Building file: ../src/test.cpp'
'Invoking: ARM v7 g++ compiler'
arm-none-eabi-g++ -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/test.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -IC:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/sw/UART_design_wrapper/standalone_ps7_cortexa9_0/bspinclude/include -MMD -MP -MF"src/test.d" -MT"src/test.o" -o "src/test.o" "../src/test.cpp"
'Finished building: ../src/test.cpp'
' '
'Building target: UART_project.elf'
'Invoking: ARM v7 g++ linker'
arm-none-eabi-g++ -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -LC:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/sw/UART_design_wrapper/standalone_ps7_cortexa9_0/bsplib/lib -o "UART_project.elf"  ./src/test.o   -Wl,--start-group,-lxil,-lgcc,-lc,-lstdc++,--end-group
'Finished building target: UART_project.elf'
' '
'Invoking: ARM v7 Print Size'
arm-none-eabi-size UART_project.elf  |tee "UART_project.elf.size"
   text	   data	    bss	    dec	    hex	filename
 547617	   2832	  29116	 579565	  8d7ed	UART_project.elf
'Finished building: UART_project.elf.size'
' '
17:45:50 **** Incremental Build of configuration Debug for project UART_project_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 60041 C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/UART_design_wrapper.xpfm standalone_ps7_cortexa9_0 C:/ECE520/Project/UART/UART_project_system/Debug/system.bif
sdcard_gen --xpfm C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/UART_design_wrapper.xpfm --sys_config UART_design_wrapper --bif C:/ECE520/Project/UART/UART_project_system/Debug/system.bif --bitstream C:/ECE520/Project/UART/UART_project/_ide/bitstream/UART_design_wrapper.bit --elf C:/ECE520/Project/UART/UART_project/Debug/UART_project.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/ECE520/Project/UART/UART_project/_ide/bitstream/UART_design_wrapper.bit
Running C:/Xilinx/Vitis/2021.2/bin/bootgen  -image C:/ECE520/Project/UART/UART_project_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN
