// Seed: 324556847
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    output logic id_1
);
  logic id_2 = 1'd0;
  assign id_1 = id_2;
  reg id_3, id_4, id_5;
  assign id_2 = 1'b0;
  logic id_6 = 1, id_7, id_8;
  reg   id_9;
  logic id_10 = 1;
  always @(id_10 or 1) begin
    if (id_10) begin
      if (1) begin
        if (1'b0) if (id_8 && id_4 && 1) id_9 <= id_5;
      end
    end
  end
  assign id_4 = 1;
endmodule
