timestamp 1678559905
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use INV_97143719_PG0_1_0_1678559786 INV_97143719_PG0_1_0_1678559786_0 1 0 2064 0 1 3024
use CAP_2T_51284459_1678559787 CAP_2T_51284459_1678559787_0 -1 0 2322 0 1 0
use NMOS_S_97312901_X2_Y1_1678559789 NMOS_S_97312901_X2_Y1_1678559789_1 1 0 1376 0 1 3024
use PMOS_S_78930897_X2_Y1_1678559790 PMOS_S_78930897_X2_Y1_1678559790_0 1 0 688 0 1 3024
use CAP_2T_51284459_1678559787 CAP_2T_51284459_1678559787_2 1 0 2322 0 1 0
use NMOS_S_97312901_X2_Y1_1678559789 NMOS_S_97312901_X2_Y1_1678559789_2 1 0 2752 0 -1 4536
use PMOS_S_78930897_X2_Y1_1678559790 PMOS_S_78930897_X2_Y1_1678559790_1 1 0 3440 0 -1 4536
use SCM_PMOS_79287875_X2_Y1_1678559791 SCM_PMOS_79287875_X2_Y1_1678559791_0 -1 0 1720 0 1 6048
use INV_97143719_PG0_0_0_1678559785 INV_97143719_PG0_0_0_1678559785_0 1 0 0 0 1 4536
use NMOS_S_97312901_X2_Y1_1678559789 NMOS_S_97312901_X2_Y1_1678559789_0 1 0 1720 0 1 6048
use NMOS_4T_41917219_X2_Y1_1678559788 NMOS_4T_41917219_X2_Y1_1678559788_1 1 0 688 0 -1 6048
use NMOS_4T_41917219_X2_Y1_1678559788 NMOS_4T_41917219_X2_Y1_1678559788_0 1 0 1376 0 -1 6048
use CAP_2T_51284459_1678559787 CAP_2T_51284459_1678559787_1 1 0 2752 0 -1 7560
port "INP" 2 1204 2772 1204 2772 m3
port "VDD" 5 2368 4410 2368 4410 m4
port "VDD" 5 2368 4410 2368 4410 m4
port "VDD" 5 2368 4410 2368 4410 m4
port "VDD" 5 2623 4788 2623 4788 m1
port "VDD" 5 2368 4410 2368 4410 m4
port "VDD" 5 2368 4410 2368 4410 m4
port "VDD" 5 2368 4410 2368 4410 m4
port "VDD" 5 2368 4410 2368 4410 m4
port "VDD" 5 2368 4410 2368 4410 m4
port "VDD" 5 2368 4410 2368 4410 m4
port "VDD" 5 2368 4410 2368 4410 m4
port "VDD" 5 2368 4410 2368 4410 m4
port "VDD" 5 2368 4410 2368 4410 m4
port "INN" 6 1720 5170 1720 5170 m1
port "OUT" 7 466 5966 466 5966 m1
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 0 4410 0 4410 m4
port "GND" 4 2580 2772 2580 2772 m2
port "GND" 4 0 4410 0 4410 m4
node "INP" 0 0 1204 2772 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m3_4464_2589#" 0 126.054 4464 2589 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22680 684 0 0 0 0 0 0
node "m3_90_2581#" 0 98.6112 90 2581 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24300 720 0 0 0 0 0 0
node "m3_4894_4713#" 0 147.662 4894 4713 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24300 720 0 0 0 0 0 0
node "m1_1602_3080#" 1 181.689 1602 3080 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 22680 922 10560 452 0 0 0 0 0 0
node "m1_1000_3080#" 1 202.529 1000 3080 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 22680 922 10560 452 0 0 0 0 0 0
node "m1_3182_3584#" 1 211.211 3182 3584 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28896 1144 0 0 0 0 0 0 0 0 0 0
node "m1_2204_3584#" 2 306.4 2204 3584 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6608 348 50904 1930 10560 452 0 0 0 0 0 0
node "m1_1118_3920#" 1 133.919 1118 3920 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28896 1144 0 0 0 0 0 0 0 0 0 0
node "m1_3182_4424#" 1 180.687 3182 4424 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28896 1144 0 0 0 0 0 0 0 0 0 0
node "m1_2494_4424#" 6 506.101 2494 4424 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34272 1448 101528 3850 10560 452 0 0 0 0 0 0
node "VDD" 9 836.095 2368 4410 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18032 756 94584 4050 1262080 16416 1304608 11528 0 0 0 0
node "INN" 0 42.395 1720 5170 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4928 288 0 0 0 0 0 0 0 0 0 0
node "m1_1172_5768#" 3 110.994 1172 5768 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30016 1408 16576 816 0 0 0 0 0 0 0 0
node "m1_1258_5936#" 1 49.8477 1258 5936 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21056 864 11200 512 0 0 0 0 0 0 0 0
node "OUT" 0 33.3353 466 5966 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6776 354 0 0 0 0 0 0 0 0 0 0
node "m1_1860_5852#" 1 134.186 1860 5852 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10192 588 17696 744 0 0 0 0 0 0 0 0
node "m1_1000_5936#" 1 172.209 1000 5936 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10192 588 17696 744 0 0 0 0 0 0 0 0
node "GND" 50 9168.93 0 4410 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 66080 2920 1006824 37414 506080 7606 1720912 15056 0 0 0 0
node "li_2813_3931#" 142 321.118 2813 3931 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26900 1176 71232 2768 22680 922 10560 452 0 0 0 0 0 0
node "li_1437_5023#" 34 -180.834 1437 5023 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 73024 2832 3584 240 0 0 0 0 0 0 0 0
node "li_577_5947#" 32 224.786 577 5947 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 44128 1800 3584 240 0 0 0 0 0 0 0 0
node "li_1695_6871#" 32 304.424 1695 6871 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 44128 1800 3584 240 0 0 0 0 0 0 0 0
substrate "SUB" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_1860_5852#" "m1_1258_5936#" 14.4689
cap "m1_3182_3584#" "m1_3182_4424#" 27.223
cap "m1_1172_5768#" "li_1437_5023#" 26.5804
cap "VDD" "m1_3182_4424#" 9.39503
cap "GND" "m1_3182_4424#" 39.3119
cap "li_2813_3931#" "m1_2204_3584#" 24.302
cap "m1_2494_4424#" "m1_3182_4424#" 0.127831
cap "m3_4464_2589#" "VDD" 14.5415
cap "li_577_5947#" "m1_1000_5936#" 29.219
cap "m1_1172_5768#" "VDD" 5.3663
cap "GND" "m1_1172_5768#" 25.4061
cap "m1_2494_4424#" "m3_4464_2589#" 5.05452
cap "li_1437_5023#" "m1_2204_3584#" 0.0127965
cap "m1_1172_5768#" "m1_1258_5936#" 133.398
cap "VDD" "m1_1602_3080#" 25.8556
cap "GND" "m1_1602_3080#" 3.56839
cap "m1_3182_3584#" "m1_2204_3584#" 0.0385139
cap "OUT" "m1_1000_5936#" 0.312252
cap "m1_2494_4424#" "m1_1602_3080#" 0.0198412
cap "VDD" "m1_2204_3584#" 319.006
cap "GND" "m1_2204_3584#" 76.3074
cap "m1_1602_3080#" "m1_1000_3080#" 56.8832
cap "li_577_5947#" "OUT" 121.701
cap "li_2813_3931#" "li_1437_5023#" 16.1695
cap "m1_1118_3920#" "m1_1602_3080#" 1.79383
cap "m1_2494_4424#" "m1_2204_3584#" 21.8393
cap "m1_1000_5936#" "VDD" 2.9024
cap "GND" "m1_1000_5936#" 9.65544
cap "m1_2204_3584#" "m1_1000_3080#" 0.0397112
cap "VDD" "li_1695_6871#" 77.5198
cap "GND" "li_1695_6871#" 5.21653
cap "m1_1000_5936#" "m1_1258_5936#" 48.423
cap "li_577_5947#" "VDD" 5.79499
cap "GND" "li_577_5947#" 27.0654
cap "m1_1172_5768#" "m1_1860_5852#" 16.7438
cap "li_1695_6871#" "m1_1258_5936#" 21.7375
cap "li_2813_3931#" "VDD" 554.309
cap "GND" "li_2813_3931#" 281.761
cap "li_577_5947#" "m1_1258_5936#" 0.485058
cap "li_2813_3931#" "m1_2494_4424#" 177.221
cap "li_1437_5023#" "VDD" 59.6876
cap "GND" "li_1437_5023#" 784.298
cap "OUT" "VDD" 0.353828
cap "GND" "OUT" 3.75092
cap "li_2813_3931#" "m1_1118_3920#" 11.1958
cap "li_1437_5023#" "m1_1258_5936#" 2.67692
cap "INN" "li_1437_5023#" 54.1822
cap "VDD" "m1_3182_3584#" 77.1056
cap "GND" "m1_3182_3584#" 0.172409
cap "m1_2494_4424#" "m1_3182_3584#" 12.2191
cap "m1_1000_5936#" "m1_1860_5852#" 1.98829
cap "li_1437_5023#" "m1_1118_3920#" 18.7153
cap "GND" "VDD" 2213.12
cap "m1_1860_5852#" "li_1695_6871#" 6.3056
cap "VDD" "m3_4894_4713#" 0.124895
cap "INN" "VDD" 1.546
cap "VDD" "m1_1258_5936#" 3.86566
cap "li_577_5947#" "m1_1860_5852#" 0.57946
cap "GND" "m1_1258_5936#" 8.19113
cap "m1_2494_4424#" "VDD" 798.27
cap "GND" "INN" 52.0691
cap "GND" "m1_2494_4424#" 674.932
cap "VDD" "m1_1000_3080#" 18.1401
cap "GND" "m1_1000_3080#" 25.6157
cap "VDD" "m3_90_2581#" 14.7563
cap "GND" "m3_90_2581#" 177.34
cap "m1_1118_3920#" "VDD" 34.5116
cap "GND" "m1_1118_3920#" 5.12159
cap "li_1437_5023#" "m1_1860_5852#" 7.33694
cap "OUT" "m1_1860_5852#" 0.0515846
cap "m3_90_2581#" "m1_1000_3080#" 13.0879
cap "li_2813_3931#" "m1_3182_4424#" 7.13876
cap "m1_1602_3080#" "m1_2204_3584#" 50.5621
cap "m1_1172_5768#" "li_1695_6871#" 0.0522248
cap "m1_1860_5852#" "VDD" 6.52903
cap "GND" "m1_1860_5852#" 65.8564
cap "GND" "INP" 442.758
cap "CAP_2T_51284459_1678559787_0/m3_53_172#" "INP" 329.522
cap "CAP_2T_51284459_1678559787_0/m3_53_172#" "GND" 14.6965
cap "INP" "CAP_2T_51284459_1678559787_2/m3_53_2692#" 141.019
cap "CAP_2T_51284459_1678559787_2/m3_53_2692#" "CAP_2T_51284459_1678559787_0/m3_53_172#" 1.28717
cap "VDD" "CAP_2T_51284459_1678559787_0/m3_53_172#" 0.0414639
cap "VDD" "GND" 0.242237
cap "CAP_2T_51284459_1678559787_2/m3_53_2692#" "GND" 332.717
cap "INP" "GND" 25.1224
cap "GND" "CAP_2T_51284459_1678559787_0/m3_53_172#" 164.361
cap "GND" "CAP_2T_51284459_1678559787_0/m3_53_172#" -26.0548
cap "CAP_2T_51284459_1678559787_0/m3_53_172#" "INP" 494.008
cap "GND" "INP" 681.682
cap "CAP_2T_51284459_1678559787_0/m3_53_172#" "PMOS_S_78930897_X2_Y1_1678559790_0/w_0_0#" 0.0416215
cap "INP" "PMOS_S_78930897_X2_Y1_1678559790_0/w_0_0#" 223.071
cap "GND" "CAP_2T_51284459_1678559787_2/m3_53_2692#" 510.13
cap "GND" "PMOS_S_78930897_X2_Y1_1678559790_0/w_0_0#" -14.1428
cap "INP" "GND" 36.9328
cap "PMOS_S_78930897_X2_Y1_1678559790_0/w_0_0#" "CAP_2T_51284459_1678559787_2/m3_53_2692#" 411.457
cap "INP" "CAP_2T_51284459_1678559787_2/m3_53_2692#" 218.509
cap "VDD" "NMOS_4T_41917219_X2_Y1_1678559788_1/a_147_483#" 0.423307
cap "VDD" "NMOS_4T_41917219_X2_Y1_1678559788_1/a_147_483#" 0.423307
cap "GND" "INP" 142.803
cap "VDD" "INV_97143719_PG0_0_0_1678559785_0/NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_200_252#" 0.614756
cap "GND" "VDD" 177.02
cap "VDD" "NMOS_4T_41917219_X2_Y1_1678559788_1/a_147_483#" 0.423307
cap "VDD" "INP" 201.114
cap "GND" "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" 19.8401
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "INP" 8.43914
cap "VDD" "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" 161.309
cap "VDD" "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" 182.697
cap "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_230_483#" "INP" 83.1962
cap "GND" "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" 525.029
cap "INV_97143719_PG0_1_0_1678559786_0/PMOS_S_78930897_X2_Y1_1678559785_1678559786_0/w_0_0#" "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" 19.7543
cap "CAP_2T_51284459_1678559787_2/m3_53_2692#" "INP" 0.293149
cap "VDD" "INN" 0.371263
cap "INP" "VDD" 321.283
cap "NMOS_4T_41917219_X2_Y1_1678559788_0/a_147_483#" "GND" 0.423307
cap "GND" "INN" 0.0235191
cap "GND" "INP" 294.416
cap "CAP_2T_51284459_1678559787_2/m3_53_2692#" "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_230_483#" 0.603968
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "INN" 1.71155
cap "INP" "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" 267.937
cap "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_230_483#" "VDD" 213.461
cap "GND" "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_230_483#" 154.24
cap "NMOS_4T_41917219_X2_Y1_1678559788_0/a_147_483#" "GND" 0.423307
cap "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_230_483#" "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" 122.128
cap "GND" "CAP_2T_51284459_1678559787_2/m3_53_2692#" 1.67028
cap "CAP_2T_51284459_1678559787_2/m3_53_2692#" "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" 0.202691
cap "GND" "NMOS_4T_41917219_X2_Y1_1678559788_0/a_147_483#" 0.423307
cap "GND" "VDD" 566.018
cap "INV_97143719_PG0_1_0_1678559786_0/PMOS_S_78930897_X2_Y1_1678559785_1678559786_0/w_0_0#" "VDD" 7.60414
cap "GND" "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_230_483#" 388.329
cap "VDD" "GND" 507.795
cap "VDD" "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_230_483#" 844.611
cap "INV_97143719_PG0_1_0_1678559786_0/PMOS_S_78930897_X2_Y1_1678559785_1678559786_0/w_0_0#" "VDD" 2.22851
cap "PMOS_S_78930897_X2_Y1_1678559790_0/a_230_483#" "VDD" 0.0684532
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "INP" 2.47507
cap "GND" "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" 76.4994
cap "GND" "INP" 1.15652
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_230_483#" 37.1479
cap "INV_97143719_PG0_1_0_1678559786_0/PMOS_S_78930897_X2_Y1_1678559785_1678559786_0/w_0_0#" "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" 1.32282
cap "VDD" "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" 47.1083
cap "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_230_483#" "INP" 5.62495
cap "VDD" "INP" 14.501
cap "NMOS_S_97312901_X2_Y1_1678559789_2/a_200_252#" "VDD" 39.5959
cap "NMOS_S_97312901_X2_Y1_1678559789_2/a_230_483#" "VDD" 25.4613
cap "GND" "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" 2.74042
cap "GND" "INP" 130.667
cap "GND" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 10.5531
cap "GND" "INN" 1.55856
cap "INP" "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" 2.69584
cap "OUT" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 0.0250768
cap "INP" "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" 1.06883
cap "VDD" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 1.13344
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 0.347684
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "VDD" 4.62473
cap "OUT" "GND" -1.64832
cap "INP" "INN" 8.38324
cap "INP" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 0.32721
cap "GND" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 352.148
cap "GND" "VDD" 205.603
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "GND" 57.6284
cap "GND" "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" 31.0631
cap "INP" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 38.1002
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" 0.0306373
cap "INP" "VDD" 17.6947
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "INP" 11.2121
cap "VDD" "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_230_483#" 94.6607
cap "GND" "INN" 110.616
cap "CAP_2T_51284459_1678559787_1/m3_53_2692#" "INP" 11.6919
cap "VDD" "INP" 522.144
cap "GND" "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" 11.784
cap "CAP_2T_51284459_1678559787_1/m3_53_2692#" "VDD" 28.2865
cap "INN" "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_230_483#" 0.795365
cap "INP" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 0.735144
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "INP" 23.3791
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "CAP_2T_51284459_1678559787_1/m3_53_2692#" 0.326156
cap "GND" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 1.57514
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "GND" 29.0381
cap "VDD" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 2.68061
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "VDD" 26.5502
cap "INP" "INN" 301.24
cap "CAP_2T_51284459_1678559787_1/m3_53_2692#" "INN" 0.872816
cap "VDD" "INN" 51.7549
cap "INP" "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" 0.0392467
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_230_483#" -3.31192
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "INN" 2.60929
cap "INN" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 0.0786976
cap "GND" "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_230_483#" 134.129
cap "INP" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 0.364123
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "INP" 2.04323
cap "INP" "GND" 471.626
cap "CAP_2T_51284459_1678559787_1/m3_53_2692#" "GND" 4.61487
cap "VDD" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 1.00288
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "VDD" 21.9554
cap "VDD" "GND" 848.329
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" 0.045956
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" "INN" 1.34792
cap "GND" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 55.0176
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "GND" 51.7002
cap "INP" "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_230_483#" 75.8025
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" "INN" 0.152186
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "INN" 1.70836
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_230_483#" 25.7558
cap "GND" "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_230_483#" -22.6035
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "GND" 850.045
cap "INP" "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_230_483#" 4.04
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" 1.4104
cap "GND" "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" 0.0143273
cap "INP" "GND" 1.64714
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "INP" 16.4136
cap "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_230_483#" "VDD" -1.72416
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "VDD" 258.965
cap "GND" "VDD" 252.061
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "INN" 2.83289
cap "INN" "GND" 0.0497065
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 0.708206
cap "GND" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 0.0111762
cap "VDD" "NMOS_S_97312901_X2_Y1_1678559789_2/a_230_483#" 29.8268
cap "GND" "OUT" 33.6587
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" "OUT" 8.01496
cap "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 9.71815
cap "PMOS_S_78930897_X2_Y1_1678559790_0/w_0_0#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 0.109378
cap "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" "VDD" 4.0368
cap "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" -24.3548
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 2.60858
cap "VDD" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 496.832
cap "GND" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 21.3582
cap "GND" "INN" 1.73364
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" "OUT" 198.822
cap "VDD" "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" 41.9759
cap "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" "PMOS_S_78930897_X2_Y1_1678559790_0/w_0_0#" 0.71819
cap "PMOS_S_78930897_X2_Y1_1678559790_0/w_0_0#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 2.19129
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "OUT" 0.501482
cap "VDD" "OUT" 9.62832
cap "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" "GND" 8.93474
cap "VDD" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 0.260245
cap "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" 0.00482962
cap "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 4.24764
cap "GND" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 130.336
cap "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" "INN" 4.62
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 269.749
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "PMOS_S_78930897_X2_Y1_1678559790_0/w_0_0#" 3.21847
cap "GND" "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" 78.7562
cap "GND" "VDD" 80.3809
cap "VDD" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 123.319
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 35.8503
cap "VDD" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 8.47467
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 1.18311
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "INN" 9.43046
cap "VDD" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 0.0218289
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" 9.60361
cap "VDD" "INN" 14.0495
cap "GND" "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" 228.405
cap "OUT" "VDD" 0.0335226
cap "VDD" "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" 7.25747
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "CAP_2T_51284459_1678559787_1/m3_53_2692#" 2.68701
cap "OUT" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 0.0727214
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "INN" 0.00603702
cap "VDD" "CAP_2T_51284459_1678559787_1/m3_53_2692#" 7.76427
cap "GND" "VDD" 240.623
cap "VDD" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 330.015
cap "PMOS_S_78930897_X2_Y1_1678559790_0/w_0_0#" "VDD" 0.00707323
cap "PMOS_S_78930897_X2_Y1_1678559790_0/w_0_0#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 0.19688
cap "VDD" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 3.94894
cap "INN" "VDD" 7.67858
cap "INN" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 0.270402
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 11.0624
cap "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" "VDD" 17.6447
cap "OUT" "GND" 0.0664755
cap "PMOS_S_78930897_X2_Y1_1678559790_0/w_0_0#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 0.00933667
cap "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" -0.111745
cap "GND" "VDD" 246.188
cap "VDD" "CAP_2T_51284459_1678559787_1/m3_53_2692#" 60.0393
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "VDD" 92.1758
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" "CAP_2T_51284459_1678559787_1/m3_53_2692#" 4.82518
cap "GND" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 64.0797
cap "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 0.110553
cap "INN" "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" 5.45654
cap "GND" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 6.06038
cap "GND" "INN" 10.3436
cap "INN" "CAP_2T_51284459_1678559787_1/m3_53_2692#" 1.07988
cap "GND" "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" 8.27638
cap "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" "CAP_2T_51284459_1678559787_1/m3_53_2692#" 2.52236
cap "OUT" "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" 0.182608
cap "GND" "CAP_2T_51284459_1678559787_1/m3_53_2692#" 13.4212
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "VDD" 116.243
cap "VDD" "VDD" 91.5754
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 10.9567
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "VDD" 25.8963
cap "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_147_483#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 11.1596
cap "NMOS_4T_41917219_X2_Y1_1678559788_1/a_230_483#" "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_147_483#" 0.00717368
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 12.9328
cap "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_147_483#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" 0.746996
cap "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_147_483#" "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" 5.36963
cap "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_147_483#" "VDD" 105.447
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" 6.57214
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "VDD" 41.421
cap "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_147_483#" "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" 0.0445837
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_147_483#" 178.837
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "INN" 2.30521
cap "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" 0.604947
cap "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_147_483#" "VDD" 20.4357
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 0.0164301
cap "INV_97143719_PG0_0_0_1678559785_0/NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_200_252#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" 0.664992
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" "INV_97143719_PG0_0_0_1678559785_0/NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_147_483#" 7.9161
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" "OUT" 1.04487
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" 0.664992
cap "INV_97143719_PG0_0_0_1678559785_0/NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_147_483#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" 34.1663
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" "INV_97143719_PG0_0_0_1678559785_0/NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_200_252#" 0.664992
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" 96.5522
cap "INV_97143719_PG0_0_0_1678559785_0/NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_147_483#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 1.92924
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 19.4763
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 95.5155
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" "INV_97143719_PG0_0_0_1678559785_0/NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_200_252#" 0.664992
cap "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" 0.660292
cap "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" 0.664992
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" 3.51531
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" "INV_97143719_PG0_0_0_1678559785_0/NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_200_252#" 0.664992
cap "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" 0.664992
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" "NMOS_4T_41917219_X2_Y1_1678559788_0/a_200_252#" 0.664992
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" 9.05323
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" "INV_97143719_PG0_0_0_1678559785_0/NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_147_483#" 351.624
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" 0.025684
cap "NMOS_4T_41917219_X2_Y1_1678559788_0/a_200_252#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" 0.660292
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" "NMOS_4T_41917219_X2_Y1_1678559788_0/a_200_252#" 0.664992
cap "CAP_2T_51284459_1678559787_1/m3_53_2692#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" 2.81367
cap "INV_97143719_PG0_1_0_1678559786_0/PMOS_S_78930897_X2_Y1_1678559785_1678559786_0/w_0_0#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 0.451582
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 217.26
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 6.60059
cap "INV_97143719_PG0_0_0_1678559785_0/NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_147_483#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 74.7999
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" -2.97612
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" "INV_97143719_PG0_1_0_1678559786_0/PMOS_S_78930897_X2_Y1_1678559785_1678559786_0/a_200_252#" 0.614756
cap "CAP_2T_51284459_1678559787_1/m3_53_2692#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" 4.84039
cap "NMOS_4T_41917219_X2_Y1_1678559788_0/a_200_252#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" 0.664992
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" "INV_97143719_PG0_1_0_1678559786_0/PMOS_S_78930897_X2_Y1_1678559785_1678559786_0/w_0_0#" 16.8284
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" "NMOS_S_97312901_X2_Y1_1678559789_0/a_147_483#" -0.735047
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" "CAP_2T_51284459_1678559787_1/m3_53_2692#" 37.9862
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" "CAP_2T_51284459_1678559787_1/m3_53_2692#" 2.62172
cap "NMOS_S_97312901_X2_Y1_1678559789_0/a_147_483#" "CAP_2T_51284459_1678559787_1/m3_53_2692#" 31.2081
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" "INV_97143719_PG0_1_0_1678559786_0/PMOS_S_78930897_X2_Y1_1678559785_1678559786_0/w_0_0#" 1.36332
cap "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" "NMOS_S_97312901_X2_Y1_1678559789_0/a_147_483#" 34.3691
merge "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_230_483#" "PMOS_S_78930897_X2_Y1_1678559790_1/a_200_252#" -2363.17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9408 -784 0 0 -409275 -2416 0 0 0 0 0 0
merge "PMOS_S_78930897_X2_Y1_1678559790_1/a_200_252#" "NMOS_S_97312901_X2_Y1_1678559789_2/a_200_252#"
merge "NMOS_S_97312901_X2_Y1_1678559789_2/a_200_252#" "m1_3182_3584#"
merge "m1_3182_3584#" "CAP_2T_51284459_1678559787_2/m3_53_2692#"
merge "CAP_2T_51284459_1678559787_2/m3_53_2692#" "m3_4464_2589#"
merge "m3_4464_2589#" "m1_2494_4424#"
merge "INV_97143719_PG0_0_0_1678559785_0/NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_230_483#" "OUT" -101.387 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5992 -326 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_78930897_X2_Y1_1678559790_1/a_230_483#" "m3_4894_4713#" -2767.88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11424 -1080 0 0 -29225 -1172 0 0 0 0 0 0
merge "m3_4894_4713#" "NMOS_S_97312901_X2_Y1_1678559789_2/a_230_483#"
merge "NMOS_S_97312901_X2_Y1_1678559789_2/a_230_483#" "m1_3182_4424#"
merge "m1_3182_4424#" "CAP_2T_51284459_1678559787_1/m3_53_2692#"
merge "CAP_2T_51284459_1678559787_1/m3_53_2692#" "PMOS_S_78930897_X2_Y1_1678559790_0/a_200_252#"
merge "PMOS_S_78930897_X2_Y1_1678559790_0/a_200_252#" "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#"
merge "NMOS_S_97312901_X2_Y1_1678559789_1/a_200_252#" "li_2813_3931#"
merge "li_2813_3931#" "m1_1118_3920#"
merge "INV_97143719_PG0_1_0_1678559786_0/m1_226_560#" "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" -2577.05 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10976 -840 -3584 -240 -50149 -2076 0 0 0 0 0 0
merge "NMOS_4T_41917219_X2_Y1_1678559788_1/a_200_252#" "PMOS_S_78930897_X2_Y1_1678559790_0/a_230_483#"
merge "PMOS_S_78930897_X2_Y1_1678559790_0/a_230_483#" "li_1437_5023#"
merge "li_1437_5023#" "NMOS_S_97312901_X2_Y1_1678559789_1/a_230_483#"
merge "NMOS_S_97312901_X2_Y1_1678559789_1/a_230_483#" "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_200_252#"
merge "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_200_252#" "CAP_2T_51284459_1678559787_0/m3_53_2692#"
merge "CAP_2T_51284459_1678559787_0/m3_53_2692#" "INP"
merge "INP" "m3_90_2581#"
merge "m3_90_2581#" "m1_2204_3584#"
merge "m1_2204_3584#" "m1_1602_3080#"
merge "m1_1602_3080#" "m1_1000_3080#"
merge "CAP_2T_51284459_1678559787_1/m3_53_172#" "NMOS_S_97312901_X2_Y1_1678559789_0/a_147_483#" -6365.51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 -14896 -1092 -5280 -386 0 0 0 0 0 0
merge "NMOS_S_97312901_X2_Y1_1678559789_0/a_147_483#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/SUB"
merge "SCM_PMOS_79287875_X2_Y1_1678559791_0/SUB" "CAP_2T_51284459_1678559787_1/SUB"
merge "CAP_2T_51284459_1678559787_1/SUB" "NMOS_4T_41917219_X2_Y1_1678559788_0/a_241_1232#"
merge "NMOS_4T_41917219_X2_Y1_1678559788_0/a_241_1232#" "NMOS_4T_41917219_X2_Y1_1678559788_1/a_241_1232#"
merge "NMOS_4T_41917219_X2_Y1_1678559788_1/a_241_1232#" "INV_97143719_PG0_0_0_1678559785_0/SUB"
merge "INV_97143719_PG0_0_0_1678559785_0/SUB" "INV_97143719_PG0_0_0_1678559785_0/NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_147_483#"
merge "INV_97143719_PG0_0_0_1678559785_0/NMOS_S_97312901_X2_Y1_1678559784_1678559785_0/a_147_483#" "PMOS_S_78930897_X2_Y1_1678559790_1/SUB"
merge "PMOS_S_78930897_X2_Y1_1678559790_1/SUB" "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_147_483#"
merge "INV_97143719_PG0_1_0_1678559786_0/NMOS_S_97312901_X2_Y1_1678559784_1678559786_0/a_147_483#" "CAP_2T_51284459_1678559787_2/m3_53_172#"
merge "CAP_2T_51284459_1678559787_2/m3_53_172#" "CAP_2T_51284459_1678559787_0/m3_53_172#"
merge "CAP_2T_51284459_1678559787_0/m3_53_172#" "GND"
merge "GND" "NMOS_S_97312901_X2_Y1_1678559789_2/a_147_483#"
merge "NMOS_S_97312901_X2_Y1_1678559789_2/a_147_483#" "PMOS_S_78930897_X2_Y1_1678559790_0/SUB"
merge "PMOS_S_78930897_X2_Y1_1678559790_0/SUB" "NMOS_S_97312901_X2_Y1_1678559789_1/a_147_483#"
merge "NMOS_S_97312901_X2_Y1_1678559789_1/a_147_483#" "INV_97143719_PG0_1_0_1678559786_0/SUB"
merge "INV_97143719_PG0_1_0_1678559786_0/SUB" "CAP_2T_51284459_1678559787_2/SUB"
merge "CAP_2T_51284459_1678559787_2/SUB" "CAP_2T_51284459_1678559787_0/SUB"
merge "CAP_2T_51284459_1678559787_0/SUB" "SUB"
merge "INV_97143719_PG0_0_0_1678559785_0/PMOS_S_78930897_X2_Y1_1678559785_1678559785_0/w_0_0#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" -3385.41 0 0 0 0 0 -3024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20160 -1280 0 0 0 0 0 0 0 0
merge "SCM_PMOS_79287875_X2_Y1_1678559791_0/w_0_0#" "INV_97143719_PG0_1_0_1678559786_0/PMOS_S_78930897_X2_Y1_1678559785_1678559786_0/w_0_0#"
merge "INV_97143719_PG0_1_0_1678559786_0/PMOS_S_78930897_X2_Y1_1678559785_1678559786_0/w_0_0#" "PMOS_S_78930897_X2_Y1_1678559790_1/w_0_0#"
merge "PMOS_S_78930897_X2_Y1_1678559790_1/w_0_0#" "PMOS_S_78930897_X2_Y1_1678559790_0/w_0_0#"
merge "PMOS_S_78930897_X2_Y1_1678559790_0/w_0_0#" "VDD"
merge "NMOS_4T_41917219_X2_Y1_1678559788_0/a_147_483#" "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" -811.819 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12656 -900 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_97312901_X2_Y1_1678559789_0/a_230_483#" "m1_1860_5852#"
merge "m1_1860_5852#" "NMOS_4T_41917219_X2_Y1_1678559788_1/a_147_483#"
merge "NMOS_4T_41917219_X2_Y1_1678559788_1/a_147_483#" "m1_1172_5768#"
merge "NMOS_4T_41917219_X2_Y1_1678559788_0/a_230_483#" "NMOS_S_97312901_X2_Y1_1678559789_0/a_200_252#" -1550.64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -360 -5376 -416 0 0 0 0 0 0 0 0
merge "NMOS_S_97312901_X2_Y1_1678559789_0/a_200_252#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#"
merge "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_200_252#" "li_1695_6871#"
merge "li_1695_6871#" "m1_1258_5936#"
merge "NMOS_4T_41917219_X2_Y1_1678559788_0/a_200_252#" "INN" -200.182 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3136 -224 0 0 0 0 0 0 0 0 0 0
merge "NMOS_4T_41917219_X2_Y1_1678559788_1/a_230_483#" "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" -1069.43 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7392 -600 -3584 -240 0 0 0 0 0 0 0 0
merge "SCM_PMOS_79287875_X2_Y1_1678559791_0/a_402_483#" "m1_1000_5936#"
merge "m1_1000_5936#" "INV_97143719_PG0_0_0_1678559785_0/m1_226_560#"
merge "INV_97143719_PG0_0_0_1678559785_0/m1_226_560#" "li_577_5947#"
