# Generated by gdsDummy       {now.strftime("%d/%m/%Y %H:%M:%S")}

# inputs
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/d_mode_dc}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/delay_lclkr_dc}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/mpw1_dc_b}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/mpw2_dc_b}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/func_sl_force}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/func_sl_thold_0_b}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/sg_0}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/scan_in}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/dec_mul_ex1_mul_recform}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/dec_mul_ex1_mul_val[0]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/dec_mul_ex1_mul_ord}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/dec_mul_ex1_mul_ret}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/dec_mul_ex1_mul_sign}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/dec_mul_ex1_mul_size}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/dec_mul_ex1_mul_imm}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/dec_mul_ex1_xer_ov_update}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/cp_flush[0]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/ex1_spr_msr_cm}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[0]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[1]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[2]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[3]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[4]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[5]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[6]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[7]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[8]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[9]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[10]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[11]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[12]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[13]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[14]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[15]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[16]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[17]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[18]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[19]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[20]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[21]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[22]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[23]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[24]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[25]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[26]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[27]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[28]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[29]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[30]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[31]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[32]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[33]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[34]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[35]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[36]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[37]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[38]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[39]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[40]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[41]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[42]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[43]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[44]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[45]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[46]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[47]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[48]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[49]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[50]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[51]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[52]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[53]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[54]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[55]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[56]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[57]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[58]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[59]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[60]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[61]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[62]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs1[63]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[0]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[1]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[2]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[3]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[4]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[5]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[6]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[7]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[8]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[9]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[10]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[11]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[12]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[13]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[14]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[15]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[16]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[17]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[18]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[19]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[20]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[21]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[22]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[23]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[24]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[25]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[26]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[27]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[28]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[29]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[30]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[31]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[32]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[33]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[34]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[35]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[36]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[37]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[38]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[39]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[40]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[41]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[42]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[43]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[44]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[45]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[46]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[47]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[48]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[49]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[50]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[51]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[52]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[53]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[54]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[55]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[56]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[57]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[58]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[59]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[60]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[61]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[62]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_rs2[63]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_abort}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_xer[0]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_xer[1]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_xer[2]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_xer[3]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_xer[4]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_xer[5]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_xer[6]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_xer[7]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_xer[8]}
set_input_delay -clock clk [expr $clk_period*.9] {xu0.mult/byp_mul_ex2_xer[9]}

# outputs
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/scan_out}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[0]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[1]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[2]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[3]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[4]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[5]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[6]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[7]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[8]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[9]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[10]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[11]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[12]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[13]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[14]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[15]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[16]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[17]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[18]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[19]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[20]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[21]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[22]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[23]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[24]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[25]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[26]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[27]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[28]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[29]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[30]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[31]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[32]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[33]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[34]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[35]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[36]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[37]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[38]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[39]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[40]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[41]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[42]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[43]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[44]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[45]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[46]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[47]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[48]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[49]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[50]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[51]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[52]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[53]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[54]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[55]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[56]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[57]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[58]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[59]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[60]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[61]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[62]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_rt[63]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_xer[0]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_xer[1]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_xer[2]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_xer[3]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_xer[4]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_xer[5]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_xer[6]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_xer[7]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_xer[8]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_xer[9]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_cr[0]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_cr[1]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_cr[2]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex6_cr[3]}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex5_abort}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex5_ord_done}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_byp_ex5_done}
set_output_delay -clock clk [expr $clk_period*.1] {xu0.mult/mul_spr_running[0]}
