/* Generated by Yosys 0.18+10 (git sha1 1246ddb77, gcc 11.2.1 -fPIC -Os) */

module dec3x8_concurrent(\output , \input );
  input [2:0] \input ;
  output [7:0] \output ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _00_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _01_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _02_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _03_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _04_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _05_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _06_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _07_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _08_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _09_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _10_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _11_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _12_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _13_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _14_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _15_;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/GHDL_testcases/dec3x8_concurrent/Jira/rtl/dec3x8_concurrent.vhd:7" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/GHDL_testcases/dec3x8_concurrent/Jira/rtl/dec3x8_concurrent.vhd:7" *)
  wire [2:0] \input ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/GHDL_testcases/dec3x8_concurrent/Jira/rtl/dec3x8_concurrent.vhd:8" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/GHDL_testcases/dec3x8_concurrent/Jira/rtl/dec3x8_concurrent.vhd:8" *)
  wire [7:0] \output ;
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) _16_ (
    .Y(\output [0]),
    .A(\input )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) _17_ (
    .Y(\output [6]),
    .A(\input )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) _18_ (
    .Y(\output [7]),
    .A(\input )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) _19_ (
    .Y(\output [4]),
    .A(\input )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) _20_ (
    .Y(\output [3]),
    .A({ \input [0], \input [1], \input [2] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) _21_ (
    .Y(\output [2]),
    .A({ \input [1], \input [2], \input [0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) _22_ (
    .Y(\output [1]),
    .A({ \input [0], \input [2:1] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/08_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) _23_ (
    .Y(\output [5]),
    .A({ \input [2], \input [0], \input [1] })
  );
endmodule
