===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 22.8929 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.0630 ( 11.5%)    4.0630 ( 17.7%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.3819 (  9.5%)    3.3819 ( 14.8%)    Parse modules
    0.5880 (  1.7%)    0.5880 (  2.6%)    Verify circuit
   17.4562 ( 49.3%)   10.7889 ( 47.1%)  'firrtl.circuit' Pipeline
    0.5750 (  1.6%)    0.5750 (  2.5%)    LowerFIRRTLAnnotations
    2.7583 (  7.8%)    1.3796 (  6.0%)    'firrtl.module' Pipeline
    1.2744 (  3.6%)    0.6423 (  2.8%)      DropName
    1.4794 (  4.2%)    0.7458 (  3.3%)      CSE
    0.0013 (  0.0%)    0.0009 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1250 (  0.4%)    0.0626 (  0.3%)    'firrtl.module' Pipeline
    0.1221 (  0.3%)    0.0611 (  0.3%)      LowerCHIRRTLPass
    0.1535 (  0.4%)    0.1535 (  0.7%)    InferWidths
    0.3497 (  1.0%)    0.3497 (  1.5%)    MemToRegOfVec
    0.6266 (  1.8%)    0.6266 (  2.7%)    InferResets
    0.0736 (  0.2%)    0.0736 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.1139 (  0.3%)    0.1139 (  0.5%)    WireDFT
    0.5095 (  1.4%)    0.5095 (  2.2%)    LowerFIRRTLTypes
    0.6478 (  1.8%)    0.3241 (  1.4%)    'firrtl.module' Pipeline
    0.6254 (  1.8%)    0.3140 (  1.4%)      ExpandWhens
    0.0179 (  0.1%)    0.0100 (  0.0%)      SFCCompat
    1.1121 (  3.1%)    1.1121 (  4.9%)    CheckCombCycles
    0.0744 (  0.2%)    0.0744 (  0.3%)      (A) circt::firrtl::InstanceGraph
    2.2388 (  6.3%)    1.1198 (  4.9%)    'firrtl.module' Pipeline
    1.9702 (  5.6%)    0.9934 (  4.3%)      Canonicalizer
    0.2640 (  0.7%)    0.1393 (  0.6%)      InferReadWrite
    0.1865 (  0.5%)    0.1865 (  0.8%)    PrefixModules
    0.0630 (  0.2%)    0.0630 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)      (A) circt::firrtl::NLATable
    0.4212 (  1.2%)    0.4212 (  1.8%)    Inliner
    1.6602 (  4.7%)    1.6602 (  7.3%)    IMConstProp
    0.0630 (  0.2%)    0.0630 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0630 (  0.2%)    0.0630 (  0.3%)    AddSeqMemPorts
    0.0627 (  0.2%)    0.0627 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.2520 (  0.7%)    0.2520 (  1.1%)    CreateSiFiveMetadata
    0.0425 (  0.1%)    0.0425 (  0.2%)    ExtractInstances
    0.0003 (  0.0%)    0.0003 (  0.0%)      (A) circt::firrtl::NLATable
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.8973 (  2.5%)    0.4490 (  2.0%)    'firrtl.module' Pipeline
    0.2972 (  0.8%)    0.1542 (  0.7%)      DropName
    0.5959 (  1.7%)    0.3042 (  1.3%)      Canonicalizer
    0.7168 (  2.0%)    0.7168 (  3.1%)    IMDeadCodeElim
    0.0620 (  0.2%)    0.0620 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    1.7528 (  4.9%)    1.7528 (  7.7%)  LowerFIRRTLToHW
    0.0634 (  0.2%)    0.0634 (  0.3%)    (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    (A) circt::firrtl::NLATable
    0.9448 (  2.7%)    0.9448 (  4.1%)  LowerSeqToSV
    0.2455 (  0.7%)    0.2455 (  1.1%)  HWMemSimImpl
    5.3822 ( 15.2%)    2.7138 ( 11.9%)  'hw.module' Pipeline
    0.9304 (  2.6%)    0.4783 (  2.1%)    CSE
    0.0012 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    3.5958 ( 10.2%)    1.8023 (  7.9%)    Canonicalizer
    0.6816 (  1.9%)    0.3446 (  1.5%)    CSE
    0.0009 (  0.0%)    0.0004 (  0.0%)      (A) DominanceInfo
    0.1637 (  0.5%)    0.0840 (  0.4%)    HWCleanup
    0.4724 (  1.3%)    0.2362 (  1.0%)  'hw.module' Pipeline
    0.0473 (  0.1%)    0.0247 (  0.1%)    HWLegalizeModules
    0.4190 (  1.2%)    0.2107 (  0.9%)    PrettifyVerilog
    0.3006 (  0.8%)    0.3006 (  1.3%)  StripDebugInfoWithPred
    1.6618 (  4.7%)    1.6618 (  7.3%)  ExportVerilog
    0.0052 (  0.0%)    0.0052 (  0.0%)  Rest
   35.4148 (100.0%)   22.8929 (100.0%)  Total

{
  totalTime: 22.943,
  maxMemory: 847249408
}
