

Implementation tool: Xilinx Vivado v.2024.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Fri Sep 26 17:57:44 KST 2025

#=== Post-Implementation Resource usage ===
SLICE:          596
LUT:           1599
FF:             648
DSP:             74
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      8.326
CP achieved post-implementation: 9.509
Timing met
