// Seed: 1797141026
module module_0;
  wire id_1;
  ;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 #(
    parameter id_1 = 32'd25
) (
    _id_1,
    id_2
);
  output logic [7:0] id_2;
  module_0 modCall_1 ();
  inout wire _id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_3.id_27 = 0;
endmodule
module module_3 (
    input tri1 id_0,
    output tri1 id_1,
    inout tri0 id_2,
    output wor id_3,
    input supply0 id_4,
    input tri id_5,
    input uwire id_6,
    output tri1 id_7,
    input uwire id_8,
    output supply0 id_9,
    output uwire id_10,
    output wand id_11,
    input supply1 id_12,
    input tri0 id_13,
    input uwire id_14,
    input wire id_15,
    output wor id_16,
    input uwire id_17,
    output wand id_18,
    input tri1 id_19,
    input wand id_20,
    output wire id_21,
    output wand id_22,
    input supply0 id_23,
    output wand id_24,
    input uwire id_25,
    input supply1 id_26,
    input tri id_27,
    output tri0 id_28
);
  assign id_22 = -1 > id_19 ? ~id_6 : id_12;
  bit id_30, id_31;
  logic id_32;
  module_2 modCall_1 (
      id_32,
      id_32,
      id_32
  );
  always @(-1 or(-1)) #1 id_30 = id_8;
endmodule
