// Seed: 2574700545
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wand id_5,
    input tri id_6,
    input wand id_7
);
  assign id_4 = 1;
  assign module_1.id_3 = 0;
  wire id_9;
  wire [-1 : -1] id_10;
endmodule
module module_1 #(
    parameter id_3 = 32'd32
) (
    input wor id_0,
    output tri1 id_1,
    output supply0 id_2,
    input uwire _id_3
);
  parameter id_5 = {1 == 1, 1, -1};
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0
  );
  logic [1 : -1  -  1] id_6;
  ;
  parameter id_7 = id_5;
  logic [1 : id_3] id_8;
endmodule
