{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652034247205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652034247205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 23:54:07 2022 " "Processing started: Sun May 08 23:54:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652034247205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034247205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC -c IITB-RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC -c IITB-RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034247206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652034247836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652034247836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_8to1_1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_8to1_1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8to1_1b-Behavioral " "Found design unit 1: mux_8to1_1b-Behavioral" {  } { { "Datapath-Components/mux_8to1_1b.vhd" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_8to1_1b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264636 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8to1_1b " "Found entity 1: mux_8to1_1b" {  } { { "Datapath-Components/mux_8to1_1b.vhd" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_8to1_1b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_4to1_16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_4to1_16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1_16b-Behavioral " "Found design unit 1: mux_4to1_16b-Behavioral" {  } { { "Datapath-Components/mux_4to1_16b.vhd" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_4to1_16b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264639 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_16b " "Found entity 1: mux_4to1_16b" {  } { { "Datapath-Components/mux_4to1_16b.vhd" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_4to1_16b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_2to1_16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_2to1_16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_16b-Behavioral " "Found design unit 1: mux_2to1_16b-Behavioral" {  } { { "Datapath-Components/mux_2to1_16b.vhd" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_16b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264642 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_16b " "Found entity 1: mux_2to1_16b" {  } { { "Datapath-Components/mux_2to1_16b.vhd" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_16b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_2to1_3b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_2to1_3b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_3b-Behavioral " "Found design unit 1: mux_2to1_3b-Behavioral" {  } { { "Datapath-Components/mux_2to1_3b.vhd" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_3b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264646 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_3b " "Found entity 1: mux_2to1_3b" {  } { { "Datapath-Components/mux_2to1_3b.vhd" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_3b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_control.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file state_control.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_control-behav " "Found design unit 1: state_control-behav" {  } { { "state_control.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/state_control.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264650 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_control " "Found entity 1: state_control" {  } { { "state_control.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/state_control.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-struct " "Found design unit 1: IITB_RISC-struct" {  } { { "IITB_RISC.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/IITB_RISC.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264653 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "IITB_RISC.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/IITB_RISC.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exec_unit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file exec_unit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exec_unit-behave " "Found design unit 1: exec_unit-behave" {  } { { "exec_unit.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264657 ""} { "Info" "ISGN_ENTITY_NAME" "1 exec_unit " "Found entity 1: exec_unit" {  } { { "exec_unit.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/sign_extend_9_16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/sign_extend_9_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend_9_16-Struct " "Found design unit 1: sign_extend_9_16-Struct" {  } { { "Datapath-Components/sign_extend_9_16.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/sign_extend_9_16.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264662 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_9_16 " "Found entity 1: sign_extend_9_16" {  } { { "Datapath-Components/sign_extend_9_16.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/sign_extend_9_16.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/sign_extend_6_16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/sign_extend_6_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend_6_16-Struct " "Found design unit 1: sign_extend_6_16-Struct" {  } { { "Datapath-Components/sign_extend_6_16.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/sign_extend_6_16.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264665 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_6_16 " "Found entity 1: sign_extend_6_16" {  } { { "Datapath-Components/sign_extend_6_16.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/sign_extend_6_16.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/shifter7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/shifter7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter7-Struct " "Found design unit 1: shifter7-Struct" {  } { { "Datapath-Components/shifter7.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/shifter7.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264668 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter7 " "Found entity 1: shifter7" {  } { { "Datapath-Components/shifter7.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/shifter7.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behave " "Found design unit 1: reg_file-behave" {  } { { "Datapath-Components/reg_file.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/reg_file.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264671 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "Datapath-Components/reg_file.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/reg_file.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-struct " "Found design unit 1: reg-struct" {  } { { "Datapath-Components/reg.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/reg.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264674 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "Datapath-Components/reg.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/reg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behave " "Found design unit 1: memory-behave" {  } { { "Datapath-Components/memory.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/memory.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264678 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Datapath-Components/memory.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/inverter_16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/inverter_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverter_16-struct " "Found design unit 1: inverter_16-struct" {  } { { "Datapath-Components/inverter_16.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/inverter_16.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264681 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverter_16 " "Found entity 1: inverter_16" {  } { { "Datapath-Components/inverter_16.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/inverter_16.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/ccr.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/ccr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CCR-struct " "Found design unit 1: CCR-struct" {  } { { "Datapath-Components/CCR.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/CCR.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264683 ""} { "Info" "ISGN_ENTITY_NAME" "1 CCR " "Found entity 1: CCR" {  } { { "Datapath-Components/CCR.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/CCR.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "Datapath-Components/ALU.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/ALU.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264686 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Datapath-Components/ALU.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/ALU.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_4to1_3b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_4to1_3b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1_3b-Behavioral " "Found design unit 1: mux_4to1_3b-Behavioral" {  } { { "Datapath-Components/mux_4to1_3b.vhd" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_4to1_3b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264690 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_3b " "Found entity 1: mux_4to1_3b" {  } { { "Datapath-Components/mux_4to1_3b.vhd" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_4to1_3b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_8to1_16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_8to1_16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8to1_16-Behavioral " "Found design unit 1: mux_8to1_16-Behavioral" {  } { { "Datapath-Components/mux_8to1_16b.vhd" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_8to1_16b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264695 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8to1_16 " "Found entity 1: mux_8to1_16" {  } { { "Datapath-Components/mux_8to1_16b.vhd" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_8to1_16b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/count_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/count_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Count_reg-behav " "Found design unit 1: Count_reg-behav" {  } { { "Datapath-Components/count_reg.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/count_reg.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264699 ""} { "Info" "ISGN_ENTITY_NAME" "1 Count_reg " "Found entity 1: Count_reg" {  } { { "Datapath-Components/count_reg.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/count_reg.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/demux_2to1_16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/demux_2to1_16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_2to1_16b-Behavioral " "Found design unit 1: demux_2to1_16b-Behavioral" {  } { { "Datapath-Components/demux_2to1_16b.vhd" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/demux_2to1_16b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264702 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_2to1_16b " "Found entity 1: demux_2to1_16b" {  } { { "Datapath-Components/demux_2to1_16b.vhd" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/demux_2to1_16b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_2to1_1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_2to1_1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_1b-Behavioral " "Found design unit 1: mux_2to1_1b-Behavioral" {  } { { "Datapath-Components/mux_2to1_1b.vhd" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_1b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264705 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_1b " "Found entity 1: mux_2to1_1b" {  } { { "Datapath-Components/mux_2to1_1b.vhd" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_1b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652034264705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264705 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_RISC " "Elaborating entity \"IITB_RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652034264791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exec_unit exec_unit:Datapath " "Elaborating entity \"exec_unit\" for hierarchy \"exec_unit:Datapath\"" {  } { { "IITB_RISC.vhdl" "Datapath" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/IITB_RISC.vhdl" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652034264799 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_a_in exec_unit.vhdl(208) " "VHDL Signal Declaration warning at exec_unit.vhdl(208): used implicit default value for signal \"mem_a_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "exec_unit.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652034264804 "|IITB_RISC|exec_unit:Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg exec_unit:Datapath\|reg:store_reg " "Elaborating entity \"reg\" for hierarchy \"exec_unit:Datapath\|reg:store_reg\"" {  } { { "exec_unit.vhdl" "store_reg" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652034264806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_16b exec_unit:Datapath\|mux_2to1_16b:mem_a_mux " "Elaborating entity \"mux_2to1_16b\" for hierarchy \"exec_unit:Datapath\|mux_2to1_16b:mem_a_mux\"" {  } { { "exec_unit.vhdl" "mem_a_mux" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652034264808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory exec_unit:Datapath\|memory:memory_block " "Elaborating entity \"memory\" for hierarchy \"exec_unit:Datapath\|memory:memory_block\"" {  } { { "exec_unit.vhdl" "memory_block" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652034264811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_2to1_16b exec_unit:Datapath\|demux_2to1_16b:mem_demux " "Elaborating entity \"demux_2to1_16b\" for hierarchy \"exec_unit:Datapath\|demux_2to1_16b:mem_demux\"" {  } { { "exec_unit.vhdl" "mem_demux" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652034264814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU exec_unit:Datapath\|ALU:ALunit " "Elaborating entity \"ALU\" for hierarchy \"exec_unit:Datapath\|ALU:ALunit\"" {  } { { "exec_unit.vhdl" "ALunit" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652034264818 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c_out ALU.vhdl(24) " "VHDL Process Statement warning at ALU.vhdl(24): inferring latch(es) for signal or variable \"c_out\", which holds its previous value in one or more paths through the process" {  } { { "Datapath-Components/ALU.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/ALU.vhdl" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652034264820 "|IITB_RISC|exec_unit:Datapath|ALU:ALunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out ALU.vhdl(24) " "Inferred latch for \"c_out\" at ALU.vhdl(24)" {  } { { "Datapath-Components/ALU.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/Datapath-Components/ALU.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034264820 "|IITB_RISC|exec_unit:Datapath|ALU:ALunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_1b exec_unit:Datapath\|mux_2to1_1b:opmux " "Elaborating entity \"mux_2to1_1b\" for hierarchy \"exec_unit:Datapath\|mux_2to1_1b:opmux\"" {  } { { "exec_unit.vhdl" "opmux" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652034264822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCR exec_unit:Datapath\|CCR:flag_unit " "Elaborating entity \"CCR\" for hierarchy \"exec_unit:Datapath\|CCR:flag_unit\"" {  } { { "exec_unit.vhdl" "flag_unit" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652034264825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_16b exec_unit:Datapath\|mux_4to1_16b:Balu_mux " "Elaborating entity \"mux_4to1_16b\" for hierarchy \"exec_unit:Datapath\|mux_4to1_16b:Balu_mux\"" {  } { { "exec_unit.vhdl" "Balu_mux" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652034264827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter_16 exec_unit:Datapath\|inverter_16:inv1 " "Elaborating entity \"inverter_16\" for hierarchy \"exec_unit:Datapath\|inverter_16:inv1\"" {  } { { "exec_unit.vhdl" "inv1" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652034264829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_6_16 exec_unit:Datapath\|sign_extend_6_16:sign_ex6_16 " "Elaborating entity \"sign_extend_6_16\" for hierarchy \"exec_unit:Datapath\|sign_extend_6_16:sign_ex6_16\"" {  } { { "exec_unit.vhdl" "sign_ex6_16" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652034264832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_9_16 exec_unit:Datapath\|sign_extend_9_16:sign_ex9_16 " "Elaborating entity \"sign_extend_9_16\" for hierarchy \"exec_unit:Datapath\|sign_extend_9_16:sign_ex9_16\"" {  } { { "exec_unit.vhdl" "sign_ex9_16" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652034264835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file exec_unit:Datapath\|reg_file:RegisterFile " "Elaborating entity \"reg_file\" for hierarchy \"exec_unit:Datapath\|reg_file:RegisterFile\"" {  } { { "exec_unit.vhdl" "RegisterFile" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652034264838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_3b exec_unit:Datapath\|mux_2to1_3b:ao1_mux " "Elaborating entity \"mux_2to1_3b\" for hierarchy \"exec_unit:Datapath\|mux_2to1_3b:ao1_mux\"" {  } { { "exec_unit.vhdl" "ao1_mux" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652034264843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_3b exec_unit:Datapath\|mux_4to1_3b:rg_mux " "Elaborating entity \"mux_4to1_3b\" for hierarchy \"exec_unit:Datapath\|mux_4to1_3b:rg_mux\"" {  } { { "exec_unit.vhdl" "rg_mux" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652034264845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count_reg exec_unit:Datapath\|Count_reg:count " "Elaborating entity \"Count_reg\" for hierarchy \"exec_unit:Datapath\|Count_reg:count\"" {  } { { "exec_unit.vhdl" "count" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652034264848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter7 exec_unit:Datapath\|shifter7:shft " "Elaborating entity \"shifter7\" for hierarchy \"exec_unit:Datapath\|shifter7:shft\"" {  } { { "exec_unit.vhdl" "shft" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652034264851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8to1_1b exec_unit:Datapath\|mux_8to1_1b:LSbit " "Elaborating entity \"mux_8to1_1b\" for hierarchy \"exec_unit:Datapath\|mux_8to1_1b:LSbit\"" {  } { { "exec_unit.vhdl" "LSbit" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/exec_unit.vhdl" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652034264853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_control state_control:FSM_control " "Elaborating entity \"state_control\" for hierarchy \"state_control:FSM_control\"" {  } { { "IITB_RISC.vhdl" "FSM_control" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/IITB_RISC.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652034264855 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "IITB_RISC.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/IITB_RISC.vhdl" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652034265313 "|IITB_RISC|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "IITB_RISC.vhdl" "" { Text "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/IITB_RISC.vhdl" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652034265313 "|IITB_RISC|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652034265313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652034265313 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652034265313 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652034265313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652034265428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 23:54:25 2022 " "Processing ended: Sun May 08 23:54:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652034265428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652034265428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652034265428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652034265428 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652034267155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652034267156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 23:54:26 2022 " "Processing started: Sun May 08 23:54:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652034267156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652034267156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IITB-RISC -c IITB-RISC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IITB-RISC -c IITB-RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652034267157 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652034267346 ""}
{ "Info" "0" "" "Project  = IITB-RISC" {  } {  } 0 0 "Project  = IITB-RISC" 0 0 "Fitter" 0 0 1652034267347 ""}
{ "Info" "0" "" "Revision = IITB-RISC" {  } {  } 0 0 "Revision = IITB-RISC" 0 0 "Fitter" 0 0 1652034267347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652034267446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652034267447 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IITB-RISC 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"IITB-RISC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652034267452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652034267550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652034267550 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652034267631 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652034267643 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652034267845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652034267845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652034267845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652034267845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652034267845 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652034267845 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1652034267867 ""}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Timing netlist is empty. No timing reports will be generated." {  } {  } 0 332046 "Timing netlist is empty. No timing reports will be generated." 0 0 "Fitter" 0 -1 1652034267895 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB-RISC.sdc " "Synopsys Design Constraints File file not found: 'IITB-RISC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652034267896 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1652034267900 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1652034267900 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652034267909 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652034267909 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1652034267918 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1652034267918 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1652034267919 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1652034267929 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1652034267936 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1652034267936 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1652034267936 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652034267936 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1652034267938 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1652034267938 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1652034267938 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652034267939 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652034267939 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652034267939 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652034267939 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1652034267939 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1652034267939 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652034267957 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1652034267964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652034268137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652034268161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652034268162 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652034268212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652034268213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652034268219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652034268314 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652034268314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652034268329 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1652034268329 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652034268329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652034268330 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652034268346 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652034268357 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1652034268381 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/output_files/IITB-RISC.fit.smsg " "Generated suppressed messages file C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/output_files/IITB-RISC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652034268436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5071 " "Peak virtual memory: 5071 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652034268479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 23:54:28 2022 " "Processing ended: Sun May 08 23:54:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652034268479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652034268479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652034268479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652034268479 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652034269919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652034269920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 23:54:29 2022 " "Processing started: Sun May 08 23:54:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652034269920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652034269920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IITB-RISC -c IITB-RISC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IITB-RISC -c IITB-RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652034269920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1652034270350 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1652034270425 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652034270432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652034270665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 23:54:30 2022 " "Processing ended: Sun May 08 23:54:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652034270665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652034270665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652034270665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652034270665 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652034271324 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652034272320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652034272322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 23:54:31 2022 " "Processing started: Sun May 08 23:54:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652034272322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652034272322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IITB-RISC -c IITB-RISC " "Command: quartus_sta IITB-RISC -c IITB-RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652034272322 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652034272500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652034272748 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652034272749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652034272828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652034272828 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652034272924 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652034272955 ""}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Timing netlist is empty. No timing reports will be generated." {  } {  } 0 332046 "Timing netlist is empty. No timing reports will be generated." 0 0 "Timing Analyzer" 0 -1 1652034272988 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB-RISC.sdc " "Synopsys Design Constraints File file not found: 'IITB-RISC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652034273007 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652034273009 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1652034273021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652034273071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 23:54:33 2022 " "Processing ended: Sun May 08 23:54:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652034273071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652034273071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652034273071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652034273071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1652034274405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652034274405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 23:54:34 2022 " "Processing started: Sun May 08 23:54:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652034274405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652034274405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IITB-RISC -c IITB-RISC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IITB-RISC -c IITB-RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652034274405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1652034275069 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IITB-RISC.vho C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/simulation/modelsim/ simulation " "Generated file IITB-RISC.vho in folder \"C:/Users/prate/Downloads/IITB-RISC/VHDL-Files/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652034275084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652034275123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 23:54:35 2022 " "Processing ended: Sun May 08 23:54:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652034275123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652034275123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652034275123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652034275123 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652034275843 ""}
