
---------- Begin Simulation Statistics ----------
final_tick                               573246911500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74400                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701368                       # Number of bytes of host memory used
host_op_rate                                    74647                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8233.78                       # Real time elapsed on the host
host_tick_rate                               69621349                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612589550                       # Number of instructions simulated
sim_ops                                     614627115                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.573247                       # Number of seconds simulated
sim_ticks                                573246911500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.322580                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78179074                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91627649                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7230680                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122617129                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11203197                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11399242                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          196045                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157415328                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062458                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018176                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5034583                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143215989                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16127460                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058442                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44568635                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580325763                       # Number of instructions committed
system.cpu0.commit.committedOps             581345245                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1028662526                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.565147                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.310313                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    737872715     71.73%     71.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    178818111     17.38%     89.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42420128      4.12%     93.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36399428      3.54%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10344963      1.01%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3148476      0.31%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2372033      0.23%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1159212      0.11%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16127460      1.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1028662526                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887501                       # Number of function calls committed.
system.cpu0.commit.int_insts                561319622                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179956910                       # Number of loads committed
system.cpu0.commit.membars                    2037582                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037588      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322257318     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137061      0.71%     56.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017775      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180975078     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70920375     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581345245                       # Class of committed instruction
system.cpu0.commit.refs                     251895481                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580325763                       # Number of Instructions Simulated
system.cpu0.committedOps                    581345245                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.959509                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.959509                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            175505579                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2204783                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77422112                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             642084947                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               410140990                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                443757733                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5040398                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7237990                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3162472                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  157415328                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 98860120                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    621768751                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1983496                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     654553144                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14473000                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138429                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         408601800                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89382271                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.575607                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1037607172                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.631812                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.906250                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               573904299     55.31%     55.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               344451657     33.20%     88.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68779714      6.63%     95.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37868549      3.65%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8195634      0.79%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2331447      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   35708      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018945      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021219      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1037607172                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       99546264                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5136839                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               149269586                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.545033                       # Inst execution rate
system.cpu0.iew.exec_refs                   275617429                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  76795911                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              148290860                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            199218127                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021700                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3530905                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77449272                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          625895398                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            198821518                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3746452                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            619786081                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                938811                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2718251                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5040398                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4890423                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        67049                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10975253                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         9282                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5941                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2896056                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19261217                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5510690                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5941                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       873676                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4263163                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                270008525                       # num instructions consuming a value
system.cpu0.iew.wb_count                    613108558                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836472                       # average fanout of values written-back
system.cpu0.iew.wb_producers                225854468                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.539161                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     613164658                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               755801946                       # number of integer regfile reads
system.cpu0.int_regfile_writes              391658357                       # number of integer regfile writes
system.cpu0.ipc                              0.510332                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.510332                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038435      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            338975596     54.36%     54.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4212827      0.68%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018313      0.16%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           201309452     32.29%     87.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           75977859     12.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             623532534                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1527754                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002450                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 477103     31.23%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     31.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                917113     60.03%     91.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               133536      8.74%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             623021799                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2286271587                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    613108507                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        670450604                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 622835943                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                623532534                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059455                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44550068                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            71700                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1013                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12864132                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1037607172                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.600933                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.844106                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          591092590     56.97%     56.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          316981596     30.55%     87.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           95203729      9.18%     96.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26055226      2.51%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5449945      0.53%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1337511      0.13%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             986356      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             429421      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              70798      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1037607172                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.548328                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10276629                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          778009                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           199218127                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77449272                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    873                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1137153436                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9340567                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              160306234                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370593488                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6709417                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               416395295                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4088839                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10535                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            776965858                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             636162072                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          408604203                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                440105286                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4490038                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5040398                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15562020                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                38010648                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       776965814                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        197939                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2825                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14104380                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2825                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1638438104                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1260781485                       # The number of ROB writes
system.cpu0.timesIdled                       15006327                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  840                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.490510                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4460564                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5473722                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           817476                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7668292                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            213886                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         370857                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          156971                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8598975                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3211                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017922                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           483437                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095538                       # Number of branches committed
system.cpu1.commit.bw_lim_events               709016                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054387                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3329127                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263787                       # Number of instructions committed
system.cpu1.commit.committedOps              33281870                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    183691335                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.181184                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.830734                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    169593180     92.33%     92.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7162051      3.90%     96.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2375373      1.29%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2081044      1.13%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       518469      0.28%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       193466      0.11%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       998545      0.54%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        60191      0.03%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       709016      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    183691335                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320798                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31048622                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248690                       # Number of loads committed
system.cpu1.commit.membars                    2035953                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035953      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083025     57.34%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266612     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896142      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281870                       # Class of committed instruction
system.cpu1.commit.refs                      12162766                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263787                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281870                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.722877                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.722877                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            163926553                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               337574                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4291325                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39158345                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5244973                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12546252                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                483648                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               554558                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2275717                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8598975                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5075133                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    177932815                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                75865                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      39931014                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1635374                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.046571                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5726640                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4674450                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.216262                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         184477143                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.221976                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.659477                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               159801464     86.62%     86.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14485250      7.85%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5726973      3.10%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3047598      1.65%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1215285      0.66%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  197577      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2726      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     259      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           184477143                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         164529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              509198                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7602235                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.192662                       # Inst execution rate
system.cpu1.iew.exec_refs                    12818714                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2939573                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              143482495                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              9988997                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018666                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           708086                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2964065                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36604291                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9879141                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           376808                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35573503                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                958866                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1262947                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                483648                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3346798                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        13453                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          115982                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3489                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          266                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       740307                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        49989                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           185                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        89924                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        419274                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20453646                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35367172                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.875249                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17902035                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.191545                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35373557                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                43839855                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24001460                       # number of integer regfile writes
system.cpu1.ipc                              0.174737                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.174737                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036047      5.66%      5.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21000407     58.42%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10986896     30.56%     94.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1926820      5.36%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              35950311                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1079271                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030021                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 184626     17.11%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                811411     75.18%     92.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                83232      7.71%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              34993521                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         257510124                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35367160                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         39926833                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33549478                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 35950311                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054813                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3322420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            53114                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           426                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1238915                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    184477143                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.194877                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.650706                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          162272639     87.96%     87.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14711132      7.97%     95.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4192774      2.27%     98.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1360368      0.74%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1390108      0.75%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             222068      0.12%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             221286      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              80105      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26663      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      184477143                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.194703                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6155616                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          527509                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             9988997                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2964065                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     94                       # number of misc regfile reads
system.cpu1.numCycles                       184641672                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   961835453                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              154147298                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413307                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6481800                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6331503                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1024239                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4014                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47128114                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38251637                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26329799                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13318479                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2626011                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                483648                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10177245                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3916492                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47128102                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         18970                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               588                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12967958                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           588                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   219593082                       # The number of ROB reads
system.cpu1.rob.rob_writes                   74008720                       # The number of ROB writes
system.cpu1.timesIdled                           2011                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1441194                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 6545                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1510231                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5348829                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3002914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5969715                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        65292                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        33656                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32833539                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1983101                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65641941                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2016757                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1656523                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1627887                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1338791                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              340                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            257                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1345783                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1345783                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1656524                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           133                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8972021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8972021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    296332352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               296332352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              518                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3003037                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3003037    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3003037                       # Request fanout histogram
system.membus.respLayer1.occupancy        15807290352                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13297188635                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   573246911500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   573246911500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    583785937.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   989657106.292500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       151500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2806566500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   568576624000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4670287500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     80990114                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        80990114                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     80990114                       # number of overall hits
system.cpu0.icache.overall_hits::total       80990114                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17870006                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17870006                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17870006                       # number of overall misses
system.cpu0.icache.overall_misses::total     17870006                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 236566960499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 236566960499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 236566960499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 236566960499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     98860120                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     98860120                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     98860120                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     98860120                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.180761                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.180761                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.180761                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.180761                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13238.213826                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13238.213826                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13238.213826                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13238.213826                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3098                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.027778                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16853866                       # number of writebacks
system.cpu0.icache.writebacks::total         16853866                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1016107                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1016107                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1016107                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1016107                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16853899                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16853899                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16853899                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16853899                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 210240955500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 210240955500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 210240955500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 210240955500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.170482                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.170482                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.170482                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.170482                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12474.321550                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12474.321550                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12474.321550                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12474.321550                       # average overall mshr miss latency
system.cpu0.icache.replacements              16853866                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     80990114                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       80990114                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17870006                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17870006                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 236566960499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 236566960499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     98860120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     98860120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.180761                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.180761                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13238.213826                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13238.213826                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1016107                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1016107                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16853899                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16853899                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 210240955500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 210240955500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.170482                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.170482                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12474.321550                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12474.321550                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999901                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           97843763                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16853866                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.805420                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999901                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        214574138                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       214574138                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    234949869                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       234949869                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    234949869                       # number of overall hits
system.cpu0.dcache.overall_hits::total      234949869                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20614941                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20614941                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20614941                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20614941                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 485727847003                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 485727847003                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 485727847003                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 485727847003                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    255564810                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    255564810                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    255564810                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    255564810                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.080664                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.080664                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.080664                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.080664                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23561.932435                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23561.932435                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23561.932435                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23561.932435                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3162875                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       148700                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            75665                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1761                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.801031                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.440659                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14917655                       # number of writebacks
system.cpu0.dcache.writebacks::total         14917655                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6090212                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6090212                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6090212                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6090212                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14524729                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14524729                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14524729                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14524729                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 244677629493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 244677629493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 244677629493                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 244677629493                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056834                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056834                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056834                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056834                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16845.589993                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16845.589993                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16845.589993                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16845.589993                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14917655                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167865781                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167865781                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     16780472                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     16780472                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 341780341000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 341780341000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184646253                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184646253                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.090879                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.090879                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20367.742993                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20367.742993                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3617223                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3617223                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13163249                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13163249                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 192509353000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 192509353000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071289                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071289                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14624.759662                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14624.759662                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67084088                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67084088                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3834469                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3834469                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 143947506003                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 143947506003                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70918557                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70918557                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.054069                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054069                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37540.401553                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37540.401553                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2472989                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2472989                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1361480                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1361480                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  52168276493                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  52168276493                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019198                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019198                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 38317.328564                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38317.328564                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1087                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1087                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          801                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          801                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     60242500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     60242500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1888                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1888                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.424258                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.424258                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 75209.113608                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 75209.113608                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          787                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          787                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       735500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       735500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007415                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007415                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 52535.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52535.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1672                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1672                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       885500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       885500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1836                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1836                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.089325                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.089325                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5399.390244                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5399.390244                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       721500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       721500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.089325                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089325                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4399.390244                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4399.390244                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612384                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612384                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405792                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405792                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  33492744500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  33492744500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018176                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018176                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398548                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398548                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 82536.729408                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 82536.729408                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405792                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405792                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33086952500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33086952500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398548                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398548                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 81536.729408                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 81536.729408                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.970034                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250495695                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14930277                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.777699                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.970034                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999064                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999064                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        528103729                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       528103729                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16806643                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13838532                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 922                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              247039                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30893136                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16806643                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13838532                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                922                       # number of overall hits
system.l2.overall_hits::.cpu1.data             247039                       # number of overall hits
system.l2.overall_hits::total                30893136                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             47256                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1078177                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1509                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            786791                       # number of demand (read+write) misses
system.l2.demand_misses::total                1913733                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            47256                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1078177                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1509                       # number of overall misses
system.l2.overall_misses::.cpu1.data           786791                       # number of overall misses
system.l2.overall_misses::total               1913733                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4054655500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 102673271994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    129434500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  77518347994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     184375709988                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4054655500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 102673271994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    129434500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  77518347994                       # number of overall miss cycles
system.l2.overall_miss_latency::total    184375709988                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16853899                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14916709                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2431                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1033830                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32806869                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16853899                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14916709                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2431                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1033830                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32806869                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002804                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.072280                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.620732                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.761045                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058333                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002804                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.072280                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.620732                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.761045                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058333                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85801.919333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95228.586766                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85775.016567                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98524.700961                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96343.486781                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85801.919333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95228.586766                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85775.016567                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98524.700961                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96343.486781                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3384                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        41                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      82.536585                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    606373                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1627887                       # number of writebacks
system.l2.writebacks::total                   1627887                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          30707                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          13654                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               44388                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         30707                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         13654                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              44388                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        47246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1047470                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       773137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1869345                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        47246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1047470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       773137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1141180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3010525                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3581686500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  90022599998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    113499000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  68706805996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 162424591494                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3581686500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  90022599998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    113499000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  68706805996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  91508157777                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 253932749271                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.070221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.613739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.747838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056980                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.070221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.613739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.747838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.091765                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75809.306608                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85942.890964                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76071.715818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 88867.569391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86888.504526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75809.306608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85942.890964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76071.715818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 88867.569391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80187.312937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84348.327707                       # average overall mshr miss latency
system.l2.replacements                        4971347                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2693447                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2693447                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2693447                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2693447                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30050845                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30050845                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30050845                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30050845                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1141180                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1141180                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  91508157777                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  91508157777                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80187.312937                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80187.312937                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            54                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 66                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       481000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       481000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.915254                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.835443                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8907.407407                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7287.878788                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            66                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1080500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       238500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1319000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.915254                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.835443                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20009.259259                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19984.848485                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        14750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13111.111111                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       159000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        20000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       179000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19888.888889                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1012126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           102298                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1114424                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         741786                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         633156                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1374942                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  70785086995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  61741283496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  132526370491                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1753912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       735454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2489366                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.422932                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.860905                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.552326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95425.212925                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97513.540890                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96386.880676                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        20085                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9636                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            29721                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       721701                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       623520                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1345221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  61959709998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  54639648997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 116599358995                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.411481                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.847803                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.540387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85852.326653                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 87630.948481                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86676.731180                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16806643                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           922                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16807565                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        47256                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            48765                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4054655500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    129434500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4184090000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16853899                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2431                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16856330                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002804                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.620732                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002893                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85801.919333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85775.016567                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85801.086845                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            27                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        47246                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1492                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        48738                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3581686500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    113499000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3695185500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002803                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.613739                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002891                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75809.306608                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76071.715818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75817.339653                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12826406                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       144741                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12971147                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       336391                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       153635                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          490026                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  31888184999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  15777064498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  47665249497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13162797                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       298376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13461173                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025556                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.514904                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.036403                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94795.000458                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102691.863820                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97270.858071                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        10622                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4018                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        14640                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       325769                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       149617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       475386                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  28062890000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  14067156999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  42130046999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.501438                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.035315                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86143.525013                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94021.113904                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88622.818087                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           99                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           18                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               117                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          145                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             163                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1388000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       415498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1803498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          244                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           36                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           280                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.594262                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.582143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  9572.413793                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 23083.222222                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11064.404908                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           24                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           31                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          121                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          132                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2395499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       218000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2613499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.495902                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.305556                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.471429                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19797.512397                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19818.181818                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19799.234848                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999844                       # Cycle average of tags in use
system.l2.tags.total_refs                    66639780                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4971494                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.404377                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.224057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.637951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.239519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.232292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.659414                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.441001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.072468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.191242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.034880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.260303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 529383814                       # Number of tag accesses
system.l2.tags.data_accesses                529383814                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3023680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      67064192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         95488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      49491328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     72472896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          192147584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3023680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        95488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3119168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    104184768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       104184768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          47245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1047878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         773302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1132389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3002306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1627887                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1627887                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5274656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        116990062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           166574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86335098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    126425271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             335191660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5274656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       166574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5441229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      181745014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            181745014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      181745014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5274656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       116990062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          166574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86335098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    126425271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            516936674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1610544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     47245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1014942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    759085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1127576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003457972500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        98002                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        98002                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6697234                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1516905                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3002307                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1627887                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3002307                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1627887                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  51967                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 17343                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            133464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            133737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            129954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            126523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            230604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            213145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            250481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            214337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            179382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            224006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           234676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           200863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           197807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           160552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           177138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           143671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             67742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             81911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            156184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            124959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            107202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            145918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           150380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           126969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           105893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            95687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            81091                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  85555953696                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14751700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            140874828696                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28998.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47748.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1911582                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1019734                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3002307                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1627887                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1147096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  720993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  342372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  255130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  195320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   88981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   55779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   39591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   29912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   22997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  17022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  13562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   9462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   5014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  75619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  93087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  99418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 112780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 105036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 103561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 101384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 100754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 101407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1629539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    179.125056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.481330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.891223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       978154     60.03%     60.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       310011     19.02%     79.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       136419      8.37%     87.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        66969      4.11%     91.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        30329      1.86%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17363      1.07%     94.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12106      0.74%     95.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9184      0.56%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        69004      4.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1629539                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        98002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.104886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.670394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    208.646005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97997     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         98002                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        98002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.433634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.405281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.011474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80066     81.70%     81.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2388      2.44%     84.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9474      9.67%     93.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4123      4.21%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1309      1.34%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              431      0.44%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              133      0.14%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               47      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         98002                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              188821760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3325888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               103073856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               192147648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            104184768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       329.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       179.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    335.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    181.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  573246891500                       # Total gap between requests
system.mem_ctrls.avgGap                     123806.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3023680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     64956288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        95488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     48581440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     72164864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    103073856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5274655.544306408614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 113312931.473159804940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 166573.945858930296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84747844.297805696726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 125887924.648679077625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 179807084.752169668674                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        47245                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1047878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1492                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       773302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1132390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1627887                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1627979781                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46787708799                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     51086252                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  36657939632                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  55750114232                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13684347969852                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34458.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44649.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34240.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47404.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49232.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8406202.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6365766960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3383455020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10839191160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4673361600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45251026080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     115495583670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     122867375520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       308875760010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.818010                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 318220190793                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19141720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 235885000707                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5269241460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2800645485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10226229300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3733584120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45251026080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     157636148220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      87380584320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       312297458985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        544.786989                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 225521897841                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19141720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 328583293659                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                151                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           76                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6323231322.368421                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   29001317025.016659                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           73     96.05%     96.05% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.32%     97.37% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.32%     98.68% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.32%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 220187668000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             76                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    92681331000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 480565580500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5071596                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5071596                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5071596                       # number of overall hits
system.cpu1.icache.overall_hits::total        5071596                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3537                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3537                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3537                       # number of overall misses
system.cpu1.icache.overall_misses::total         3537                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    201921500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    201921500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    201921500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    201921500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5075133                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5075133                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5075133                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5075133                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000697                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000697                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000697                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000697                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 57088.351710                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57088.351710                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 57088.351710                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57088.351710                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          115                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2399                       # number of writebacks
system.cpu1.icache.writebacks::total             2399                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1106                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1106                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1106                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1106                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2431                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2431                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2431                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2431                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    143403000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    143403000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    143403000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    143403000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000479                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000479                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000479                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000479                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 58989.304813                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58989.304813                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 58989.304813                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58989.304813                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2399                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5071596                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5071596                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3537                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3537                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    201921500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    201921500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5075133                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5075133                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000697                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000697                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 57088.351710                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57088.351710                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1106                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1106                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2431                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2431                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    143403000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    143403000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000479                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000479                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 58989.304813                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58989.304813                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979813                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4885836                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2399                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2036.613589                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        360547000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979813                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999369                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999369                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10152697                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10152697                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9366716                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9366716                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9366716                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9366716                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2241326                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2241326                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2241326                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2241326                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 151998599309                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 151998599309                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 151998599309                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 151998599309                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11608042                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11608042                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11608042                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11608042                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193084                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193084                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193084                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193084                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67816.372678                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67816.372678                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67816.372678                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67816.372678                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       748160                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       103029                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            14478                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1328                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    51.675646                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.582078                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1033679                       # number of writebacks
system.cpu1.dcache.writebacks::total          1033679                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1620980                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1620980                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1620980                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1620980                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       620346                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       620346                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       620346                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       620346                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  46731989297                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  46731989297                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  46731989297                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  46731989297                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053441                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053441                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053441                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053441                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 75332.136093                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75332.136093                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 75332.136093                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75332.136093                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1033679                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8409951                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8409951                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1302355                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1302355                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  83294101500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  83294101500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9712306                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9712306                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134093                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134093                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 63956.526062                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 63956.526062                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1003251                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1003251                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       299104                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       299104                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17955880000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17955880000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030796                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030796                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 60032.229592                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 60032.229592                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       956765                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        956765                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       938971                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       938971                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  68704497809                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  68704497809                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895736                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895736                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.495307                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.495307                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73169.989072                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73169.989072                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       617729                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       617729                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321242                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321242                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  28776109297                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28776109297                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169455                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169455                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 89577.668228                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 89577.668228                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          366                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          366                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          110                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          110                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3203000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3203000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.231092                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.231092                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29118.181818                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29118.181818                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           66                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           66                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2397500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2397500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.092437                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.092437                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 54488.636364                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54488.636364                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          321                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          321                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           96                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           96                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       443000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       443000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          417                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          417                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.230216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.230216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4614.583333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4614.583333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           96                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           96                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       347000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       347000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.230216                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.230216                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3614.583333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3614.583333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591133                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591133                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426789                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426789                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35903460000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35903460000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017922                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017922                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419275                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419275                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84124.614271                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84124.614271                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426789                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426789                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35476671000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35476671000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419275                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419275                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83124.614271                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83124.614271                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.235175                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10998106                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1047029                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.504108                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        360558500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.235175                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.913599                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.913599                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26300769                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26300769                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 573246911500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30318734                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4321334                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30114139                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3343460                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1934458                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             349                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            609                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2514680                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2514679                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16856330                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13462405                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          280                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          280                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50561663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     44765369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7261                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3114839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98449132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2157296896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1909398976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       309120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132320256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4199325248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6932873                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105883968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         39740140                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.053889                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.229518                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               37632256     94.70%     94.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2074228      5.22%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  33656      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39740140                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65628581450                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22397300722                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25281875938                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1571309193                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3655482                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               919322145500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 129698                       # Simulator instruction rate (inst/s)
host_mem_usage                                 723708                       # Number of bytes of host memory used
host_op_rate                                   130853                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6696.74                       # Real time elapsed on the host
host_tick_rate                               51678170                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   868555839                       # Number of instructions simulated
sim_ops                                     876290131                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.346075                       # Number of seconds simulated
sim_ticks                                346075234000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.620636                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               35432428                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            36296043                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          5613931                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         57968175                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             61497                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         102622                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           41125                       # Number of indirect misses.
system.cpu0.branchPred.lookups               59212667                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12299                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        727144                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3663294                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  25730632                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7184907                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6341715                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       69993779                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           127145773                       # Number of instructions committed
system.cpu0.commit.committedOps             129950243                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    658545289                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.197329                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.958819                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    607562604     92.26%     92.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27410740      4.16%     96.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      9624403      1.46%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3322707      0.50%     98.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1998070      0.30%     98.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       972302      0.15%     98.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       297362      0.05%     98.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       172194      0.03%     98.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7184907      1.09%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    658545289                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  10762137                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               87185                       # Number of function calls committed.
system.cpu0.commit.int_insts                121584475                       # Number of committed integer instructions.
system.cpu0.commit.loads                     32982981                       # Number of loads committed
system.cpu0.commit.membars                    4567649                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4567844      3.52%      3.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        81311236     62.57%     66.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2864      0.00%     66.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             480      0.00%     66.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1039453      0.80%     66.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        607250      0.47%     67.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1746187      1.34%     68.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc       706327      0.54%     69.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       1313496      1.01%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          224      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.25% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       30848802     23.74%     93.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2456880      1.89%     95.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2861323      2.20%     98.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      2487877      1.91%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        129950243                       # Class of committed instruction
system.cpu0.commit.refs                      38654882                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  127145773                       # Number of Instructions Simulated
system.cpu0.committedOps                    129950243                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.336917                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.336917                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            539785971                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1953910                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            27041639                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             216757691                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                33875143                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 86049929                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3679052                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4652630                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6452294                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   59212667                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 27926554                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    630945259                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               725028                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          212                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     269708141                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               11259378                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.087261                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          33267209                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          35493925                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.397468                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         669842389                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.416780                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.942377                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               497014991     74.20%     74.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               121069524     18.07%     92.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                24632218      3.68%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                14068176      2.10%     98.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7395425      1.10%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  363794      0.05%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2863349      0.43%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1421586      0.21%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1013326      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           669842389                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 11448162                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8855856                       # number of floating regfile writes
system.cpu0.idleCycles                        8724088                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4033897                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                32903421                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.271301                       # Inst execution rate
system.cpu0.iew.exec_refs                    64695543                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6063339                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              105651511                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             50853160                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2434004                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2398024                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             7350042                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          199248776                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             58632204                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2429244                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            184095972                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                837516                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             97136366                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3679052                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             98447932                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2843967                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           10064                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          193                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13234                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     17870179                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1678152                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13234                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       945221                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3088676                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                136296382                       # num instructions consuming a value
system.cpu0.iew.wb_count                    167618802                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.823494                       # average fanout of values written-back
system.cpu0.iew.wb_producers                112239315                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.247019                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     167900790                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               233008159                       # number of integer regfile reads
system.cpu0.int_regfile_writes              117380744                       # number of integer regfile writes
system.cpu0.ipc                              0.187374                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.187374                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4570475      2.45%      2.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            109884685     58.91%     61.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3207      0.00%     61.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  511      0.00%     61.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1097588      0.59%     61.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             646879      0.35%     62.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2214294      1.19%     63.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc         706457      0.38%     63.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            1313800      0.70%     64.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            765981      0.41%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     64.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            55580282     29.80%     94.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2484863      1.33%     96.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        4346936      2.33%     98.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       2909257      1.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             186525215                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               14848765                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           29096445                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     12357684                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          19253435                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4246836                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.022768                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 741636     17.46%     17.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     17      0.00%     17.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   47      0.00%     17.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1213      0.03%     17.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc           151281      3.56%     21.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               459903     10.83%     31.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               59299      1.40%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2624070     61.79%     95.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                33540      0.79%     95.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           162094      3.82%     99.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           13736      0.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             171352811                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1018943717                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    155261118                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        249307187                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 191184830                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                186525215                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            8063946                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       69298617                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           900506                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1722231                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     39507883                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    669842389                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.278461                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.780082                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          558034564     83.31%     83.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           71175511     10.63%     93.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           23608425      3.52%     97.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7116579      1.06%     98.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5565227      0.83%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2095116      0.31%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1804437      0.27%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             320233      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             122297      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      669842389                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.274881                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14846939                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1110913                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            50853160                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            7350042                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10663704                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5412937                       # number of misc regfile writes
system.cpu0.numCycles                       678566477                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13583997                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              252672316                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             95801967                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6659183                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40393444                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              61988651                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2085920                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            282394225                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             207222080                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          154683733                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 84433351                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6847294                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3679052                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             75143403                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                58881833                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         16564890                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       265829335                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     213520823                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1701611                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 35134020                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1704490                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   851278701                       # The number of ROB reads
system.cpu0.rob.rob_writes                  411190216                       # The number of ROB writes
system.cpu0.timesIdled                          97151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2631                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.510686                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               34010386                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            34177622                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4883910                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         56464179                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             60493                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          90264                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           29771                       # Number of indirect misses.
system.cpu1.branchPred.lookups               57709063                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         6744                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        747778                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3296656                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  25984741                       # Number of branches committed
system.cpu1.commit.bw_lim_events              7387335                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6537430                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       70279352                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           128820516                       # Number of instructions committed
system.cpu1.commit.committedOps             131712773                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    663905990                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.198391                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.965284                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    612729109     92.29%     92.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27480919      4.14%     96.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9274178      1.40%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3549761      0.53%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2152331      0.32%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       853081      0.13%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       294126      0.04%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       185150      0.03%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      7387335      1.11%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    663905990                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  10943222                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               69435                       # Number of function calls committed.
system.cpu1.commit.int_insts                123100853                       # Number of committed integer instructions.
system.cpu1.commit.loads                     33481494                       # Number of loads committed
system.cpu1.commit.membars                    4709914                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4709914      3.58%      3.58% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        82431793     62.58%     66.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            628      0.00%     66.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     66.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1069996      0.81%     66.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        607122      0.46%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1805652      1.37%     68.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc       735620      0.56%     69.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       1342724      1.02%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          111      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       31337554     23.79%     94.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2289470      1.74%     95.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      2891718      2.20%     98.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      2490279      1.89%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        131712773                       # Class of committed instruction
system.cpu1.commit.refs                      39009021                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  128820516                       # Number of Instructions Simulated
system.cpu1.committedOps                    131712773                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.271695                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.271695                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            549995696                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1590192                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            26737033                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             218539537                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                31566707                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 83344497                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3311632                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3472707                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6713265                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   57709063                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 27826579                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    638522463                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               744557                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          103                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     267262490                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 116                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                9797772                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.084978                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          31510229                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          34070879                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.393553                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         674931797                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.407214                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.921619                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               502707796     74.48%     74.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               121196021     17.96%     92.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24661932      3.65%     96.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14091920      2.09%     98.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 7455318      1.10%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  282762      0.04%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2012066      0.30%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1453334      0.22%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1070648      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           674931797                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 11659040                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 9047101                       # number of floating regfile writes
system.cpu1.idleCycles                        4170613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3678114                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                33278293                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.274815                       # Inst execution rate
system.cpu1.iew.exec_refs                    65289816                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5914517                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              106379293                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             51283070                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2397332                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2045280                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7109219                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          201287615                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59375299                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2432126                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            186627602                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                840132                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             97935808                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3311632                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             99254559                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2875194                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            5683                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        13028                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17801576                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1581692                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         13028                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       941066                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2737048                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                139289218                       # num instructions consuming a value
system.cpu1.iew.wb_count                    169979547                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.825051                       # average fanout of values written-back
system.cpu1.iew.wb_producers                114920752                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.250300                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     170264185                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               236102210                       # number of integer regfile reads
system.cpu1.int_regfile_writes              119226057                       # number of integer regfile writes
system.cpu1.ipc                              0.189692                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.189692                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4712125      2.49%      2.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            111555281     59.01%     61.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 663      0.00%     61.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     61.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1128880      0.60%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             644932      0.34%     62.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2274230      1.20%     63.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc         735766      0.39%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            1343017      0.71%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            783942      0.41%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            56264326     29.76%     94.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2313981      1.22%     96.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        4393461      2.32%     98.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       2908932      1.54%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             189059728                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               15109429                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           29577716                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     12548234                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          19517426                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4317124                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022835                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 754068     17.47%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   53      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    4      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1296      0.03%     17.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc           163816      3.79%     21.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               492741     11.41%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               60658      1.41%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2655297     61.51%     95.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                11490      0.27%     95.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           163810      3.79%     99.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           13891      0.32%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             173555298                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1028707023                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    157431313                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        251357897                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 193236413                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                189059728                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8051202                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       69574842                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           916362                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1513772                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     39315898                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    674931797                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.280117                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.786701                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          562841582     83.39%     83.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           70496816     10.45%     93.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23799849      3.53%     97.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7514861      1.11%     98.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5837432      0.86%     99.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2162346      0.32%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1823689      0.27%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             326737      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             128485      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      674931797                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.278396                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15690327                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1213042                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            51283070                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7109219                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               10961390                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5561225                       # number of misc regfile writes
system.cpu1.numCycles                       679102410                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    12951800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              254859502                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             97357273                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6748008                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                37619848                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              62607757                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2141577                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            285101104                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             209069735                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          156400757                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 82433141                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6262377                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3311632                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             75530015                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                59043484                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         16861542                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       268239562                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     221177659                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1646846                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 37859714                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1650584                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   858492619                       # The number of ROB reads
system.cpu1.rob.rob_writes                  415015319                       # The number of ROB writes
system.cpu1.timesIdled                          52243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9577791                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               193122                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10774078                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              33610030                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19649122                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      38722440                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1048178                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       515895                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     15048711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10278422                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     30082314                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10794317                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           17980170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3037819                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16038147                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            10623                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8302                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1647098                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1647006                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17980170                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           281                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     58349616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               58349616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1450559680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1450559680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14618                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19646474                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19646474    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19646474                       # Request fanout histogram
system.membus.respLayer1.occupancy       102371010037                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             29.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         54569134643                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   346075234000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   346075234000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1308                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          654                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10385818.807339                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   59964624.589321                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          654    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         6000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    716711500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            654                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   339282908500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6792325500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     27823263                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        27823263                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     27823263                       # number of overall hits
system.cpu0.icache.overall_hits::total       27823263                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       103291                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        103291                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       103291                       # number of overall misses
system.cpu0.icache.overall_misses::total       103291                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7380010497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7380010497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7380010497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7380010497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     27926554                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     27926554                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     27926554                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     27926554                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003699                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003699                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003699                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003699                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71448.727353                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71448.727353                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71448.727353                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71448.727353                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         6267                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              130                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.207692                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        95124                       # number of writebacks
system.cpu0.icache.writebacks::total            95124                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8166                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8166                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8166                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8166                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        95125                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        95125                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        95125                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        95125                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6796197997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6796197997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6796197997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6796197997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003406                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003406                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003406                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003406                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71444.919811                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71444.919811                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71444.919811                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71444.919811                       # average overall mshr miss latency
system.cpu0.icache.replacements                 95124                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     27823263                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       27823263                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       103291                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       103291                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7380010497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7380010497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     27926554                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     27926554                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003699                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003699                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71448.727353                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71448.727353                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8166                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8166                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        95125                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        95125                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6796197997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6796197997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003406                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003406                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71444.919811                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71444.919811                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           27918636                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            95156                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           293.398588                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         55948232                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        55948232                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     33943306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        33943306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     33943306                       # number of overall hits
system.cpu0.dcache.overall_hits::total       33943306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     13404787                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13404787                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     13404787                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13404787                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1107906702736                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1107906702736                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1107906702736                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1107906702736                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     47348093                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     47348093                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     47348093                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     47348093                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.283111                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.283111                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.283111                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.283111                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82650.078866                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82650.078866                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82650.078866                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82650.078866                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    182114406                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         7008                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3122063                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            113                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.331432                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.017699                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7393970                       # number of writebacks
system.cpu0.dcache.writebacks::total          7393970                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6551737                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6551737                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6551737                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6551737                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      6853050                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6853050                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      6853050                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6853050                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 627640963386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 627640963386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 627640963386                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 627640963386                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.144738                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.144738                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.144738                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.144738                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 91585.639005                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91585.639005                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 91585.639005                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91585.639005                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7393968                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     32184685                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32184685                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11262747                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11262747                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 957120632500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 957120632500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     43447432                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43447432                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.259227                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.259227                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 84981.100304                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84981.100304                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4949622                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4949622                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6313125                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6313125                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 583363785500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 583363785500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.145305                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.145305                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 92404.916028                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92404.916028                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1758621                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1758621                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2142040                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2142040                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 150786070236                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 150786070236                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3900661                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3900661                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.549148                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.549148                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70393.676232                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70393.676232                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1602115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1602115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       539925                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       539925                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  44277177886                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  44277177886                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.138419                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.138419                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82006.163608                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82006.163608                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1043325                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1043325                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2481                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2481                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     72747500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     72747500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1045806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1045806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.002372                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.002372                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 29321.846030                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29321.846030                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          680                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          680                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         1801                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1801                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     37728000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     37728000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001722                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001722                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 20948.362021                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20948.362021                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1038948                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1038948                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5009                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5009                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     50989500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     50989500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1043957                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1043957                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.004798                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.004798                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10179.576762                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10179.576762                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         4985                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4985                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     46070500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     46070500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.004775                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.004775                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9241.825476                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9241.825476                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1156000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1156000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1090000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1090000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       161781                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         161781                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       565363                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       565363                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  48716973891                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  48716973891                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       727144                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       727144                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.777512                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.777512                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86169.370636                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86169.370636                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       565355                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       565355                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  48151603891                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  48151603891                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.777501                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.777501                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85170.563435                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85170.563435                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.906378                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43615013                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7414677                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.882254                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.906378                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997074                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997074                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        107744645                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       107744645                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               21972                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1393293                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               18888                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1415426                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2849579                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              21972                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1393293                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              18888                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1415426                       # number of overall hits
system.l2.overall_hits::total                 2849579                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             73153                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5997920                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             35284                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6048792                       # number of demand (read+write) misses
system.l2.demand_misses::total               12155149                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            73153                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5997920                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            35284                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6048792                       # number of overall misses
system.l2.overall_misses::total              12155149                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6400266997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 645782104198                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3312059497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 650804659773                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1306299090465                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6400266997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 645782104198                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3312059497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 650804659773                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1306299090465                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           95125                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7391213                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           54172                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7464218                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15004728                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          95125                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7391213                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          54172                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7464218                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15004728                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.769020                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.811493                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.651333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.810372                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.810088                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.769020                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.811493                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.651333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.810372                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.810088                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87491.517737                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107667.675494                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93868.594745                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107592.501077                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107468.784666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87491.517737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107667.675494                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93868.594745                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107592.501077                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107468.784666                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             308612                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9480                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.554008                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6983105                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3037819                       # number of writebacks
system.l2.writebacks::total                   3037819                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1117                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         177167                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1066                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         176203                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              355553                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1117                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        177167                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1066                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        176203                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             355553                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        72036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5820753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        34218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      5872589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11799596                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        72036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5820753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        34218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      5872589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7992413                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19792009                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5603363505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 575602547279                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2898256001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 580259776360                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1164363943145                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5603363505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 575602547279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2898256001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 580259776360                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 687688333162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1852052276307                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.757277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.787523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.631655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.786765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.786392                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.757277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.787523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.631655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.786765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.319052                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77785.600325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98887.987049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84699.748700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98808.170699                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98678.288913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77785.600325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98887.987049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84699.748700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98808.170699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86042.642336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93575.759606                       # average overall mshr miss latency
system.l2.replacements                       29670091                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3500521                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3500521                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3500521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3500521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     10498772                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         10498772                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     10498772                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     10498772                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7992413                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7992413                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 687688333162                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 687688333162                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86042.642336                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86042.642336                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             547                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             521                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1068                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1150                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1378                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2528                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      8193000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     10366500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     18559500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1697                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1899                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3596                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.677666                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.725645                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.703003                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7124.347826                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7522.859216                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7341.574367                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1148                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1373                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2521                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     22774500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     27233499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     50007999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.676488                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.723012                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.701057                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19838.414634                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19835.032047                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19836.572392                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           784                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           818                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1602                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          807                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          866                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1673                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     16442500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     16846000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     33288500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1591                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1684                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3275                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.507228                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.514252                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.510840                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 20374.845105                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 19452.655889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 19897.489540                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          802                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          865                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1667                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     16449500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     17246500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     33696000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.504085                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.513658                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.509008                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20510.598504                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19938.150289                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20213.557289                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           216481                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           212299                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                428780                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         872561                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         870149                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1742710                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  88035963922                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  87625289428                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  175661253350                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1089042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1082448                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2171490                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.801219                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.803871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.802541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100893.764358                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100701.476906                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100797.753700                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        50014                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        47245                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            97259                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       822547                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       822904                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1645451                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  75578302447                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  75412252455                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 150990554902                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.755294                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.760225                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.757752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91883.263141                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91641.616100                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91762.413406                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         21972                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         18888                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              40860                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        73153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        35284                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           108437                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6400266997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3312059497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9712326494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        95125                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        54172                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         149297                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.769020                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.651333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.726317                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87491.517737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93868.594745                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89566.536275                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1117                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1066                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2183                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        72036                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        34218                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       106254                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5603363505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2898256001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8501619506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.757277                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.631655                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.711695                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77785.600325                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84699.748700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80012.230184                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1176812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1203127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2379939                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5125359                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5178643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10304002                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 557746140276                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 563179370345                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1120925510621                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6302171                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6381770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12683941                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.813269                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.811474                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.812366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108820.892405                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108750.375406                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108785.451577                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       127153                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       128958                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       256111                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      4998206                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5049685                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10047891                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 500024244832                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 504847523905                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1004871768737                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.793093                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.791267                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.792174                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100040.743585                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99976.042843                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100008.227472                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          349                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          104                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               453                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          255                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          112                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             367                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4912997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2758498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7671495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          604                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          216                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           820                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.422185                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.518519                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.447561                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19266.654902                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 24629.446429                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20903.256131                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           63                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           25                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           88                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          192                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           87                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          279                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3804497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1779497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5583994                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.317881                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.402778                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.340244                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19815.088542                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20453.988506                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20014.315412                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999910                       # Cycle average of tags in use
system.l2.tags.total_refs                    36481195                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  29670695                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.229536                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.279731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.327935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.013298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.130239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       13.232930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.015777                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.332496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.203333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.206765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.250247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 261766679                       # Number of tag accesses
system.l2.tags.data_accesses                261766679                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4610240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     372877248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2189952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     376191296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    500270528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1256139264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4610240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2189952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6800192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    194420416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       194420416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          72035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5826207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          34218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        5877989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7816727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19627176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3037819                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3037819                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         13321496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1077445628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6327965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1087021720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1445554258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3629671067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     13321496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6327965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19649462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      561786562                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            561786562                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      561786562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        13321496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1077445628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6327965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1087021720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1445554258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4191457630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2975725.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     72036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5759198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     34218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   5811368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7795777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000981788750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       182932                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       182932                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31553390                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2806186                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19627176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3037819                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19627176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3037819                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 154579                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 62094                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            806221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            813388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            731532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            754403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            782496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            943356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            698457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            592646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            506461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            824895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           984831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3085118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3467411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2043870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1378845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1058667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            159325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            160093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            153775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            161295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            164823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            194417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            144264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            141389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            137184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            227259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           254432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           255112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           259272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           205435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           183848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           173791                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 748503853382                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                97362985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1113615047132                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38438.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57188.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13067573                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1998777                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19627176                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3037819                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2350550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2531053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2485760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2375023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2089645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1709729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1387150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1123476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  892431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  706621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 566410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 505787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 297481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 190525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 123405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  75228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  40526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  18496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  78054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 123840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 151816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 168663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 178904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 185580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 191159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 196231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 202916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 213668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 201702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 199904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 198613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 195851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 193914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 193813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7381961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.622063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.954267                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.916976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4108586     55.66%     55.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1632750     22.12%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       576247      7.81%     85.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       301016      4.08%     89.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       157349      2.13%     91.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       109673      1.49%     93.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        76809      1.04%     94.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        58400      0.79%     95.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       361131      4.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7381961                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       182932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     106.446778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.744279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    162.734523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        172712     94.41%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         7803      4.27%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1165      0.64%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          432      0.24%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          244      0.13%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          170      0.09%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791          100      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           79      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           49      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           51      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           22      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           28      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           14      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           11      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            4      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            8      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            7      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            5      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863           15      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        182932                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       182932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.266777                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.247050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.850254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           162630     88.90%     88.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3262      1.78%     90.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10200      5.58%     96.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4258      2.33%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1496      0.82%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              551      0.30%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              283      0.15%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              147      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               63      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               26      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        182932                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1246246208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9893056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190445696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1256139264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            194420416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3601.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       550.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3629.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    561.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    28.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  346075230500                       # Total gap between requests
system.mem_ctrls.avgGap                      15269.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4610304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    368588672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2189952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    371927552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    498929728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190445696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13321681.377523824573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1065053594.675890564919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6327965.092122136615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1074701439.051833391190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1441679955.636467218399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 550301429.544074177742                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        72036                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5826207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        34218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      5877989                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7816726                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3037819                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2612338740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 333408377124                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1470682415                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 335908999610                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 440214649243                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8648072011610                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36264.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57225.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42979.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57146.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56317.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2846802.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          29970906840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          15929922360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         95319706860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8854873920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27318904080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     154839316680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2501886240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       334735516980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        967.233376                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5174133566                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11556220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 329344880434                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22736294700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12084619635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         43714642860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6678368820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27318904080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     152043366360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4856370720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       269432567175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        778.537557                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11298688564                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11556220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 323220325436                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1636                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          819                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7966347.374847                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33655190.255716                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          819    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    623142500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            819                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   339550795500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6524438500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     27767833                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27767833                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     27767833                       # number of overall hits
system.cpu1.icache.overall_hits::total       27767833                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        58745                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         58745                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        58745                       # number of overall misses
system.cpu1.icache.overall_misses::total        58745                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3941088500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3941088500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3941088500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3941088500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     27826578                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27826578                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     27826578                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27826578                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002111                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002111                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002111                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002111                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67088.067070                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67088.067070                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67088.067070                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67088.067070                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3937                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    54.680556                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        54172                       # number of writebacks
system.cpu1.icache.writebacks::total            54172                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4573                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4573                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4573                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4573                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        54172                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        54172                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        54172                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        54172                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3608999500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3608999500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3608999500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3608999500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001947                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001947                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001947                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001947                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66621.123459                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66621.123459                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66621.123459                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66621.123459                       # average overall mshr miss latency
system.cpu1.icache.replacements                 54172                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     27767833                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27767833                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        58745                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        58745                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3941088500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3941088500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     27826578                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27826578                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002111                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002111                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67088.067070                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67088.067070                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4573                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4573                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        54172                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        54172                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3608999500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3608999500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001947                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001947                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66621.123459                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66621.123459                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           28010196                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            54204                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           516.755147                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         55707328                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        55707328                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     34257759                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        34257759                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     34257759                       # number of overall hits
system.cpu1.dcache.overall_hits::total       34257759                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13405531                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13405531                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13405531                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13405531                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1110325423132                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1110325423132                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1110325423132                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1110325423132                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47663290                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47663290                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47663290                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47663290                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.281255                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.281255                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.281255                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.281255                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82825.918879                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82825.918879                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82825.918879                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82825.918879                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    183488565                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         7146                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3151284                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            106                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.226604                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.415094                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7464420                       # number of writebacks
system.cpu1.dcache.writebacks::total          7464420                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6494733                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6494733                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6494733                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6494733                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      6910798                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6910798                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      6910798                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6910798                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 632210145546                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 632210145546                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 632210145546                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 632210145546                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.144992                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.144992                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.144992                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.144992                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91481.496861                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91481.496861                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91481.496861                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91481.496861                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7464420                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32570581                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32570581                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     11390487                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     11390487                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 966650123500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 966650123500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     43961068                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     43961068                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.259104                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.259104                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84864.687831                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84864.687831                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4998509                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4998509                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6391978                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6391978                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 589256205000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 589256205000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.145401                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.145401                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92186.832464                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92186.832464                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1687178                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1687178                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2015044                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2015044                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 143675299632                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 143675299632                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3702222                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3702222                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.544280                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.544280                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71301.321277                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71301.321277                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1496224                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1496224                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       518820                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       518820                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  42953940546                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  42953940546                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140137                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140137                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82791.605077                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82791.605077                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1076971                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1076971                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2250                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2250                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     65028500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     65028500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1079221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1079221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002085                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002085                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28901.555556                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28901.555556                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          253                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          253                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1997                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1997                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     55062500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     55062500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.001850                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.001850                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 27572.608913                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27572.608913                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1072299                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1072299                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5078                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5078                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     52810000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     52810000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1077377                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1077377                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.004713                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004713                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10399.763686                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10399.763686                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5052                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5052                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     47824000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     47824000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.004689                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.004689                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9466.349960                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9466.349960                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1259500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1259500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1193500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1193500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       168612                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         168612                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       579166                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       579166                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  49585489803                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  49585489803                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       747778                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       747778                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.774516                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.774516                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 85615.332742                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 85615.332742                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            7                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            7                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       579159                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       579159                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  49006323803                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  49006323803                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.774507                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.774507                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 84616.355445                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 84616.355445                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.874598                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44082298                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7486390                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.888325                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.874598                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996081                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996081                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        108621696                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       108621696                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 346075234000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12858144                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6538340                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11507131                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        26632272                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13654779                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11492                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9905                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          21397                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          132                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          132                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2191211                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2191212                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        149297                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12708849                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          820                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          820                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       285373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     22214347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       162516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22429544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              45091780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12175872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    946250688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6934016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    955431936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1920792512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43384161                       # Total snoops (count)
system.tol2bus.snoopTraffic                 197285376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         58397982                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.212213                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.429939                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               46521054     79.66%     79.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11361029     19.45%     99.12% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 515898      0.88%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           58397982                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        30050370372                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11140419578                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         143336695                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11248226520                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          81876260                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6004                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
