--This file was auto-generated.
--Modifications might be lost.
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_misc.all;
use ieee.numeric_std.all;
use work.AXIRegWidthPkg.all;
use work.AXIRegPkg.all;
use work.types.all;

use work.CORE_Ctrl.all;
use work.CORE_Ctrl_DEF.all;


entity CORE_map is
  generic (
    READ_TIMEOUT     : integer := 2048;
    ALLOCATED_MEMORY_RANGE : integer 
    );
  port (
    clk_axi          : in  std_logic;
    reset_axi_n      : in  std_logic;
    slave_readMOSI   : in  AXIReadMOSI;
    slave_readMISO   : out AXIReadMISO  := DefaultAXIReadMISO;
    slave_writeMOSI  : in  AXIWriteMOSI;
    slave_writeMISO  : out AXIWriteMISO := DefaultAXIWriteMISO;
    
    Mon              : in  CORE_Mon_t;
    
    
    Ctrl             : out CORE_Ctrl_t
        
    );
end entity CORE_map;
architecture behavioral of CORE_map is
  signal localAddress       : std_logic_vector(AXI_ADDR_WIDTH-1 downto 0);
  signal localRdData        : slv_32_t;
  signal localRdData_latch  : slv_32_t;
  signal localWrData        : slv_32_t;
  signal localWrEn          : std_logic;
  signal localRdReq         : std_logic;
  signal localRdAck         : std_logic;
  signal regRdAck           : std_logic;

  
  
  signal reg_data :  slv32_array_t(integer range 0 to 1075);
  constant Default_reg_data : slv32_array_t(integer range 0 to 1075) := (others => x"00000000");
begin  -- architecture behavioral

  -------------------------------------------------------------------------------
  -- AXI 
  -------------------------------------------------------------------------------
  -------------------------------------------------------------------------------
  assert ((4*1075) <= ALLOCATED_MEMORY_RANGE)
    report "CORE: Regmap addressing range " & integer'image(4*1075) & " is outside of AXI mapped range " & integer'image(ALLOCATED_MEMORY_RANGE)
  severity ERROR;
  assert ((4*1075) > ALLOCATED_MEMORY_RANGE)
    report "CORE: Regmap addressing range " & integer'image(4*1075) & " is inside of AXI mapped range " & integer'image(ALLOCATED_MEMORY_RANGE)
  severity NOTE;

  AXIRegBridge : entity work.axiLiteRegBlocking
    generic map (
      READ_TIMEOUT => READ_TIMEOUT
      )
    port map (
      clk_axi     => clk_axi,
      reset_axi_n => reset_axi_n,
      readMOSI    => slave_readMOSI,
      readMISO    => slave_readMISO,
      writeMOSI   => slave_writeMOSI,
      writeMISO   => slave_writeMISO,
      address     => localAddress,
      rd_data     => localRdData_latch,
      wr_data     => localWrData,
      write_en    => localWrEn,
      read_req    => localRdReq,
      read_ack    => localRdAck);

  -------------------------------------------------------------------------------
  -- Record read decoding
  -------------------------------------------------------------------------------
  -------------------------------------------------------------------------------

  latch_reads: process (clk_axi,reset_axi_n) is
  begin  -- process latch_reads
    if reset_axi_n = '0' then
      localRdAck <= '0';
    elsif clk_axi'event and clk_axi = '1' then  -- rising clock edge
      localRdAck <= '0';
      
      if regRdAck = '1' then
        localRdData_latch <= localRdData;
        localRdAck <= '1';
      
      end if;
    end if;
  end process latch_reads;

  
  reads: process (clk_axi,reset_axi_n) is
  begin  -- process latch_reads
    if reset_axi_n = '0' then
      regRdAck <= '0';
    elsif clk_axi'event and clk_axi = '1' then  -- rising clock edge
      regRdAck  <= '0';
      localRdData <= x"00000000";
      if localRdReq = '1' then
        regRdAck  <= '1';
        case to_integer(unsigned(localAddress(10 downto 0))) is
          
        when 0 => --0x0
          localRdData( 0)            <=  Mon.CLOCKING.MMCM_LOCKED;                             --LHC MMCM: 1 means it is locked
        when 1 => --0x1
          localRdData( 1)            <=  reg_data( 1)( 1);                                     --LHC MMCM: Set 1 to reset the MMCM
        when 2 => --0x2
          localRdData(31 downto  0)  <=  Mon.CLOCKING.CLK40_FREQ;                              --LHC 40MHz clock freq
          localRdData(31 downto  0)  <=  Mon.CLOCKING.CLK240_FREQ;                             --LHC 240MHz clock freq
        when 3 => --0x3
          localRdData(31 downto  0)  <=  Mon.CLOCKING.CLK320_FREQ;                             --LHC 320MHz clock freq
        when 4 => --0x4
          localRdData(31 downto  0)  <=  Mon.CLOCKING.CLK50_FREQ;                              --System 50 MHz clock freq
        when 16 => --0x10
          localRdData( 0)            <=  reg_data(16)( 0);                                     --Reset transceiver
        when 17 => --0x11
          localRdData( 0)            <=  Mon.MGT.MGT(0).STATUS.rxcdr_stable;                   --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(0).STATUS.powergood;                      --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(0).STATUS.rx_pma_reset_done;              --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(0).STATUS.tx_pma_reset_done;              --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(0).STATUS.tx_reset_done;                  --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(0).STATUS.rx_reset_done;                  --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(0).STATUS.buffbypass_tx_done_out;         --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(0).STATUS.buffbypass_tx_error_out;        --buffbypass_tx_error_out
        when 18 => --0x12
          localRdData( 0)            <=  reg_data(18)( 0);                                     --DRP Write Enable
        when 19 => --0x13
          localRdData( 9 downto  0)  <=  reg_data(19)( 9 downto  0);                           --DRP Address
          localRdData(12)            <=  reg_data(19)(12);                                     --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(0).DRP.rd_rdy;                            --DRP Enable
        when 20 => --0x14
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(0).DRP.rd_data;                           --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(20)(31 downto 16);                           --DRP Write Data
        when 21 => --0x15
          localRdData( 1)            <=  reg_data(21)( 1);                                     --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(21)( 2);                                     --tx reset_datapath
          localRdData( 3)            <=  reg_data(21)( 3);                                     --tx reset_bufbypass
        when 22 => --0x16
          localRdData( 1)            <=  reg_data(22)( 1);                                     --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(22)( 2);                                     --rx reset_datapath
          localRdData( 3)            <=  reg_data(22)( 3);                                     --rx reset_bufbypass
        when 23 => --0x17
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(0).CONFIG.mgt_type;                       --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(0).CONFIG.refclk;                         --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(0).CONFIG.gt_type;                        --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(0).CONFIG.x_loc;                          --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(0).CONFIG.y_loc;                          --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(0).CONFIG.is_active;                      --1 == this MGT was enabled during build
        when 24 => --0x18
          localRdData( 0)            <=  reg_data(24)( 0);                                     --Reset transceiver
        when 25 => --0x19
          localRdData( 0)            <=  Mon.MGT.MGT(1).STATUS.rxcdr_stable;                   --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(1).STATUS.powergood;                      --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(1).STATUS.rx_pma_reset_done;              --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(1).STATUS.tx_pma_reset_done;              --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(1).STATUS.tx_reset_done;                  --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(1).STATUS.rx_reset_done;                  --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(1).STATUS.buffbypass_tx_done_out;         --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(1).STATUS.buffbypass_tx_error_out;        --buffbypass_tx_error_out
        when 26 => --0x1a
          localRdData( 0)            <=  reg_data(26)( 0);                                     --DRP Write Enable
        when 27 => --0x1b
          localRdData( 9 downto  0)  <=  reg_data(27)( 9 downto  0);                           --DRP Address
          localRdData(12)            <=  reg_data(27)(12);                                     --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(1).DRP.rd_rdy;                            --DRP Enable
        when 28 => --0x1c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(1).DRP.rd_data;                           --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(28)(31 downto 16);                           --DRP Write Data
        when 29 => --0x1d
          localRdData( 1)            <=  reg_data(29)( 1);                                     --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(29)( 2);                                     --tx reset_datapath
          localRdData( 3)            <=  reg_data(29)( 3);                                     --tx reset_bufbypass
        when 30 => --0x1e
          localRdData( 1)            <=  reg_data(30)( 1);                                     --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(30)( 2);                                     --rx reset_datapath
          localRdData( 3)            <=  reg_data(30)( 3);                                     --rx reset_bufbypass
        when 31 => --0x1f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(1).CONFIG.mgt_type;                       --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(1).CONFIG.refclk;                         --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(1).CONFIG.gt_type;                        --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(1).CONFIG.x_loc;                          --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(1).CONFIG.y_loc;                          --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(1).CONFIG.is_active;                      --1 == this MGT was enabled during build
        when 32 => --0x20
          localRdData( 0)            <=  reg_data(32)( 0);                                     --Reset transceiver
        when 33 => --0x21
          localRdData( 0)            <=  Mon.MGT.MGT(2).STATUS.rxcdr_stable;                   --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(2).STATUS.powergood;                      --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(2).STATUS.rx_pma_reset_done;              --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(2).STATUS.tx_pma_reset_done;              --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(2).STATUS.tx_reset_done;                  --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(2).STATUS.rx_reset_done;                  --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(2).STATUS.buffbypass_tx_done_out;         --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(2).STATUS.buffbypass_tx_error_out;        --buffbypass_tx_error_out
        when 34 => --0x22
          localRdData( 0)            <=  reg_data(34)( 0);                                     --DRP Write Enable
        when 35 => --0x23
          localRdData( 9 downto  0)  <=  reg_data(35)( 9 downto  0);                           --DRP Address
          localRdData(12)            <=  reg_data(35)(12);                                     --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(2).DRP.rd_rdy;                            --DRP Enable
        when 36 => --0x24
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(2).DRP.rd_data;                           --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(36)(31 downto 16);                           --DRP Write Data
        when 37 => --0x25
          localRdData( 1)            <=  reg_data(37)( 1);                                     --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(37)( 2);                                     --tx reset_datapath
          localRdData( 3)            <=  reg_data(37)( 3);                                     --tx reset_bufbypass
        when 38 => --0x26
          localRdData( 1)            <=  reg_data(38)( 1);                                     --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(38)( 2);                                     --rx reset_datapath
          localRdData( 3)            <=  reg_data(38)( 3);                                     --rx reset_bufbypass
        when 39 => --0x27
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(2).CONFIG.mgt_type;                       --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(2).CONFIG.refclk;                         --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(2).CONFIG.gt_type;                        --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(2).CONFIG.x_loc;                          --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(2).CONFIG.y_loc;                          --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(2).CONFIG.is_active;                      --1 == this MGT was enabled during build
        when 40 => --0x28
          localRdData( 0)            <=  reg_data(40)( 0);                                     --Reset transceiver
        when 41 => --0x29
          localRdData( 0)            <=  Mon.MGT.MGT(3).STATUS.rxcdr_stable;                   --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(3).STATUS.powergood;                      --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(3).STATUS.rx_pma_reset_done;              --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(3).STATUS.tx_pma_reset_done;              --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(3).STATUS.tx_reset_done;                  --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(3).STATUS.rx_reset_done;                  --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(3).STATUS.buffbypass_tx_done_out;         --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(3).STATUS.buffbypass_tx_error_out;        --buffbypass_tx_error_out
        when 42 => --0x2a
          localRdData( 0)            <=  reg_data(42)( 0);                                     --DRP Write Enable
        when 43 => --0x2b
          localRdData( 9 downto  0)  <=  reg_data(43)( 9 downto  0);                           --DRP Address
          localRdData(12)            <=  reg_data(43)(12);                                     --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(3).DRP.rd_rdy;                            --DRP Enable
        when 44 => --0x2c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(3).DRP.rd_data;                           --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(44)(31 downto 16);                           --DRP Write Data
        when 45 => --0x2d
          localRdData( 1)            <=  reg_data(45)( 1);                                     --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(45)( 2);                                     --tx reset_datapath
          localRdData( 3)            <=  reg_data(45)( 3);                                     --tx reset_bufbypass
        when 46 => --0x2e
          localRdData( 1)            <=  reg_data(46)( 1);                                     --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(46)( 2);                                     --rx reset_datapath
          localRdData( 3)            <=  reg_data(46)( 3);                                     --rx reset_bufbypass
        when 47 => --0x2f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(3).CONFIG.mgt_type;                       --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(3).CONFIG.refclk;                         --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(3).CONFIG.gt_type;                        --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(3).CONFIG.x_loc;                          --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(3).CONFIG.y_loc;                          --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(3).CONFIG.is_active;                      --1 == this MGT was enabled during build
        when 48 => --0x30
          localRdData( 0)            <=  reg_data(48)( 0);                                     --Reset transceiver
        when 49 => --0x31
          localRdData( 0)            <=  Mon.MGT.MGT(4).STATUS.rxcdr_stable;                   --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(4).STATUS.powergood;                      --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(4).STATUS.rx_pma_reset_done;              --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(4).STATUS.tx_pma_reset_done;              --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(4).STATUS.tx_reset_done;                  --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(4).STATUS.rx_reset_done;                  --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(4).STATUS.buffbypass_tx_done_out;         --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(4).STATUS.buffbypass_tx_error_out;        --buffbypass_tx_error_out
        when 50 => --0x32
          localRdData( 0)            <=  reg_data(50)( 0);                                     --DRP Write Enable
        when 51 => --0x33
          localRdData( 9 downto  0)  <=  reg_data(51)( 9 downto  0);                           --DRP Address
          localRdData(12)            <=  reg_data(51)(12);                                     --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(4).DRP.rd_rdy;                            --DRP Enable
        when 52 => --0x34
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(4).DRP.rd_data;                           --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(52)(31 downto 16);                           --DRP Write Data
        when 53 => --0x35
          localRdData( 1)            <=  reg_data(53)( 1);                                     --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(53)( 2);                                     --tx reset_datapath
          localRdData( 3)            <=  reg_data(53)( 3);                                     --tx reset_bufbypass
        when 54 => --0x36
          localRdData( 1)            <=  reg_data(54)( 1);                                     --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(54)( 2);                                     --rx reset_datapath
          localRdData( 3)            <=  reg_data(54)( 3);                                     --rx reset_bufbypass
        when 55 => --0x37
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(4).CONFIG.mgt_type;                       --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(4).CONFIG.refclk;                         --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(4).CONFIG.gt_type;                        --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(4).CONFIG.x_loc;                          --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(4).CONFIG.y_loc;                          --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(4).CONFIG.is_active;                      --1 == this MGT was enabled during build
        when 56 => --0x38
          localRdData( 0)            <=  reg_data(56)( 0);                                     --Reset transceiver
        when 57 => --0x39
          localRdData( 0)            <=  Mon.MGT.MGT(5).STATUS.rxcdr_stable;                   --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(5).STATUS.powergood;                      --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(5).STATUS.rx_pma_reset_done;              --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(5).STATUS.tx_pma_reset_done;              --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(5).STATUS.tx_reset_done;                  --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(5).STATUS.rx_reset_done;                  --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(5).STATUS.buffbypass_tx_done_out;         --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(5).STATUS.buffbypass_tx_error_out;        --buffbypass_tx_error_out
        when 58 => --0x3a
          localRdData( 0)            <=  reg_data(58)( 0);                                     --DRP Write Enable
        when 59 => --0x3b
          localRdData( 9 downto  0)  <=  reg_data(59)( 9 downto  0);                           --DRP Address
          localRdData(12)            <=  reg_data(59)(12);                                     --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(5).DRP.rd_rdy;                            --DRP Enable
        when 60 => --0x3c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(5).DRP.rd_data;                           --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(60)(31 downto 16);                           --DRP Write Data
        when 61 => --0x3d
          localRdData( 1)            <=  reg_data(61)( 1);                                     --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(61)( 2);                                     --tx reset_datapath
          localRdData( 3)            <=  reg_data(61)( 3);                                     --tx reset_bufbypass
        when 62 => --0x3e
          localRdData( 1)            <=  reg_data(62)( 1);                                     --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(62)( 2);                                     --rx reset_datapath
          localRdData( 3)            <=  reg_data(62)( 3);                                     --rx reset_bufbypass
        when 63 => --0x3f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(5).CONFIG.mgt_type;                       --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(5).CONFIG.refclk;                         --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(5).CONFIG.gt_type;                        --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(5).CONFIG.x_loc;                          --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(5).CONFIG.y_loc;                          --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(5).CONFIG.is_active;                      --1 == this MGT was enabled during build
        when 64 => --0x40
          localRdData( 0)            <=  reg_data(64)( 0);                                     --Reset transceiver
        when 65 => --0x41
          localRdData( 0)            <=  Mon.MGT.MGT(6).STATUS.rxcdr_stable;                   --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(6).STATUS.powergood;                      --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(6).STATUS.rx_pma_reset_done;              --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(6).STATUS.tx_pma_reset_done;              --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(6).STATUS.tx_reset_done;                  --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(6).STATUS.rx_reset_done;                  --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(6).STATUS.buffbypass_tx_done_out;         --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(6).STATUS.buffbypass_tx_error_out;        --buffbypass_tx_error_out
        when 66 => --0x42
          localRdData( 0)            <=  reg_data(66)( 0);                                     --DRP Write Enable
        when 67 => --0x43
          localRdData( 9 downto  0)  <=  reg_data(67)( 9 downto  0);                           --DRP Address
          localRdData(12)            <=  reg_data(67)(12);                                     --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(6).DRP.rd_rdy;                            --DRP Enable
        when 68 => --0x44
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(6).DRP.rd_data;                           --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(68)(31 downto 16);                           --DRP Write Data
        when 69 => --0x45
          localRdData( 1)            <=  reg_data(69)( 1);                                     --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(69)( 2);                                     --tx reset_datapath
          localRdData( 3)            <=  reg_data(69)( 3);                                     --tx reset_bufbypass
        when 70 => --0x46
          localRdData( 1)            <=  reg_data(70)( 1);                                     --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(70)( 2);                                     --rx reset_datapath
          localRdData( 3)            <=  reg_data(70)( 3);                                     --rx reset_bufbypass
        when 71 => --0x47
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(6).CONFIG.mgt_type;                       --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(6).CONFIG.refclk;                         --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(6).CONFIG.gt_type;                        --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(6).CONFIG.x_loc;                          --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(6).CONFIG.y_loc;                          --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(6).CONFIG.is_active;                      --1 == this MGT was enabled during build
        when 72 => --0x48
          localRdData( 0)            <=  reg_data(72)( 0);                                     --Reset transceiver
        when 73 => --0x49
          localRdData( 0)            <=  Mon.MGT.MGT(7).STATUS.rxcdr_stable;                   --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(7).STATUS.powergood;                      --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(7).STATUS.rx_pma_reset_done;              --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(7).STATUS.tx_pma_reset_done;              --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(7).STATUS.tx_reset_done;                  --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(7).STATUS.rx_reset_done;                  --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(7).STATUS.buffbypass_tx_done_out;         --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(7).STATUS.buffbypass_tx_error_out;        --buffbypass_tx_error_out
        when 74 => --0x4a
          localRdData( 0)            <=  reg_data(74)( 0);                                     --DRP Write Enable
        when 75 => --0x4b
          localRdData( 9 downto  0)  <=  reg_data(75)( 9 downto  0);                           --DRP Address
          localRdData(12)            <=  reg_data(75)(12);                                     --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(7).DRP.rd_rdy;                            --DRP Enable
        when 76 => --0x4c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(7).DRP.rd_data;                           --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(76)(31 downto 16);                           --DRP Write Data
        when 77 => --0x4d
          localRdData( 1)            <=  reg_data(77)( 1);                                     --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(77)( 2);                                     --tx reset_datapath
          localRdData( 3)            <=  reg_data(77)( 3);                                     --tx reset_bufbypass
        when 78 => --0x4e
          localRdData( 1)            <=  reg_data(78)( 1);                                     --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(78)( 2);                                     --rx reset_datapath
          localRdData( 3)            <=  reg_data(78)( 3);                                     --rx reset_bufbypass
        when 79 => --0x4f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(7).CONFIG.mgt_type;                       --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(7).CONFIG.refclk;                         --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(7).CONFIG.gt_type;                        --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(7).CONFIG.x_loc;                          --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(7).CONFIG.y_loc;                          --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(7).CONFIG.is_active;                      --1 == this MGT was enabled during build
        when 80 => --0x50
          localRdData( 0)            <=  reg_data(80)( 0);                                     --Reset transceiver
        when 81 => --0x51
          localRdData( 0)            <=  Mon.MGT.MGT(8).STATUS.rxcdr_stable;                   --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(8).STATUS.powergood;                      --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(8).STATUS.rx_pma_reset_done;              --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(8).STATUS.tx_pma_reset_done;              --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(8).STATUS.tx_reset_done;                  --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(8).STATUS.rx_reset_done;                  --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(8).STATUS.buffbypass_tx_done_out;         --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(8).STATUS.buffbypass_tx_error_out;        --buffbypass_tx_error_out
        when 82 => --0x52
          localRdData( 0)            <=  reg_data(82)( 0);                                     --DRP Write Enable
        when 83 => --0x53
          localRdData( 9 downto  0)  <=  reg_data(83)( 9 downto  0);                           --DRP Address
          localRdData(12)            <=  reg_data(83)(12);                                     --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(8).DRP.rd_rdy;                            --DRP Enable
        when 84 => --0x54
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(8).DRP.rd_data;                           --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(84)(31 downto 16);                           --DRP Write Data
        when 85 => --0x55
          localRdData( 1)            <=  reg_data(85)( 1);                                     --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(85)( 2);                                     --tx reset_datapath
          localRdData( 3)            <=  reg_data(85)( 3);                                     --tx reset_bufbypass
        when 86 => --0x56
          localRdData( 1)            <=  reg_data(86)( 1);                                     --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(86)( 2);                                     --rx reset_datapath
          localRdData( 3)            <=  reg_data(86)( 3);                                     --rx reset_bufbypass
        when 87 => --0x57
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(8).CONFIG.mgt_type;                       --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(8).CONFIG.refclk;                         --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(8).CONFIG.gt_type;                        --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(8).CONFIG.x_loc;                          --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(8).CONFIG.y_loc;                          --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(8).CONFIG.is_active;                      --1 == this MGT was enabled during build
        when 88 => --0x58
          localRdData( 0)            <=  reg_data(88)( 0);                                     --Reset transceiver
        when 89 => --0x59
          localRdData( 0)            <=  Mon.MGT.MGT(9).STATUS.rxcdr_stable;                   --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(9).STATUS.powergood;                      --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(9).STATUS.rx_pma_reset_done;              --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(9).STATUS.tx_pma_reset_done;              --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(9).STATUS.tx_reset_done;                  --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(9).STATUS.rx_reset_done;                  --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(9).STATUS.buffbypass_tx_done_out;         --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(9).STATUS.buffbypass_tx_error_out;        --buffbypass_tx_error_out
        when 90 => --0x5a
          localRdData( 0)            <=  reg_data(90)( 0);                                     --DRP Write Enable
        when 91 => --0x5b
          localRdData( 9 downto  0)  <=  reg_data(91)( 9 downto  0);                           --DRP Address
          localRdData(12)            <=  reg_data(91)(12);                                     --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(9).DRP.rd_rdy;                            --DRP Enable
        when 92 => --0x5c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(9).DRP.rd_data;                           --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(92)(31 downto 16);                           --DRP Write Data
        when 93 => --0x5d
          localRdData( 1)            <=  reg_data(93)( 1);                                     --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(93)( 2);                                     --tx reset_datapath
          localRdData( 3)            <=  reg_data(93)( 3);                                     --tx reset_bufbypass
        when 94 => --0x5e
          localRdData( 1)            <=  reg_data(94)( 1);                                     --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(94)( 2);                                     --rx reset_datapath
          localRdData( 3)            <=  reg_data(94)( 3);                                     --rx reset_bufbypass
        when 95 => --0x5f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(9).CONFIG.mgt_type;                       --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(9).CONFIG.refclk;                         --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(9).CONFIG.gt_type;                        --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(9).CONFIG.x_loc;                          --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(9).CONFIG.y_loc;                          --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(9).CONFIG.is_active;                      --1 == this MGT was enabled during build
        when 96 => --0x60
          localRdData( 0)            <=  reg_data(96)( 0);                                     --Reset transceiver
        when 97 => --0x61
          localRdData( 0)            <=  Mon.MGT.MGT(10).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(10).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(10).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(10).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(10).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(10).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(10).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(10).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 98 => --0x62
          localRdData( 0)            <=  reg_data(98)( 0);                                     --DRP Write Enable
        when 99 => --0x63
          localRdData( 9 downto  0)  <=  reg_data(99)( 9 downto  0);                           --DRP Address
          localRdData(12)            <=  reg_data(99)(12);                                     --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(10).DRP.rd_rdy;                           --DRP Enable
        when 100 => --0x64
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(10).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(100)(31 downto 16);                          --DRP Write Data
        when 101 => --0x65
          localRdData( 1)            <=  reg_data(101)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(101)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(101)( 3);                                    --tx reset_bufbypass
        when 102 => --0x66
          localRdData( 1)            <=  reg_data(102)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(102)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(102)( 3);                                    --rx reset_bufbypass
        when 103 => --0x67
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(10).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(10).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(10).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(10).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(10).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(10).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 104 => --0x68
          localRdData( 0)            <=  reg_data(104)( 0);                                    --Reset transceiver
        when 105 => --0x69
          localRdData( 0)            <=  Mon.MGT.MGT(11).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(11).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(11).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(11).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(11).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(11).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(11).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(11).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 106 => --0x6a
          localRdData( 0)            <=  reg_data(106)( 0);                                    --DRP Write Enable
        when 107 => --0x6b
          localRdData( 9 downto  0)  <=  reg_data(107)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(107)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(11).DRP.rd_rdy;                           --DRP Enable
        when 108 => --0x6c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(11).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(108)(31 downto 16);                          --DRP Write Data
        when 109 => --0x6d
          localRdData( 1)            <=  reg_data(109)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(109)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(109)( 3);                                    --tx reset_bufbypass
        when 110 => --0x6e
          localRdData( 1)            <=  reg_data(110)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(110)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(110)( 3);                                    --rx reset_bufbypass
        when 111 => --0x6f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(11).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(11).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(11).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(11).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(11).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(11).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 112 => --0x70
          localRdData( 0)            <=  reg_data(112)( 0);                                    --Reset transceiver
        when 113 => --0x71
          localRdData( 0)            <=  Mon.MGT.MGT(12).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(12).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(12).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(12).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(12).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(12).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(12).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(12).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 114 => --0x72
          localRdData( 0)            <=  reg_data(114)( 0);                                    --DRP Write Enable
        when 115 => --0x73
          localRdData( 9 downto  0)  <=  reg_data(115)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(115)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(12).DRP.rd_rdy;                           --DRP Enable
        when 116 => --0x74
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(12).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(116)(31 downto 16);                          --DRP Write Data
        when 117 => --0x75
          localRdData( 1)            <=  reg_data(117)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(117)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(117)( 3);                                    --tx reset_bufbypass
        when 118 => --0x76
          localRdData( 1)            <=  reg_data(118)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(118)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(118)( 3);                                    --rx reset_bufbypass
        when 119 => --0x77
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(12).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(12).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(12).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(12).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(12).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(12).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 120 => --0x78
          localRdData( 0)            <=  reg_data(120)( 0);                                    --Reset transceiver
        when 121 => --0x79
          localRdData( 0)            <=  Mon.MGT.MGT(13).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(13).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(13).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(13).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(13).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(13).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(13).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(13).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 122 => --0x7a
          localRdData( 0)            <=  reg_data(122)( 0);                                    --DRP Write Enable
        when 123 => --0x7b
          localRdData( 9 downto  0)  <=  reg_data(123)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(123)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(13).DRP.rd_rdy;                           --DRP Enable
        when 124 => --0x7c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(13).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(124)(31 downto 16);                          --DRP Write Data
        when 125 => --0x7d
          localRdData( 1)            <=  reg_data(125)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(125)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(125)( 3);                                    --tx reset_bufbypass
        when 126 => --0x7e
          localRdData( 1)            <=  reg_data(126)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(126)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(126)( 3);                                    --rx reset_bufbypass
        when 127 => --0x7f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(13).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(13).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(13).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(13).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(13).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(13).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 128 => --0x80
          localRdData( 0)            <=  reg_data(128)( 0);                                    --Reset transceiver
        when 129 => --0x81
          localRdData( 0)            <=  Mon.MGT.MGT(14).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(14).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(14).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(14).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(14).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(14).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(14).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(14).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 130 => --0x82
          localRdData( 0)            <=  reg_data(130)( 0);                                    --DRP Write Enable
        when 131 => --0x83
          localRdData( 9 downto  0)  <=  reg_data(131)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(131)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(14).DRP.rd_rdy;                           --DRP Enable
        when 132 => --0x84
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(14).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(132)(31 downto 16);                          --DRP Write Data
        when 133 => --0x85
          localRdData( 1)            <=  reg_data(133)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(133)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(133)( 3);                                    --tx reset_bufbypass
        when 134 => --0x86
          localRdData( 1)            <=  reg_data(134)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(134)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(134)( 3);                                    --rx reset_bufbypass
        when 135 => --0x87
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(14).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(14).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(14).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(14).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(14).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(14).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 136 => --0x88
          localRdData( 0)            <=  reg_data(136)( 0);                                    --Reset transceiver
        when 137 => --0x89
          localRdData( 0)            <=  Mon.MGT.MGT(15).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(15).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(15).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(15).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(15).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(15).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(15).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(15).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 138 => --0x8a
          localRdData( 0)            <=  reg_data(138)( 0);                                    --DRP Write Enable
        when 139 => --0x8b
          localRdData( 9 downto  0)  <=  reg_data(139)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(139)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(15).DRP.rd_rdy;                           --DRP Enable
        when 140 => --0x8c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(15).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(140)(31 downto 16);                          --DRP Write Data
        when 141 => --0x8d
          localRdData( 1)            <=  reg_data(141)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(141)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(141)( 3);                                    --tx reset_bufbypass
        when 142 => --0x8e
          localRdData( 1)            <=  reg_data(142)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(142)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(142)( 3);                                    --rx reset_bufbypass
        when 143 => --0x8f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(15).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(15).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(15).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(15).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(15).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(15).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 144 => --0x90
          localRdData( 0)            <=  reg_data(144)( 0);                                    --Reset transceiver
        when 145 => --0x91
          localRdData( 0)            <=  Mon.MGT.MGT(16).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(16).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(16).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(16).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(16).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(16).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(16).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(16).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 146 => --0x92
          localRdData( 0)            <=  reg_data(146)( 0);                                    --DRP Write Enable
        when 147 => --0x93
          localRdData( 9 downto  0)  <=  reg_data(147)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(147)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(16).DRP.rd_rdy;                           --DRP Enable
        when 148 => --0x94
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(16).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(148)(31 downto 16);                          --DRP Write Data
        when 149 => --0x95
          localRdData( 1)            <=  reg_data(149)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(149)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(149)( 3);                                    --tx reset_bufbypass
        when 150 => --0x96
          localRdData( 1)            <=  reg_data(150)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(150)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(150)( 3);                                    --rx reset_bufbypass
        when 151 => --0x97
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(16).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(16).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(16).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(16).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(16).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(16).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 152 => --0x98
          localRdData( 0)            <=  reg_data(152)( 0);                                    --Reset transceiver
        when 153 => --0x99
          localRdData( 0)            <=  Mon.MGT.MGT(17).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(17).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(17).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(17).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(17).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(17).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(17).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(17).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 154 => --0x9a
          localRdData( 0)            <=  reg_data(154)( 0);                                    --DRP Write Enable
        when 155 => --0x9b
          localRdData( 9 downto  0)  <=  reg_data(155)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(155)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(17).DRP.rd_rdy;                           --DRP Enable
        when 156 => --0x9c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(17).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(156)(31 downto 16);                          --DRP Write Data
        when 157 => --0x9d
          localRdData( 1)            <=  reg_data(157)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(157)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(157)( 3);                                    --tx reset_bufbypass
        when 158 => --0x9e
          localRdData( 1)            <=  reg_data(158)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(158)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(158)( 3);                                    --rx reset_bufbypass
        when 159 => --0x9f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(17).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(17).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(17).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(17).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(17).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(17).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 160 => --0xa0
          localRdData( 0)            <=  reg_data(160)( 0);                                    --Reset transceiver
        when 161 => --0xa1
          localRdData( 0)            <=  Mon.MGT.MGT(18).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(18).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(18).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(18).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(18).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(18).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(18).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(18).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 162 => --0xa2
          localRdData( 0)            <=  reg_data(162)( 0);                                    --DRP Write Enable
        when 163 => --0xa3
          localRdData( 9 downto  0)  <=  reg_data(163)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(163)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(18).DRP.rd_rdy;                           --DRP Enable
        when 164 => --0xa4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(18).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(164)(31 downto 16);                          --DRP Write Data
        when 165 => --0xa5
          localRdData( 1)            <=  reg_data(165)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(165)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(165)( 3);                                    --tx reset_bufbypass
        when 166 => --0xa6
          localRdData( 1)            <=  reg_data(166)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(166)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(166)( 3);                                    --rx reset_bufbypass
        when 167 => --0xa7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(18).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(18).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(18).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(18).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(18).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(18).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 168 => --0xa8
          localRdData( 0)            <=  reg_data(168)( 0);                                    --Reset transceiver
        when 169 => --0xa9
          localRdData( 0)            <=  Mon.MGT.MGT(19).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(19).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(19).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(19).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(19).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(19).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(19).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(19).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 170 => --0xaa
          localRdData( 0)            <=  reg_data(170)( 0);                                    --DRP Write Enable
        when 171 => --0xab
          localRdData( 9 downto  0)  <=  reg_data(171)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(171)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(19).DRP.rd_rdy;                           --DRP Enable
        when 172 => --0xac
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(19).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(172)(31 downto 16);                          --DRP Write Data
        when 173 => --0xad
          localRdData( 1)            <=  reg_data(173)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(173)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(173)( 3);                                    --tx reset_bufbypass
        when 174 => --0xae
          localRdData( 1)            <=  reg_data(174)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(174)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(174)( 3);                                    --rx reset_bufbypass
        when 175 => --0xaf
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(19).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(19).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(19).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(19).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(19).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(19).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 176 => --0xb0
          localRdData( 0)            <=  reg_data(176)( 0);                                    --Reset transceiver
        when 177 => --0xb1
          localRdData( 0)            <=  Mon.MGT.MGT(20).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(20).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(20).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(20).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(20).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(20).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(20).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(20).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 178 => --0xb2
          localRdData( 0)            <=  reg_data(178)( 0);                                    --DRP Write Enable
        when 179 => --0xb3
          localRdData( 9 downto  0)  <=  reg_data(179)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(179)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(20).DRP.rd_rdy;                           --DRP Enable
        when 180 => --0xb4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(20).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(180)(31 downto 16);                          --DRP Write Data
        when 181 => --0xb5
          localRdData( 1)            <=  reg_data(181)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(181)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(181)( 3);                                    --tx reset_bufbypass
        when 182 => --0xb6
          localRdData( 1)            <=  reg_data(182)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(182)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(182)( 3);                                    --rx reset_bufbypass
        when 183 => --0xb7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(20).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(20).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(20).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(20).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(20).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(20).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 184 => --0xb8
          localRdData( 0)            <=  reg_data(184)( 0);                                    --Reset transceiver
        when 185 => --0xb9
          localRdData( 0)            <=  Mon.MGT.MGT(21).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(21).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(21).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(21).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(21).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(21).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(21).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(21).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 186 => --0xba
          localRdData( 0)            <=  reg_data(186)( 0);                                    --DRP Write Enable
        when 187 => --0xbb
          localRdData( 9 downto  0)  <=  reg_data(187)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(187)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(21).DRP.rd_rdy;                           --DRP Enable
        when 188 => --0xbc
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(21).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(188)(31 downto 16);                          --DRP Write Data
        when 189 => --0xbd
          localRdData( 1)            <=  reg_data(189)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(189)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(189)( 3);                                    --tx reset_bufbypass
        when 190 => --0xbe
          localRdData( 1)            <=  reg_data(190)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(190)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(190)( 3);                                    --rx reset_bufbypass
        when 191 => --0xbf
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(21).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(21).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(21).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(21).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(21).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(21).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 192 => --0xc0
          localRdData( 0)            <=  reg_data(192)( 0);                                    --Reset transceiver
        when 193 => --0xc1
          localRdData( 0)            <=  Mon.MGT.MGT(22).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(22).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(22).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(22).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(22).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(22).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(22).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(22).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 194 => --0xc2
          localRdData( 0)            <=  reg_data(194)( 0);                                    --DRP Write Enable
        when 195 => --0xc3
          localRdData( 9 downto  0)  <=  reg_data(195)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(195)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(22).DRP.rd_rdy;                           --DRP Enable
        when 196 => --0xc4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(22).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(196)(31 downto 16);                          --DRP Write Data
        when 197 => --0xc5
          localRdData( 1)            <=  reg_data(197)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(197)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(197)( 3);                                    --tx reset_bufbypass
        when 198 => --0xc6
          localRdData( 1)            <=  reg_data(198)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(198)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(198)( 3);                                    --rx reset_bufbypass
        when 199 => --0xc7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(22).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(22).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(22).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(22).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(22).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(22).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 200 => --0xc8
          localRdData( 0)            <=  reg_data(200)( 0);                                    --Reset transceiver
        when 201 => --0xc9
          localRdData( 0)            <=  Mon.MGT.MGT(23).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(23).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(23).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(23).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(23).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(23).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(23).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(23).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 202 => --0xca
          localRdData( 0)            <=  reg_data(202)( 0);                                    --DRP Write Enable
        when 203 => --0xcb
          localRdData( 9 downto  0)  <=  reg_data(203)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(203)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(23).DRP.rd_rdy;                           --DRP Enable
        when 204 => --0xcc
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(23).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(204)(31 downto 16);                          --DRP Write Data
        when 205 => --0xcd
          localRdData( 1)            <=  reg_data(205)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(205)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(205)( 3);                                    --tx reset_bufbypass
        when 206 => --0xce
          localRdData( 1)            <=  reg_data(206)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(206)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(206)( 3);                                    --rx reset_bufbypass
        when 207 => --0xcf
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(23).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(23).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(23).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(23).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(23).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(23).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 208 => --0xd0
          localRdData( 0)            <=  reg_data(208)( 0);                                    --Reset transceiver
        when 209 => --0xd1
          localRdData( 0)            <=  Mon.MGT.MGT(24).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(24).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(24).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(24).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(24).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(24).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(24).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(24).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 210 => --0xd2
          localRdData( 0)            <=  reg_data(210)( 0);                                    --DRP Write Enable
        when 211 => --0xd3
          localRdData( 9 downto  0)  <=  reg_data(211)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(211)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(24).DRP.rd_rdy;                           --DRP Enable
        when 212 => --0xd4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(24).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(212)(31 downto 16);                          --DRP Write Data
        when 213 => --0xd5
          localRdData( 1)            <=  reg_data(213)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(213)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(213)( 3);                                    --tx reset_bufbypass
        when 214 => --0xd6
          localRdData( 1)            <=  reg_data(214)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(214)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(214)( 3);                                    --rx reset_bufbypass
        when 215 => --0xd7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(24).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(24).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(24).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(24).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(24).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(24).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 216 => --0xd8
          localRdData( 0)            <=  reg_data(216)( 0);                                    --Reset transceiver
        when 217 => --0xd9
          localRdData( 0)            <=  Mon.MGT.MGT(25).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(25).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(25).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(25).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(25).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(25).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(25).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(25).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 218 => --0xda
          localRdData( 0)            <=  reg_data(218)( 0);                                    --DRP Write Enable
        when 219 => --0xdb
          localRdData( 9 downto  0)  <=  reg_data(219)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(219)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(25).DRP.rd_rdy;                           --DRP Enable
        when 220 => --0xdc
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(25).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(220)(31 downto 16);                          --DRP Write Data
        when 221 => --0xdd
          localRdData( 1)            <=  reg_data(221)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(221)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(221)( 3);                                    --tx reset_bufbypass
        when 222 => --0xde
          localRdData( 1)            <=  reg_data(222)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(222)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(222)( 3);                                    --rx reset_bufbypass
        when 223 => --0xdf
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(25).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(25).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(25).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(25).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(25).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(25).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 224 => --0xe0
          localRdData( 0)            <=  reg_data(224)( 0);                                    --Reset transceiver
        when 225 => --0xe1
          localRdData( 0)            <=  Mon.MGT.MGT(26).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(26).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(26).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(26).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(26).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(26).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(26).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(26).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 226 => --0xe2
          localRdData( 0)            <=  reg_data(226)( 0);                                    --DRP Write Enable
        when 227 => --0xe3
          localRdData( 9 downto  0)  <=  reg_data(227)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(227)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(26).DRP.rd_rdy;                           --DRP Enable
        when 228 => --0xe4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(26).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(228)(31 downto 16);                          --DRP Write Data
        when 229 => --0xe5
          localRdData( 1)            <=  reg_data(229)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(229)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(229)( 3);                                    --tx reset_bufbypass
        when 230 => --0xe6
          localRdData( 1)            <=  reg_data(230)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(230)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(230)( 3);                                    --rx reset_bufbypass
        when 231 => --0xe7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(26).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(26).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(26).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(26).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(26).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(26).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 232 => --0xe8
          localRdData( 0)            <=  reg_data(232)( 0);                                    --Reset transceiver
        when 233 => --0xe9
          localRdData( 0)            <=  Mon.MGT.MGT(27).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(27).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(27).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(27).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(27).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(27).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(27).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(27).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 234 => --0xea
          localRdData( 0)            <=  reg_data(234)( 0);                                    --DRP Write Enable
        when 235 => --0xeb
          localRdData( 9 downto  0)  <=  reg_data(235)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(235)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(27).DRP.rd_rdy;                           --DRP Enable
        when 236 => --0xec
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(27).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(236)(31 downto 16);                          --DRP Write Data
        when 237 => --0xed
          localRdData( 1)            <=  reg_data(237)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(237)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(237)( 3);                                    --tx reset_bufbypass
        when 238 => --0xee
          localRdData( 1)            <=  reg_data(238)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(238)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(238)( 3);                                    --rx reset_bufbypass
        when 239 => --0xef
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(27).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(27).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(27).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(27).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(27).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(27).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 240 => --0xf0
          localRdData( 0)            <=  reg_data(240)( 0);                                    --Reset transceiver
        when 241 => --0xf1
          localRdData( 0)            <=  Mon.MGT.MGT(28).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(28).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(28).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(28).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(28).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(28).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(28).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(28).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 242 => --0xf2
          localRdData( 0)            <=  reg_data(242)( 0);                                    --DRP Write Enable
        when 243 => --0xf3
          localRdData( 9 downto  0)  <=  reg_data(243)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(243)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(28).DRP.rd_rdy;                           --DRP Enable
        when 244 => --0xf4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(28).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(244)(31 downto 16);                          --DRP Write Data
        when 245 => --0xf5
          localRdData( 1)            <=  reg_data(245)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(245)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(245)( 3);                                    --tx reset_bufbypass
        when 246 => --0xf6
          localRdData( 1)            <=  reg_data(246)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(246)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(246)( 3);                                    --rx reset_bufbypass
        when 247 => --0xf7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(28).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(28).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(28).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(28).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(28).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(28).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 248 => --0xf8
          localRdData( 0)            <=  reg_data(248)( 0);                                    --Reset transceiver
        when 249 => --0xf9
          localRdData( 0)            <=  Mon.MGT.MGT(29).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(29).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(29).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(29).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(29).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(29).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(29).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(29).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 250 => --0xfa
          localRdData( 0)            <=  reg_data(250)( 0);                                    --DRP Write Enable
        when 251 => --0xfb
          localRdData( 9 downto  0)  <=  reg_data(251)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(251)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(29).DRP.rd_rdy;                           --DRP Enable
        when 252 => --0xfc
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(29).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(252)(31 downto 16);                          --DRP Write Data
        when 253 => --0xfd
          localRdData( 1)            <=  reg_data(253)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(253)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(253)( 3);                                    --tx reset_bufbypass
        when 254 => --0xfe
          localRdData( 1)            <=  reg_data(254)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(254)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(254)( 3);                                    --rx reset_bufbypass
        when 255 => --0xff
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(29).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(29).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(29).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(29).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(29).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(29).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 256 => --0x100
          localRdData( 0)            <=  reg_data(256)( 0);                                    --Reset transceiver
        when 257 => --0x101
          localRdData( 0)            <=  Mon.MGT.MGT(30).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(30).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(30).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(30).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(30).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(30).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(30).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(30).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 258 => --0x102
          localRdData( 0)            <=  reg_data(258)( 0);                                    --DRP Write Enable
        when 259 => --0x103
          localRdData( 9 downto  0)  <=  reg_data(259)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(259)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(30).DRP.rd_rdy;                           --DRP Enable
        when 260 => --0x104
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(30).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(260)(31 downto 16);                          --DRP Write Data
        when 261 => --0x105
          localRdData( 1)            <=  reg_data(261)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(261)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(261)( 3);                                    --tx reset_bufbypass
        when 262 => --0x106
          localRdData( 1)            <=  reg_data(262)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(262)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(262)( 3);                                    --rx reset_bufbypass
        when 263 => --0x107
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(30).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(30).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(30).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(30).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(30).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(30).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 264 => --0x108
          localRdData( 0)            <=  reg_data(264)( 0);                                    --Reset transceiver
        when 265 => --0x109
          localRdData( 0)            <=  Mon.MGT.MGT(31).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(31).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(31).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(31).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(31).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(31).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(31).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(31).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 266 => --0x10a
          localRdData( 0)            <=  reg_data(266)( 0);                                    --DRP Write Enable
        when 267 => --0x10b
          localRdData( 9 downto  0)  <=  reg_data(267)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(267)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(31).DRP.rd_rdy;                           --DRP Enable
        when 268 => --0x10c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(31).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(268)(31 downto 16);                          --DRP Write Data
        when 269 => --0x10d
          localRdData( 1)            <=  reg_data(269)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(269)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(269)( 3);                                    --tx reset_bufbypass
        when 270 => --0x10e
          localRdData( 1)            <=  reg_data(270)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(270)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(270)( 3);                                    --rx reset_bufbypass
        when 271 => --0x10f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(31).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(31).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(31).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(31).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(31).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(31).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 272 => --0x110
          localRdData( 0)            <=  reg_data(272)( 0);                                    --Reset transceiver
        when 273 => --0x111
          localRdData( 0)            <=  Mon.MGT.MGT(32).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(32).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(32).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(32).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(32).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(32).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(32).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(32).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 274 => --0x112
          localRdData( 0)            <=  reg_data(274)( 0);                                    --DRP Write Enable
        when 275 => --0x113
          localRdData( 9 downto  0)  <=  reg_data(275)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(275)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(32).DRP.rd_rdy;                           --DRP Enable
        when 276 => --0x114
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(32).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(276)(31 downto 16);                          --DRP Write Data
        when 277 => --0x115
          localRdData( 1)            <=  reg_data(277)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(277)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(277)( 3);                                    --tx reset_bufbypass
        when 278 => --0x116
          localRdData( 1)            <=  reg_data(278)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(278)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(278)( 3);                                    --rx reset_bufbypass
        when 279 => --0x117
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(32).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(32).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(32).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(32).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(32).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(32).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 280 => --0x118
          localRdData( 0)            <=  reg_data(280)( 0);                                    --Reset transceiver
        when 281 => --0x119
          localRdData( 0)            <=  Mon.MGT.MGT(33).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(33).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(33).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(33).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(33).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(33).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(33).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(33).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 282 => --0x11a
          localRdData( 0)            <=  reg_data(282)( 0);                                    --DRP Write Enable
        when 283 => --0x11b
          localRdData( 9 downto  0)  <=  reg_data(283)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(283)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(33).DRP.rd_rdy;                           --DRP Enable
        when 284 => --0x11c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(33).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(284)(31 downto 16);                          --DRP Write Data
        when 285 => --0x11d
          localRdData( 1)            <=  reg_data(285)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(285)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(285)( 3);                                    --tx reset_bufbypass
        when 286 => --0x11e
          localRdData( 1)            <=  reg_data(286)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(286)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(286)( 3);                                    --rx reset_bufbypass
        when 287 => --0x11f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(33).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(33).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(33).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(33).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(33).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(33).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 288 => --0x120
          localRdData( 0)            <=  reg_data(288)( 0);                                    --Reset transceiver
        when 289 => --0x121
          localRdData( 0)            <=  Mon.MGT.MGT(34).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(34).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(34).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(34).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(34).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(34).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(34).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(34).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 290 => --0x122
          localRdData( 0)            <=  reg_data(290)( 0);                                    --DRP Write Enable
        when 291 => --0x123
          localRdData( 9 downto  0)  <=  reg_data(291)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(291)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(34).DRP.rd_rdy;                           --DRP Enable
        when 292 => --0x124
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(34).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(292)(31 downto 16);                          --DRP Write Data
        when 293 => --0x125
          localRdData( 1)            <=  reg_data(293)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(293)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(293)( 3);                                    --tx reset_bufbypass
        when 294 => --0x126
          localRdData( 1)            <=  reg_data(294)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(294)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(294)( 3);                                    --rx reset_bufbypass
        when 295 => --0x127
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(34).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(34).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(34).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(34).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(34).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(34).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 296 => --0x128
          localRdData( 0)            <=  reg_data(296)( 0);                                    --Reset transceiver
        when 297 => --0x129
          localRdData( 0)            <=  Mon.MGT.MGT(35).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(35).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(35).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(35).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(35).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(35).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(35).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(35).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 298 => --0x12a
          localRdData( 0)            <=  reg_data(298)( 0);                                    --DRP Write Enable
        when 299 => --0x12b
          localRdData( 9 downto  0)  <=  reg_data(299)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(299)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(35).DRP.rd_rdy;                           --DRP Enable
        when 300 => --0x12c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(35).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(300)(31 downto 16);                          --DRP Write Data
        when 301 => --0x12d
          localRdData( 1)            <=  reg_data(301)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(301)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(301)( 3);                                    --tx reset_bufbypass
        when 302 => --0x12e
          localRdData( 1)            <=  reg_data(302)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(302)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(302)( 3);                                    --rx reset_bufbypass
        when 303 => --0x12f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(35).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(35).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(35).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(35).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(35).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(35).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 304 => --0x130
          localRdData( 0)            <=  reg_data(304)( 0);                                    --Reset transceiver
        when 305 => --0x131
          localRdData( 0)            <=  Mon.MGT.MGT(36).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(36).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(36).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(36).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(36).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(36).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(36).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(36).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 306 => --0x132
          localRdData( 0)            <=  reg_data(306)( 0);                                    --DRP Write Enable
        when 307 => --0x133
          localRdData( 9 downto  0)  <=  reg_data(307)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(307)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(36).DRP.rd_rdy;                           --DRP Enable
        when 308 => --0x134
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(36).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(308)(31 downto 16);                          --DRP Write Data
        when 309 => --0x135
          localRdData( 1)            <=  reg_data(309)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(309)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(309)( 3);                                    --tx reset_bufbypass
        when 310 => --0x136
          localRdData( 1)            <=  reg_data(310)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(310)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(310)( 3);                                    --rx reset_bufbypass
        when 311 => --0x137
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(36).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(36).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(36).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(36).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(36).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(36).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 312 => --0x138
          localRdData( 0)            <=  reg_data(312)( 0);                                    --Reset transceiver
        when 313 => --0x139
          localRdData( 0)            <=  Mon.MGT.MGT(37).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(37).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(37).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(37).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(37).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(37).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(37).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(37).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 314 => --0x13a
          localRdData( 0)            <=  reg_data(314)( 0);                                    --DRP Write Enable
        when 315 => --0x13b
          localRdData( 9 downto  0)  <=  reg_data(315)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(315)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(37).DRP.rd_rdy;                           --DRP Enable
        when 316 => --0x13c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(37).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(316)(31 downto 16);                          --DRP Write Data
        when 317 => --0x13d
          localRdData( 1)            <=  reg_data(317)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(317)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(317)( 3);                                    --tx reset_bufbypass
        when 318 => --0x13e
          localRdData( 1)            <=  reg_data(318)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(318)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(318)( 3);                                    --rx reset_bufbypass
        when 319 => --0x13f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(37).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(37).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(37).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(37).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(37).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(37).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 320 => --0x140
          localRdData( 0)            <=  reg_data(320)( 0);                                    --Reset transceiver
        when 321 => --0x141
          localRdData( 0)            <=  Mon.MGT.MGT(38).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(38).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(38).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(38).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(38).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(38).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(38).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(38).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 322 => --0x142
          localRdData( 0)            <=  reg_data(322)( 0);                                    --DRP Write Enable
        when 323 => --0x143
          localRdData( 9 downto  0)  <=  reg_data(323)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(323)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(38).DRP.rd_rdy;                           --DRP Enable
        when 324 => --0x144
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(38).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(324)(31 downto 16);                          --DRP Write Data
        when 325 => --0x145
          localRdData( 1)            <=  reg_data(325)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(325)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(325)( 3);                                    --tx reset_bufbypass
        when 326 => --0x146
          localRdData( 1)            <=  reg_data(326)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(326)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(326)( 3);                                    --rx reset_bufbypass
        when 327 => --0x147
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(38).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(38).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(38).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(38).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(38).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(38).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 328 => --0x148
          localRdData( 0)            <=  reg_data(328)( 0);                                    --Reset transceiver
        when 329 => --0x149
          localRdData( 0)            <=  Mon.MGT.MGT(39).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(39).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(39).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(39).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(39).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(39).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(39).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(39).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 330 => --0x14a
          localRdData( 0)            <=  reg_data(330)( 0);                                    --DRP Write Enable
        when 331 => --0x14b
          localRdData( 9 downto  0)  <=  reg_data(331)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(331)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(39).DRP.rd_rdy;                           --DRP Enable
        when 332 => --0x14c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(39).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(332)(31 downto 16);                          --DRP Write Data
        when 333 => --0x14d
          localRdData( 1)            <=  reg_data(333)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(333)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(333)( 3);                                    --tx reset_bufbypass
        when 334 => --0x14e
          localRdData( 1)            <=  reg_data(334)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(334)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(334)( 3);                                    --rx reset_bufbypass
        when 335 => --0x14f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(39).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(39).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(39).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(39).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(39).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(39).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 336 => --0x150
          localRdData( 0)            <=  reg_data(336)( 0);                                    --Reset transceiver
        when 337 => --0x151
          localRdData( 0)            <=  Mon.MGT.MGT(40).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(40).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(40).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(40).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(40).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(40).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(40).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(40).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 338 => --0x152
          localRdData( 0)            <=  reg_data(338)( 0);                                    --DRP Write Enable
        when 339 => --0x153
          localRdData( 9 downto  0)  <=  reg_data(339)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(339)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(40).DRP.rd_rdy;                           --DRP Enable
        when 340 => --0x154
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(40).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(340)(31 downto 16);                          --DRP Write Data
        when 341 => --0x155
          localRdData( 1)            <=  reg_data(341)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(341)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(341)( 3);                                    --tx reset_bufbypass
        when 342 => --0x156
          localRdData( 1)            <=  reg_data(342)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(342)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(342)( 3);                                    --rx reset_bufbypass
        when 343 => --0x157
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(40).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(40).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(40).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(40).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(40).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(40).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 344 => --0x158
          localRdData( 0)            <=  reg_data(344)( 0);                                    --Reset transceiver
        when 345 => --0x159
          localRdData( 0)            <=  Mon.MGT.MGT(41).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(41).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(41).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(41).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(41).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(41).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(41).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(41).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 346 => --0x15a
          localRdData( 0)            <=  reg_data(346)( 0);                                    --DRP Write Enable
        when 347 => --0x15b
          localRdData( 9 downto  0)  <=  reg_data(347)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(347)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(41).DRP.rd_rdy;                           --DRP Enable
        when 348 => --0x15c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(41).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(348)(31 downto 16);                          --DRP Write Data
        when 349 => --0x15d
          localRdData( 1)            <=  reg_data(349)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(349)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(349)( 3);                                    --tx reset_bufbypass
        when 350 => --0x15e
          localRdData( 1)            <=  reg_data(350)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(350)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(350)( 3);                                    --rx reset_bufbypass
        when 351 => --0x15f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(41).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(41).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(41).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(41).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(41).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(41).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 352 => --0x160
          localRdData( 0)            <=  reg_data(352)( 0);                                    --Reset transceiver
        when 353 => --0x161
          localRdData( 0)            <=  Mon.MGT.MGT(42).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(42).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(42).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(42).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(42).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(42).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(42).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(42).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 354 => --0x162
          localRdData( 0)            <=  reg_data(354)( 0);                                    --DRP Write Enable
        when 355 => --0x163
          localRdData( 9 downto  0)  <=  reg_data(355)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(355)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(42).DRP.rd_rdy;                           --DRP Enable
        when 356 => --0x164
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(42).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(356)(31 downto 16);                          --DRP Write Data
        when 357 => --0x165
          localRdData( 1)            <=  reg_data(357)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(357)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(357)( 3);                                    --tx reset_bufbypass
        when 358 => --0x166
          localRdData( 1)            <=  reg_data(358)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(358)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(358)( 3);                                    --rx reset_bufbypass
        when 359 => --0x167
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(42).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(42).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(42).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(42).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(42).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(42).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 360 => --0x168
          localRdData( 0)            <=  reg_data(360)( 0);                                    --Reset transceiver
        when 361 => --0x169
          localRdData( 0)            <=  Mon.MGT.MGT(43).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(43).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(43).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(43).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(43).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(43).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(43).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(43).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 362 => --0x16a
          localRdData( 0)            <=  reg_data(362)( 0);                                    --DRP Write Enable
        when 363 => --0x16b
          localRdData( 9 downto  0)  <=  reg_data(363)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(363)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(43).DRP.rd_rdy;                           --DRP Enable
        when 364 => --0x16c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(43).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(364)(31 downto 16);                          --DRP Write Data
        when 365 => --0x16d
          localRdData( 1)            <=  reg_data(365)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(365)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(365)( 3);                                    --tx reset_bufbypass
        when 366 => --0x16e
          localRdData( 1)            <=  reg_data(366)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(366)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(366)( 3);                                    --rx reset_bufbypass
        when 367 => --0x16f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(43).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(43).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(43).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(43).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(43).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(43).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 368 => --0x170
          localRdData( 0)            <=  reg_data(368)( 0);                                    --Reset transceiver
        when 369 => --0x171
          localRdData( 0)            <=  Mon.MGT.MGT(44).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(44).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(44).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(44).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(44).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(44).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(44).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(44).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 370 => --0x172
          localRdData( 0)            <=  reg_data(370)( 0);                                    --DRP Write Enable
        when 371 => --0x173
          localRdData( 9 downto  0)  <=  reg_data(371)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(371)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(44).DRP.rd_rdy;                           --DRP Enable
        when 372 => --0x174
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(44).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(372)(31 downto 16);                          --DRP Write Data
        when 373 => --0x175
          localRdData( 1)            <=  reg_data(373)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(373)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(373)( 3);                                    --tx reset_bufbypass
        when 374 => --0x176
          localRdData( 1)            <=  reg_data(374)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(374)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(374)( 3);                                    --rx reset_bufbypass
        when 375 => --0x177
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(44).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(44).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(44).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(44).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(44).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(44).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 376 => --0x178
          localRdData( 0)            <=  reg_data(376)( 0);                                    --Reset transceiver
        when 377 => --0x179
          localRdData( 0)            <=  Mon.MGT.MGT(45).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(45).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(45).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(45).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(45).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(45).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(45).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(45).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 378 => --0x17a
          localRdData( 0)            <=  reg_data(378)( 0);                                    --DRP Write Enable
        when 379 => --0x17b
          localRdData( 9 downto  0)  <=  reg_data(379)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(379)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(45).DRP.rd_rdy;                           --DRP Enable
        when 380 => --0x17c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(45).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(380)(31 downto 16);                          --DRP Write Data
        when 381 => --0x17d
          localRdData( 1)            <=  reg_data(381)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(381)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(381)( 3);                                    --tx reset_bufbypass
        when 382 => --0x17e
          localRdData( 1)            <=  reg_data(382)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(382)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(382)( 3);                                    --rx reset_bufbypass
        when 383 => --0x17f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(45).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(45).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(45).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(45).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(45).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(45).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 384 => --0x180
          localRdData( 0)            <=  reg_data(384)( 0);                                    --Reset transceiver
        when 385 => --0x181
          localRdData( 0)            <=  Mon.MGT.MGT(46).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(46).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(46).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(46).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(46).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(46).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(46).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(46).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 386 => --0x182
          localRdData( 0)            <=  reg_data(386)( 0);                                    --DRP Write Enable
        when 387 => --0x183
          localRdData( 9 downto  0)  <=  reg_data(387)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(387)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(46).DRP.rd_rdy;                           --DRP Enable
        when 388 => --0x184
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(46).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(388)(31 downto 16);                          --DRP Write Data
        when 389 => --0x185
          localRdData( 1)            <=  reg_data(389)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(389)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(389)( 3);                                    --tx reset_bufbypass
        when 390 => --0x186
          localRdData( 1)            <=  reg_data(390)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(390)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(390)( 3);                                    --rx reset_bufbypass
        when 391 => --0x187
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(46).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(46).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(46).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(46).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(46).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(46).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 392 => --0x188
          localRdData( 0)            <=  reg_data(392)( 0);                                    --Reset transceiver
        when 393 => --0x189
          localRdData( 0)            <=  Mon.MGT.MGT(47).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(47).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(47).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(47).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(47).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(47).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(47).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(47).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 394 => --0x18a
          localRdData( 0)            <=  reg_data(394)( 0);                                    --DRP Write Enable
        when 395 => --0x18b
          localRdData( 9 downto  0)  <=  reg_data(395)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(395)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(47).DRP.rd_rdy;                           --DRP Enable
        when 396 => --0x18c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(47).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(396)(31 downto 16);                          --DRP Write Data
        when 397 => --0x18d
          localRdData( 1)            <=  reg_data(397)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(397)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(397)( 3);                                    --tx reset_bufbypass
        when 398 => --0x18e
          localRdData( 1)            <=  reg_data(398)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(398)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(398)( 3);                                    --rx reset_bufbypass
        when 399 => --0x18f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(47).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(47).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(47).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(47).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(47).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(47).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 400 => --0x190
          localRdData( 0)            <=  reg_data(400)( 0);                                    --Reset transceiver
        when 401 => --0x191
          localRdData( 0)            <=  Mon.MGT.MGT(48).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(48).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(48).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(48).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(48).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(48).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(48).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(48).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 402 => --0x192
          localRdData( 0)            <=  reg_data(402)( 0);                                    --DRP Write Enable
        when 403 => --0x193
          localRdData( 9 downto  0)  <=  reg_data(403)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(403)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(48).DRP.rd_rdy;                           --DRP Enable
        when 404 => --0x194
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(48).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(404)(31 downto 16);                          --DRP Write Data
        when 405 => --0x195
          localRdData( 1)            <=  reg_data(405)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(405)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(405)( 3);                                    --tx reset_bufbypass
        when 406 => --0x196
          localRdData( 1)            <=  reg_data(406)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(406)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(406)( 3);                                    --rx reset_bufbypass
        when 407 => --0x197
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(48).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(48).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(48).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(48).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(48).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(48).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 408 => --0x198
          localRdData( 0)            <=  reg_data(408)( 0);                                    --Reset transceiver
        when 409 => --0x199
          localRdData( 0)            <=  Mon.MGT.MGT(49).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(49).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(49).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(49).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(49).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(49).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(49).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(49).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 410 => --0x19a
          localRdData( 0)            <=  reg_data(410)( 0);                                    --DRP Write Enable
        when 411 => --0x19b
          localRdData( 9 downto  0)  <=  reg_data(411)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(411)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(49).DRP.rd_rdy;                           --DRP Enable
        when 412 => --0x19c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(49).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(412)(31 downto 16);                          --DRP Write Data
        when 413 => --0x19d
          localRdData( 1)            <=  reg_data(413)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(413)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(413)( 3);                                    --tx reset_bufbypass
        when 414 => --0x19e
          localRdData( 1)            <=  reg_data(414)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(414)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(414)( 3);                                    --rx reset_bufbypass
        when 415 => --0x19f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(49).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(49).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(49).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(49).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(49).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(49).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 416 => --0x1a0
          localRdData( 0)            <=  reg_data(416)( 0);                                    --Reset transceiver
        when 417 => --0x1a1
          localRdData( 0)            <=  Mon.MGT.MGT(50).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(50).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(50).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(50).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(50).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(50).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(50).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(50).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 418 => --0x1a2
          localRdData( 0)            <=  reg_data(418)( 0);                                    --DRP Write Enable
        when 419 => --0x1a3
          localRdData( 9 downto  0)  <=  reg_data(419)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(419)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(50).DRP.rd_rdy;                           --DRP Enable
        when 420 => --0x1a4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(50).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(420)(31 downto 16);                          --DRP Write Data
        when 421 => --0x1a5
          localRdData( 1)            <=  reg_data(421)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(421)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(421)( 3);                                    --tx reset_bufbypass
        when 422 => --0x1a6
          localRdData( 1)            <=  reg_data(422)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(422)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(422)( 3);                                    --rx reset_bufbypass
        when 423 => --0x1a7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(50).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(50).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(50).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(50).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(50).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(50).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 424 => --0x1a8
          localRdData( 0)            <=  reg_data(424)( 0);                                    --Reset transceiver
        when 425 => --0x1a9
          localRdData( 0)            <=  Mon.MGT.MGT(51).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(51).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(51).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(51).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(51).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(51).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(51).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(51).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 426 => --0x1aa
          localRdData( 0)            <=  reg_data(426)( 0);                                    --DRP Write Enable
        when 427 => --0x1ab
          localRdData( 9 downto  0)  <=  reg_data(427)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(427)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(51).DRP.rd_rdy;                           --DRP Enable
        when 428 => --0x1ac
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(51).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(428)(31 downto 16);                          --DRP Write Data
        when 429 => --0x1ad
          localRdData( 1)            <=  reg_data(429)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(429)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(429)( 3);                                    --tx reset_bufbypass
        when 430 => --0x1ae
          localRdData( 1)            <=  reg_data(430)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(430)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(430)( 3);                                    --rx reset_bufbypass
        when 431 => --0x1af
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(51).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(51).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(51).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(51).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(51).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(51).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 432 => --0x1b0
          localRdData( 0)            <=  reg_data(432)( 0);                                    --Reset transceiver
        when 433 => --0x1b1
          localRdData( 0)            <=  Mon.MGT.MGT(52).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(52).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(52).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(52).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(52).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(52).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(52).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(52).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 434 => --0x1b2
          localRdData( 0)            <=  reg_data(434)( 0);                                    --DRP Write Enable
        when 435 => --0x1b3
          localRdData( 9 downto  0)  <=  reg_data(435)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(435)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(52).DRP.rd_rdy;                           --DRP Enable
        when 436 => --0x1b4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(52).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(436)(31 downto 16);                          --DRP Write Data
        when 437 => --0x1b5
          localRdData( 1)            <=  reg_data(437)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(437)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(437)( 3);                                    --tx reset_bufbypass
        when 438 => --0x1b6
          localRdData( 1)            <=  reg_data(438)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(438)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(438)( 3);                                    --rx reset_bufbypass
        when 439 => --0x1b7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(52).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(52).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(52).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(52).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(52).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(52).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 440 => --0x1b8
          localRdData( 0)            <=  reg_data(440)( 0);                                    --Reset transceiver
        when 441 => --0x1b9
          localRdData( 0)            <=  Mon.MGT.MGT(53).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(53).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(53).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(53).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(53).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(53).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(53).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(53).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 442 => --0x1ba
          localRdData( 0)            <=  reg_data(442)( 0);                                    --DRP Write Enable
        when 443 => --0x1bb
          localRdData( 9 downto  0)  <=  reg_data(443)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(443)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(53).DRP.rd_rdy;                           --DRP Enable
        when 444 => --0x1bc
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(53).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(444)(31 downto 16);                          --DRP Write Data
        when 445 => --0x1bd
          localRdData( 1)            <=  reg_data(445)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(445)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(445)( 3);                                    --tx reset_bufbypass
        when 446 => --0x1be
          localRdData( 1)            <=  reg_data(446)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(446)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(446)( 3);                                    --rx reset_bufbypass
        when 447 => --0x1bf
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(53).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(53).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(53).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(53).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(53).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(53).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 448 => --0x1c0
          localRdData( 0)            <=  reg_data(448)( 0);                                    --Reset transceiver
        when 449 => --0x1c1
          localRdData( 0)            <=  Mon.MGT.MGT(54).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(54).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(54).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(54).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(54).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(54).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(54).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(54).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 450 => --0x1c2
          localRdData( 0)            <=  reg_data(450)( 0);                                    --DRP Write Enable
        when 451 => --0x1c3
          localRdData( 9 downto  0)  <=  reg_data(451)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(451)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(54).DRP.rd_rdy;                           --DRP Enable
        when 452 => --0x1c4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(54).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(452)(31 downto 16);                          --DRP Write Data
        when 453 => --0x1c5
          localRdData( 1)            <=  reg_data(453)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(453)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(453)( 3);                                    --tx reset_bufbypass
        when 454 => --0x1c6
          localRdData( 1)            <=  reg_data(454)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(454)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(454)( 3);                                    --rx reset_bufbypass
        when 455 => --0x1c7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(54).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(54).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(54).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(54).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(54).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(54).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 456 => --0x1c8
          localRdData( 0)            <=  reg_data(456)( 0);                                    --Reset transceiver
        when 457 => --0x1c9
          localRdData( 0)            <=  Mon.MGT.MGT(55).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(55).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(55).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(55).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(55).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(55).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(55).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(55).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 458 => --0x1ca
          localRdData( 0)            <=  reg_data(458)( 0);                                    --DRP Write Enable
        when 459 => --0x1cb
          localRdData( 9 downto  0)  <=  reg_data(459)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(459)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(55).DRP.rd_rdy;                           --DRP Enable
        when 460 => --0x1cc
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(55).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(460)(31 downto 16);                          --DRP Write Data
        when 461 => --0x1cd
          localRdData( 1)            <=  reg_data(461)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(461)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(461)( 3);                                    --tx reset_bufbypass
        when 462 => --0x1ce
          localRdData( 1)            <=  reg_data(462)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(462)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(462)( 3);                                    --rx reset_bufbypass
        when 463 => --0x1cf
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(55).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(55).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(55).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(55).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(55).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(55).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 464 => --0x1d0
          localRdData( 0)            <=  reg_data(464)( 0);                                    --Reset transceiver
        when 465 => --0x1d1
          localRdData( 0)            <=  Mon.MGT.MGT(56).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(56).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(56).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(56).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(56).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(56).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(56).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(56).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 466 => --0x1d2
          localRdData( 0)            <=  reg_data(466)( 0);                                    --DRP Write Enable
        when 467 => --0x1d3
          localRdData( 9 downto  0)  <=  reg_data(467)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(467)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(56).DRP.rd_rdy;                           --DRP Enable
        when 468 => --0x1d4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(56).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(468)(31 downto 16);                          --DRP Write Data
        when 469 => --0x1d5
          localRdData( 1)            <=  reg_data(469)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(469)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(469)( 3);                                    --tx reset_bufbypass
        when 470 => --0x1d6
          localRdData( 1)            <=  reg_data(470)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(470)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(470)( 3);                                    --rx reset_bufbypass
        when 471 => --0x1d7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(56).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(56).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(56).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(56).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(56).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(56).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 472 => --0x1d8
          localRdData( 0)            <=  reg_data(472)( 0);                                    --Reset transceiver
        when 473 => --0x1d9
          localRdData( 0)            <=  Mon.MGT.MGT(57).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(57).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(57).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(57).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(57).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(57).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(57).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(57).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 474 => --0x1da
          localRdData( 0)            <=  reg_data(474)( 0);                                    --DRP Write Enable
        when 475 => --0x1db
          localRdData( 9 downto  0)  <=  reg_data(475)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(475)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(57).DRP.rd_rdy;                           --DRP Enable
        when 476 => --0x1dc
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(57).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(476)(31 downto 16);                          --DRP Write Data
        when 477 => --0x1dd
          localRdData( 1)            <=  reg_data(477)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(477)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(477)( 3);                                    --tx reset_bufbypass
        when 478 => --0x1de
          localRdData( 1)            <=  reg_data(478)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(478)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(478)( 3);                                    --rx reset_bufbypass
        when 479 => --0x1df
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(57).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(57).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(57).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(57).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(57).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(57).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 480 => --0x1e0
          localRdData( 0)            <=  reg_data(480)( 0);                                    --Reset transceiver
        when 481 => --0x1e1
          localRdData( 0)            <=  Mon.MGT.MGT(58).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(58).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(58).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(58).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(58).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(58).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(58).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(58).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 482 => --0x1e2
          localRdData( 0)            <=  reg_data(482)( 0);                                    --DRP Write Enable
        when 483 => --0x1e3
          localRdData( 9 downto  0)  <=  reg_data(483)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(483)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(58).DRP.rd_rdy;                           --DRP Enable
        when 484 => --0x1e4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(58).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(484)(31 downto 16);                          --DRP Write Data
        when 485 => --0x1e5
          localRdData( 1)            <=  reg_data(485)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(485)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(485)( 3);                                    --tx reset_bufbypass
        when 486 => --0x1e6
          localRdData( 1)            <=  reg_data(486)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(486)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(486)( 3);                                    --rx reset_bufbypass
        when 487 => --0x1e7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(58).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(58).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(58).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(58).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(58).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(58).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 488 => --0x1e8
          localRdData( 0)            <=  reg_data(488)( 0);                                    --Reset transceiver
        when 489 => --0x1e9
          localRdData( 0)            <=  Mon.MGT.MGT(59).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(59).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(59).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(59).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(59).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(59).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(59).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(59).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 490 => --0x1ea
          localRdData( 0)            <=  reg_data(490)( 0);                                    --DRP Write Enable
        when 491 => --0x1eb
          localRdData( 9 downto  0)  <=  reg_data(491)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(491)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(59).DRP.rd_rdy;                           --DRP Enable
        when 492 => --0x1ec
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(59).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(492)(31 downto 16);                          --DRP Write Data
        when 493 => --0x1ed
          localRdData( 1)            <=  reg_data(493)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(493)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(493)( 3);                                    --tx reset_bufbypass
        when 494 => --0x1ee
          localRdData( 1)            <=  reg_data(494)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(494)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(494)( 3);                                    --rx reset_bufbypass
        when 495 => --0x1ef
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(59).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(59).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(59).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(59).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(59).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(59).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 496 => --0x1f0
          localRdData( 0)            <=  reg_data(496)( 0);                                    --Reset transceiver
        when 497 => --0x1f1
          localRdData( 0)            <=  Mon.MGT.MGT(60).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(60).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(60).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(60).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(60).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(60).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(60).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(60).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 498 => --0x1f2
          localRdData( 0)            <=  reg_data(498)( 0);                                    --DRP Write Enable
        when 499 => --0x1f3
          localRdData( 9 downto  0)  <=  reg_data(499)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(499)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(60).DRP.rd_rdy;                           --DRP Enable
        when 500 => --0x1f4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(60).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(500)(31 downto 16);                          --DRP Write Data
        when 501 => --0x1f5
          localRdData( 1)            <=  reg_data(501)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(501)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(501)( 3);                                    --tx reset_bufbypass
        when 502 => --0x1f6
          localRdData( 1)            <=  reg_data(502)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(502)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(502)( 3);                                    --rx reset_bufbypass
        when 503 => --0x1f7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(60).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(60).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(60).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(60).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(60).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(60).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 504 => --0x1f8
          localRdData( 0)            <=  reg_data(504)( 0);                                    --Reset transceiver
        when 505 => --0x1f9
          localRdData( 0)            <=  Mon.MGT.MGT(61).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(61).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(61).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(61).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(61).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(61).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(61).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(61).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 506 => --0x1fa
          localRdData( 0)            <=  reg_data(506)( 0);                                    --DRP Write Enable
        when 507 => --0x1fb
          localRdData( 9 downto  0)  <=  reg_data(507)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(507)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(61).DRP.rd_rdy;                           --DRP Enable
        when 508 => --0x1fc
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(61).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(508)(31 downto 16);                          --DRP Write Data
        when 509 => --0x1fd
          localRdData( 1)            <=  reg_data(509)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(509)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(509)( 3);                                    --tx reset_bufbypass
        when 510 => --0x1fe
          localRdData( 1)            <=  reg_data(510)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(510)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(510)( 3);                                    --rx reset_bufbypass
        when 511 => --0x1ff
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(61).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(61).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(61).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(61).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(61).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(61).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 512 => --0x200
          localRdData( 0)            <=  reg_data(512)( 0);                                    --Reset transceiver
        when 513 => --0x201
          localRdData( 0)            <=  Mon.MGT.MGT(62).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(62).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(62).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(62).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(62).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(62).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(62).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(62).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 514 => --0x202
          localRdData( 0)            <=  reg_data(514)( 0);                                    --DRP Write Enable
        when 515 => --0x203
          localRdData( 9 downto  0)  <=  reg_data(515)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(515)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(62).DRP.rd_rdy;                           --DRP Enable
        when 516 => --0x204
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(62).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(516)(31 downto 16);                          --DRP Write Data
        when 517 => --0x205
          localRdData( 1)            <=  reg_data(517)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(517)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(517)( 3);                                    --tx reset_bufbypass
        when 518 => --0x206
          localRdData( 1)            <=  reg_data(518)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(518)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(518)( 3);                                    --rx reset_bufbypass
        when 519 => --0x207
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(62).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(62).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(62).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(62).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(62).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(62).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 520 => --0x208
          localRdData( 0)            <=  reg_data(520)( 0);                                    --Reset transceiver
        when 521 => --0x209
          localRdData( 0)            <=  Mon.MGT.MGT(63).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(63).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(63).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(63).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(63).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(63).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(63).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(63).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 522 => --0x20a
          localRdData( 0)            <=  reg_data(522)( 0);                                    --DRP Write Enable
        when 523 => --0x20b
          localRdData( 9 downto  0)  <=  reg_data(523)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(523)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(63).DRP.rd_rdy;                           --DRP Enable
        when 524 => --0x20c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(63).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(524)(31 downto 16);                          --DRP Write Data
        when 525 => --0x20d
          localRdData( 1)            <=  reg_data(525)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(525)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(525)( 3);                                    --tx reset_bufbypass
        when 526 => --0x20e
          localRdData( 1)            <=  reg_data(526)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(526)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(526)( 3);                                    --rx reset_bufbypass
        when 527 => --0x20f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(63).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(63).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(63).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(63).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(63).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(63).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 528 => --0x210
          localRdData( 0)            <=  reg_data(528)( 0);                                    --Reset transceiver
        when 529 => --0x211
          localRdData( 0)            <=  Mon.MGT.MGT(64).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(64).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(64).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(64).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(64).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(64).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(64).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(64).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 530 => --0x212
          localRdData( 0)            <=  reg_data(530)( 0);                                    --DRP Write Enable
        when 531 => --0x213
          localRdData( 9 downto  0)  <=  reg_data(531)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(531)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(64).DRP.rd_rdy;                           --DRP Enable
        when 532 => --0x214
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(64).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(532)(31 downto 16);                          --DRP Write Data
        when 533 => --0x215
          localRdData( 1)            <=  reg_data(533)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(533)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(533)( 3);                                    --tx reset_bufbypass
        when 534 => --0x216
          localRdData( 1)            <=  reg_data(534)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(534)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(534)( 3);                                    --rx reset_bufbypass
        when 535 => --0x217
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(64).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(64).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(64).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(64).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(64).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(64).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 536 => --0x218
          localRdData( 0)            <=  reg_data(536)( 0);                                    --Reset transceiver
        when 537 => --0x219
          localRdData( 0)            <=  Mon.MGT.MGT(65).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(65).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(65).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(65).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(65).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(65).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(65).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(65).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 538 => --0x21a
          localRdData( 0)            <=  reg_data(538)( 0);                                    --DRP Write Enable
        when 539 => --0x21b
          localRdData( 9 downto  0)  <=  reg_data(539)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(539)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(65).DRP.rd_rdy;                           --DRP Enable
        when 540 => --0x21c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(65).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(540)(31 downto 16);                          --DRP Write Data
        when 541 => --0x21d
          localRdData( 1)            <=  reg_data(541)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(541)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(541)( 3);                                    --tx reset_bufbypass
        when 542 => --0x21e
          localRdData( 1)            <=  reg_data(542)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(542)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(542)( 3);                                    --rx reset_bufbypass
        when 543 => --0x21f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(65).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(65).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(65).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(65).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(65).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(65).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 544 => --0x220
          localRdData( 0)            <=  reg_data(544)( 0);                                    --Reset transceiver
        when 545 => --0x221
          localRdData( 0)            <=  Mon.MGT.MGT(66).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(66).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(66).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(66).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(66).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(66).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(66).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(66).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 546 => --0x222
          localRdData( 0)            <=  reg_data(546)( 0);                                    --DRP Write Enable
        when 547 => --0x223
          localRdData( 9 downto  0)  <=  reg_data(547)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(547)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(66).DRP.rd_rdy;                           --DRP Enable
        when 548 => --0x224
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(66).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(548)(31 downto 16);                          --DRP Write Data
        when 549 => --0x225
          localRdData( 1)            <=  reg_data(549)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(549)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(549)( 3);                                    --tx reset_bufbypass
        when 550 => --0x226
          localRdData( 1)            <=  reg_data(550)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(550)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(550)( 3);                                    --rx reset_bufbypass
        when 551 => --0x227
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(66).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(66).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(66).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(66).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(66).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(66).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 552 => --0x228
          localRdData( 0)            <=  reg_data(552)( 0);                                    --Reset transceiver
        when 553 => --0x229
          localRdData( 0)            <=  Mon.MGT.MGT(67).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(67).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(67).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(67).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(67).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(67).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(67).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(67).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 554 => --0x22a
          localRdData( 0)            <=  reg_data(554)( 0);                                    --DRP Write Enable
        when 555 => --0x22b
          localRdData( 9 downto  0)  <=  reg_data(555)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(555)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(67).DRP.rd_rdy;                           --DRP Enable
        when 556 => --0x22c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(67).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(556)(31 downto 16);                          --DRP Write Data
        when 557 => --0x22d
          localRdData( 1)            <=  reg_data(557)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(557)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(557)( 3);                                    --tx reset_bufbypass
        when 558 => --0x22e
          localRdData( 1)            <=  reg_data(558)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(558)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(558)( 3);                                    --rx reset_bufbypass
        when 559 => --0x22f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(67).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(67).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(67).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(67).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(67).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(67).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 560 => --0x230
          localRdData( 0)            <=  reg_data(560)( 0);                                    --Reset transceiver
        when 561 => --0x231
          localRdData( 0)            <=  Mon.MGT.MGT(68).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(68).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(68).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(68).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(68).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(68).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(68).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(68).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 562 => --0x232
          localRdData( 0)            <=  reg_data(562)( 0);                                    --DRP Write Enable
        when 563 => --0x233
          localRdData( 9 downto  0)  <=  reg_data(563)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(563)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(68).DRP.rd_rdy;                           --DRP Enable
        when 564 => --0x234
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(68).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(564)(31 downto 16);                          --DRP Write Data
        when 565 => --0x235
          localRdData( 1)            <=  reg_data(565)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(565)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(565)( 3);                                    --tx reset_bufbypass
        when 566 => --0x236
          localRdData( 1)            <=  reg_data(566)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(566)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(566)( 3);                                    --rx reset_bufbypass
        when 567 => --0x237
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(68).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(68).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(68).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(68).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(68).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(68).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 568 => --0x238
          localRdData( 0)            <=  reg_data(568)( 0);                                    --Reset transceiver
        when 569 => --0x239
          localRdData( 0)            <=  Mon.MGT.MGT(69).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(69).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(69).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(69).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(69).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(69).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(69).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(69).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 570 => --0x23a
          localRdData( 0)            <=  reg_data(570)( 0);                                    --DRP Write Enable
        when 571 => --0x23b
          localRdData( 9 downto  0)  <=  reg_data(571)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(571)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(69).DRP.rd_rdy;                           --DRP Enable
        when 572 => --0x23c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(69).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(572)(31 downto 16);                          --DRP Write Data
        when 573 => --0x23d
          localRdData( 1)            <=  reg_data(573)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(573)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(573)( 3);                                    --tx reset_bufbypass
        when 574 => --0x23e
          localRdData( 1)            <=  reg_data(574)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(574)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(574)( 3);                                    --rx reset_bufbypass
        when 575 => --0x23f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(69).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(69).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(69).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(69).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(69).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(69).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 576 => --0x240
          localRdData( 0)            <=  reg_data(576)( 0);                                    --Reset transceiver
        when 577 => --0x241
          localRdData( 0)            <=  Mon.MGT.MGT(70).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(70).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(70).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(70).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(70).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(70).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(70).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(70).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 578 => --0x242
          localRdData( 0)            <=  reg_data(578)( 0);                                    --DRP Write Enable
        when 579 => --0x243
          localRdData( 9 downto  0)  <=  reg_data(579)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(579)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(70).DRP.rd_rdy;                           --DRP Enable
        when 580 => --0x244
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(70).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(580)(31 downto 16);                          --DRP Write Data
        when 581 => --0x245
          localRdData( 1)            <=  reg_data(581)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(581)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(581)( 3);                                    --tx reset_bufbypass
        when 582 => --0x246
          localRdData( 1)            <=  reg_data(582)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(582)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(582)( 3);                                    --rx reset_bufbypass
        when 583 => --0x247
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(70).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(70).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(70).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(70).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(70).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(70).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 584 => --0x248
          localRdData( 0)            <=  reg_data(584)( 0);                                    --Reset transceiver
        when 585 => --0x249
          localRdData( 0)            <=  Mon.MGT.MGT(71).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(71).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(71).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(71).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(71).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(71).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(71).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(71).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 586 => --0x24a
          localRdData( 0)            <=  reg_data(586)( 0);                                    --DRP Write Enable
        when 587 => --0x24b
          localRdData( 9 downto  0)  <=  reg_data(587)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(587)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(71).DRP.rd_rdy;                           --DRP Enable
        when 588 => --0x24c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(71).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(588)(31 downto 16);                          --DRP Write Data
        when 589 => --0x24d
          localRdData( 1)            <=  reg_data(589)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(589)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(589)( 3);                                    --tx reset_bufbypass
        when 590 => --0x24e
          localRdData( 1)            <=  reg_data(590)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(590)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(590)( 3);                                    --rx reset_bufbypass
        when 591 => --0x24f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(71).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(71).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(71).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(71).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(71).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(71).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 592 => --0x250
          localRdData( 0)            <=  reg_data(592)( 0);                                    --Reset transceiver
        when 593 => --0x251
          localRdData( 0)            <=  Mon.MGT.MGT(72).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(72).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(72).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(72).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(72).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(72).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(72).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(72).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 594 => --0x252
          localRdData( 0)            <=  reg_data(594)( 0);                                    --DRP Write Enable
        when 595 => --0x253
          localRdData( 9 downto  0)  <=  reg_data(595)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(595)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(72).DRP.rd_rdy;                           --DRP Enable
        when 596 => --0x254
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(72).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(596)(31 downto 16);                          --DRP Write Data
        when 597 => --0x255
          localRdData( 1)            <=  reg_data(597)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(597)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(597)( 3);                                    --tx reset_bufbypass
        when 598 => --0x256
          localRdData( 1)            <=  reg_data(598)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(598)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(598)( 3);                                    --rx reset_bufbypass
        when 599 => --0x257
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(72).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(72).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(72).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(72).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(72).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(72).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 600 => --0x258
          localRdData( 0)            <=  reg_data(600)( 0);                                    --Reset transceiver
        when 601 => --0x259
          localRdData( 0)            <=  Mon.MGT.MGT(73).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(73).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(73).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(73).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(73).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(73).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(73).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(73).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 602 => --0x25a
          localRdData( 0)            <=  reg_data(602)( 0);                                    --DRP Write Enable
        when 603 => --0x25b
          localRdData( 9 downto  0)  <=  reg_data(603)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(603)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(73).DRP.rd_rdy;                           --DRP Enable
        when 604 => --0x25c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(73).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(604)(31 downto 16);                          --DRP Write Data
        when 605 => --0x25d
          localRdData( 1)            <=  reg_data(605)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(605)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(605)( 3);                                    --tx reset_bufbypass
        when 606 => --0x25e
          localRdData( 1)            <=  reg_data(606)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(606)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(606)( 3);                                    --rx reset_bufbypass
        when 607 => --0x25f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(73).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(73).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(73).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(73).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(73).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(73).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 608 => --0x260
          localRdData( 0)            <=  reg_data(608)( 0);                                    --Reset transceiver
        when 609 => --0x261
          localRdData( 0)            <=  Mon.MGT.MGT(74).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(74).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(74).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(74).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(74).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(74).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(74).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(74).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 610 => --0x262
          localRdData( 0)            <=  reg_data(610)( 0);                                    --DRP Write Enable
        when 611 => --0x263
          localRdData( 9 downto  0)  <=  reg_data(611)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(611)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(74).DRP.rd_rdy;                           --DRP Enable
        when 612 => --0x264
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(74).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(612)(31 downto 16);                          --DRP Write Data
        when 613 => --0x265
          localRdData( 1)            <=  reg_data(613)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(613)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(613)( 3);                                    --tx reset_bufbypass
        when 614 => --0x266
          localRdData( 1)            <=  reg_data(614)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(614)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(614)( 3);                                    --rx reset_bufbypass
        when 615 => --0x267
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(74).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(74).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(74).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(74).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(74).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(74).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 616 => --0x268
          localRdData( 0)            <=  reg_data(616)( 0);                                    --Reset transceiver
        when 617 => --0x269
          localRdData( 0)            <=  Mon.MGT.MGT(75).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(75).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(75).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(75).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(75).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(75).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(75).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(75).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 618 => --0x26a
          localRdData( 0)            <=  reg_data(618)( 0);                                    --DRP Write Enable
        when 619 => --0x26b
          localRdData( 9 downto  0)  <=  reg_data(619)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(619)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(75).DRP.rd_rdy;                           --DRP Enable
        when 620 => --0x26c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(75).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(620)(31 downto 16);                          --DRP Write Data
        when 621 => --0x26d
          localRdData( 1)            <=  reg_data(621)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(621)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(621)( 3);                                    --tx reset_bufbypass
        when 622 => --0x26e
          localRdData( 1)            <=  reg_data(622)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(622)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(622)( 3);                                    --rx reset_bufbypass
        when 623 => --0x26f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(75).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(75).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(75).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(75).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(75).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(75).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 624 => --0x270
          localRdData( 0)            <=  reg_data(624)( 0);                                    --Reset transceiver
        when 625 => --0x271
          localRdData( 0)            <=  Mon.MGT.MGT(76).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(76).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(76).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(76).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(76).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(76).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(76).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(76).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 626 => --0x272
          localRdData( 0)            <=  reg_data(626)( 0);                                    --DRP Write Enable
        when 627 => --0x273
          localRdData( 9 downto  0)  <=  reg_data(627)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(627)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(76).DRP.rd_rdy;                           --DRP Enable
        when 628 => --0x274
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(76).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(628)(31 downto 16);                          --DRP Write Data
        when 629 => --0x275
          localRdData( 1)            <=  reg_data(629)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(629)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(629)( 3);                                    --tx reset_bufbypass
        when 630 => --0x276
          localRdData( 1)            <=  reg_data(630)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(630)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(630)( 3);                                    --rx reset_bufbypass
        when 631 => --0x277
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(76).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(76).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(76).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(76).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(76).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(76).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 632 => --0x278
          localRdData( 0)            <=  reg_data(632)( 0);                                    --Reset transceiver
        when 633 => --0x279
          localRdData( 0)            <=  Mon.MGT.MGT(77).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(77).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(77).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(77).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(77).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(77).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(77).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(77).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 634 => --0x27a
          localRdData( 0)            <=  reg_data(634)( 0);                                    --DRP Write Enable
        when 635 => --0x27b
          localRdData( 9 downto  0)  <=  reg_data(635)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(635)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(77).DRP.rd_rdy;                           --DRP Enable
        when 636 => --0x27c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(77).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(636)(31 downto 16);                          --DRP Write Data
        when 637 => --0x27d
          localRdData( 1)            <=  reg_data(637)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(637)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(637)( 3);                                    --tx reset_bufbypass
        when 638 => --0x27e
          localRdData( 1)            <=  reg_data(638)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(638)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(638)( 3);                                    --rx reset_bufbypass
        when 639 => --0x27f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(77).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(77).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(77).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(77).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(77).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(77).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 640 => --0x280
          localRdData( 0)            <=  reg_data(640)( 0);                                    --Reset transceiver
        when 641 => --0x281
          localRdData( 0)            <=  Mon.MGT.MGT(78).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(78).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(78).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(78).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(78).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(78).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(78).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(78).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 642 => --0x282
          localRdData( 0)            <=  reg_data(642)( 0);                                    --DRP Write Enable
        when 643 => --0x283
          localRdData( 9 downto  0)  <=  reg_data(643)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(643)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(78).DRP.rd_rdy;                           --DRP Enable
        when 644 => --0x284
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(78).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(644)(31 downto 16);                          --DRP Write Data
        when 645 => --0x285
          localRdData( 1)            <=  reg_data(645)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(645)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(645)( 3);                                    --tx reset_bufbypass
        when 646 => --0x286
          localRdData( 1)            <=  reg_data(646)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(646)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(646)( 3);                                    --rx reset_bufbypass
        when 647 => --0x287
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(78).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(78).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(78).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(78).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(78).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(78).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 648 => --0x288
          localRdData( 0)            <=  reg_data(648)( 0);                                    --Reset transceiver
        when 649 => --0x289
          localRdData( 0)            <=  Mon.MGT.MGT(79).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(79).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(79).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(79).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(79).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(79).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(79).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(79).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 650 => --0x28a
          localRdData( 0)            <=  reg_data(650)( 0);                                    --DRP Write Enable
        when 651 => --0x28b
          localRdData( 9 downto  0)  <=  reg_data(651)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(651)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(79).DRP.rd_rdy;                           --DRP Enable
        when 652 => --0x28c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(79).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(652)(31 downto 16);                          --DRP Write Data
        when 653 => --0x28d
          localRdData( 1)            <=  reg_data(653)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(653)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(653)( 3);                                    --tx reset_bufbypass
        when 654 => --0x28e
          localRdData( 1)            <=  reg_data(654)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(654)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(654)( 3);                                    --rx reset_bufbypass
        when 655 => --0x28f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(79).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(79).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(79).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(79).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(79).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(79).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 656 => --0x290
          localRdData( 0)            <=  reg_data(656)( 0);                                    --Reset transceiver
        when 657 => --0x291
          localRdData( 0)            <=  Mon.MGT.MGT(80).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(80).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(80).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(80).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(80).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(80).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(80).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(80).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 658 => --0x292
          localRdData( 0)            <=  reg_data(658)( 0);                                    --DRP Write Enable
        when 659 => --0x293
          localRdData( 9 downto  0)  <=  reg_data(659)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(659)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(80).DRP.rd_rdy;                           --DRP Enable
        when 660 => --0x294
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(80).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(660)(31 downto 16);                          --DRP Write Data
        when 661 => --0x295
          localRdData( 1)            <=  reg_data(661)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(661)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(661)( 3);                                    --tx reset_bufbypass
        when 662 => --0x296
          localRdData( 1)            <=  reg_data(662)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(662)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(662)( 3);                                    --rx reset_bufbypass
        when 663 => --0x297
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(80).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(80).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(80).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(80).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(80).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(80).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 664 => --0x298
          localRdData( 0)            <=  reg_data(664)( 0);                                    --Reset transceiver
        when 665 => --0x299
          localRdData( 0)            <=  Mon.MGT.MGT(81).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(81).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(81).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(81).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(81).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(81).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(81).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(81).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 666 => --0x29a
          localRdData( 0)            <=  reg_data(666)( 0);                                    --DRP Write Enable
        when 667 => --0x29b
          localRdData( 9 downto  0)  <=  reg_data(667)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(667)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(81).DRP.rd_rdy;                           --DRP Enable
        when 668 => --0x29c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(81).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(668)(31 downto 16);                          --DRP Write Data
        when 669 => --0x29d
          localRdData( 1)            <=  reg_data(669)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(669)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(669)( 3);                                    --tx reset_bufbypass
        when 670 => --0x29e
          localRdData( 1)            <=  reg_data(670)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(670)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(670)( 3);                                    --rx reset_bufbypass
        when 671 => --0x29f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(81).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(81).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(81).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(81).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(81).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(81).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 672 => --0x2a0
          localRdData( 0)            <=  reg_data(672)( 0);                                    --Reset transceiver
        when 673 => --0x2a1
          localRdData( 0)            <=  Mon.MGT.MGT(82).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(82).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(82).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(82).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(82).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(82).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(82).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(82).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 674 => --0x2a2
          localRdData( 0)            <=  reg_data(674)( 0);                                    --DRP Write Enable
        when 675 => --0x2a3
          localRdData( 9 downto  0)  <=  reg_data(675)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(675)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(82).DRP.rd_rdy;                           --DRP Enable
        when 676 => --0x2a4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(82).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(676)(31 downto 16);                          --DRP Write Data
        when 677 => --0x2a5
          localRdData( 1)            <=  reg_data(677)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(677)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(677)( 3);                                    --tx reset_bufbypass
        when 678 => --0x2a6
          localRdData( 1)            <=  reg_data(678)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(678)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(678)( 3);                                    --rx reset_bufbypass
        when 679 => --0x2a7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(82).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(82).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(82).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(82).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(82).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(82).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 680 => --0x2a8
          localRdData( 0)            <=  reg_data(680)( 0);                                    --Reset transceiver
        when 681 => --0x2a9
          localRdData( 0)            <=  Mon.MGT.MGT(83).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(83).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(83).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(83).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(83).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(83).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(83).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(83).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 682 => --0x2aa
          localRdData( 0)            <=  reg_data(682)( 0);                                    --DRP Write Enable
        when 683 => --0x2ab
          localRdData( 9 downto  0)  <=  reg_data(683)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(683)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(83).DRP.rd_rdy;                           --DRP Enable
        when 684 => --0x2ac
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(83).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(684)(31 downto 16);                          --DRP Write Data
        when 685 => --0x2ad
          localRdData( 1)            <=  reg_data(685)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(685)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(685)( 3);                                    --tx reset_bufbypass
        when 686 => --0x2ae
          localRdData( 1)            <=  reg_data(686)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(686)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(686)( 3);                                    --rx reset_bufbypass
        when 687 => --0x2af
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(83).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(83).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(83).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(83).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(83).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(83).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 688 => --0x2b0
          localRdData( 0)            <=  reg_data(688)( 0);                                    --Reset transceiver
        when 689 => --0x2b1
          localRdData( 0)            <=  Mon.MGT.MGT(84).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(84).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(84).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(84).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(84).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(84).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(84).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(84).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 690 => --0x2b2
          localRdData( 0)            <=  reg_data(690)( 0);                                    --DRP Write Enable
        when 691 => --0x2b3
          localRdData( 9 downto  0)  <=  reg_data(691)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(691)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(84).DRP.rd_rdy;                           --DRP Enable
        when 692 => --0x2b4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(84).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(692)(31 downto 16);                          --DRP Write Data
        when 693 => --0x2b5
          localRdData( 1)            <=  reg_data(693)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(693)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(693)( 3);                                    --tx reset_bufbypass
        when 694 => --0x2b6
          localRdData( 1)            <=  reg_data(694)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(694)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(694)( 3);                                    --rx reset_bufbypass
        when 695 => --0x2b7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(84).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(84).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(84).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(84).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(84).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(84).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 696 => --0x2b8
          localRdData( 0)            <=  reg_data(696)( 0);                                    --Reset transceiver
        when 697 => --0x2b9
          localRdData( 0)            <=  Mon.MGT.MGT(85).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(85).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(85).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(85).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(85).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(85).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(85).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(85).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 698 => --0x2ba
          localRdData( 0)            <=  reg_data(698)( 0);                                    --DRP Write Enable
        when 699 => --0x2bb
          localRdData( 9 downto  0)  <=  reg_data(699)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(699)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(85).DRP.rd_rdy;                           --DRP Enable
        when 700 => --0x2bc
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(85).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(700)(31 downto 16);                          --DRP Write Data
        when 701 => --0x2bd
          localRdData( 1)            <=  reg_data(701)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(701)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(701)( 3);                                    --tx reset_bufbypass
        when 702 => --0x2be
          localRdData( 1)            <=  reg_data(702)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(702)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(702)( 3);                                    --rx reset_bufbypass
        when 703 => --0x2bf
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(85).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(85).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(85).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(85).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(85).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(85).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 704 => --0x2c0
          localRdData( 0)            <=  reg_data(704)( 0);                                    --Reset transceiver
        when 705 => --0x2c1
          localRdData( 0)            <=  Mon.MGT.MGT(86).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(86).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(86).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(86).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(86).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(86).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(86).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(86).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 706 => --0x2c2
          localRdData( 0)            <=  reg_data(706)( 0);                                    --DRP Write Enable
        when 707 => --0x2c3
          localRdData( 9 downto  0)  <=  reg_data(707)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(707)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(86).DRP.rd_rdy;                           --DRP Enable
        when 708 => --0x2c4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(86).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(708)(31 downto 16);                          --DRP Write Data
        when 709 => --0x2c5
          localRdData( 1)            <=  reg_data(709)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(709)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(709)( 3);                                    --tx reset_bufbypass
        when 710 => --0x2c6
          localRdData( 1)            <=  reg_data(710)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(710)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(710)( 3);                                    --rx reset_bufbypass
        when 711 => --0x2c7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(86).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(86).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(86).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(86).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(86).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(86).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 712 => --0x2c8
          localRdData( 0)            <=  reg_data(712)( 0);                                    --Reset transceiver
        when 713 => --0x2c9
          localRdData( 0)            <=  Mon.MGT.MGT(87).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(87).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(87).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(87).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(87).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(87).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(87).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(87).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 714 => --0x2ca
          localRdData( 0)            <=  reg_data(714)( 0);                                    --DRP Write Enable
        when 715 => --0x2cb
          localRdData( 9 downto  0)  <=  reg_data(715)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(715)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(87).DRP.rd_rdy;                           --DRP Enable
        when 716 => --0x2cc
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(87).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(716)(31 downto 16);                          --DRP Write Data
        when 717 => --0x2cd
          localRdData( 1)            <=  reg_data(717)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(717)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(717)( 3);                                    --tx reset_bufbypass
        when 718 => --0x2ce
          localRdData( 1)            <=  reg_data(718)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(718)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(718)( 3);                                    --rx reset_bufbypass
        when 719 => --0x2cf
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(87).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(87).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(87).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(87).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(87).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(87).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 720 => --0x2d0
          localRdData( 0)            <=  reg_data(720)( 0);                                    --Reset transceiver
        when 721 => --0x2d1
          localRdData( 0)            <=  Mon.MGT.MGT(88).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(88).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(88).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(88).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(88).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(88).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(88).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(88).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 722 => --0x2d2
          localRdData( 0)            <=  reg_data(722)( 0);                                    --DRP Write Enable
        when 723 => --0x2d3
          localRdData( 9 downto  0)  <=  reg_data(723)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(723)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(88).DRP.rd_rdy;                           --DRP Enable
        when 724 => --0x2d4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(88).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(724)(31 downto 16);                          --DRP Write Data
        when 725 => --0x2d5
          localRdData( 1)            <=  reg_data(725)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(725)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(725)( 3);                                    --tx reset_bufbypass
        when 726 => --0x2d6
          localRdData( 1)            <=  reg_data(726)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(726)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(726)( 3);                                    --rx reset_bufbypass
        when 727 => --0x2d7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(88).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(88).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(88).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(88).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(88).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(88).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 728 => --0x2d8
          localRdData( 0)            <=  reg_data(728)( 0);                                    --Reset transceiver
        when 729 => --0x2d9
          localRdData( 0)            <=  Mon.MGT.MGT(89).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(89).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(89).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(89).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(89).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(89).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(89).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(89).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 730 => --0x2da
          localRdData( 0)            <=  reg_data(730)( 0);                                    --DRP Write Enable
        when 731 => --0x2db
          localRdData( 9 downto  0)  <=  reg_data(731)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(731)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(89).DRP.rd_rdy;                           --DRP Enable
        when 732 => --0x2dc
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(89).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(732)(31 downto 16);                          --DRP Write Data
        when 733 => --0x2dd
          localRdData( 1)            <=  reg_data(733)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(733)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(733)( 3);                                    --tx reset_bufbypass
        when 734 => --0x2de
          localRdData( 1)            <=  reg_data(734)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(734)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(734)( 3);                                    --rx reset_bufbypass
        when 735 => --0x2df
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(89).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(89).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(89).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(89).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(89).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(89).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 736 => --0x2e0
          localRdData( 0)            <=  reg_data(736)( 0);                                    --Reset transceiver
        when 737 => --0x2e1
          localRdData( 0)            <=  Mon.MGT.MGT(90).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(90).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(90).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(90).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(90).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(90).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(90).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(90).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 738 => --0x2e2
          localRdData( 0)            <=  reg_data(738)( 0);                                    --DRP Write Enable
        when 739 => --0x2e3
          localRdData( 9 downto  0)  <=  reg_data(739)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(739)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(90).DRP.rd_rdy;                           --DRP Enable
        when 740 => --0x2e4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(90).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(740)(31 downto 16);                          --DRP Write Data
        when 741 => --0x2e5
          localRdData( 1)            <=  reg_data(741)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(741)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(741)( 3);                                    --tx reset_bufbypass
        when 742 => --0x2e6
          localRdData( 1)            <=  reg_data(742)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(742)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(742)( 3);                                    --rx reset_bufbypass
        when 743 => --0x2e7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(90).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(90).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(90).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(90).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(90).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(90).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 744 => --0x2e8
          localRdData( 0)            <=  reg_data(744)( 0);                                    --Reset transceiver
        when 745 => --0x2e9
          localRdData( 0)            <=  Mon.MGT.MGT(91).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(91).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(91).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(91).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(91).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(91).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(91).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(91).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 746 => --0x2ea
          localRdData( 0)            <=  reg_data(746)( 0);                                    --DRP Write Enable
        when 747 => --0x2eb
          localRdData( 9 downto  0)  <=  reg_data(747)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(747)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(91).DRP.rd_rdy;                           --DRP Enable
        when 748 => --0x2ec
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(91).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(748)(31 downto 16);                          --DRP Write Data
        when 749 => --0x2ed
          localRdData( 1)            <=  reg_data(749)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(749)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(749)( 3);                                    --tx reset_bufbypass
        when 750 => --0x2ee
          localRdData( 1)            <=  reg_data(750)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(750)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(750)( 3);                                    --rx reset_bufbypass
        when 751 => --0x2ef
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(91).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(91).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(91).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(91).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(91).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(91).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 752 => --0x2f0
          localRdData( 0)            <=  reg_data(752)( 0);                                    --Reset transceiver
        when 753 => --0x2f1
          localRdData( 0)            <=  Mon.MGT.MGT(92).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(92).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(92).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(92).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(92).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(92).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(92).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(92).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 754 => --0x2f2
          localRdData( 0)            <=  reg_data(754)( 0);                                    --DRP Write Enable
        when 755 => --0x2f3
          localRdData( 9 downto  0)  <=  reg_data(755)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(755)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(92).DRP.rd_rdy;                           --DRP Enable
        when 756 => --0x2f4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(92).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(756)(31 downto 16);                          --DRP Write Data
        when 757 => --0x2f5
          localRdData( 1)            <=  reg_data(757)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(757)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(757)( 3);                                    --tx reset_bufbypass
        when 758 => --0x2f6
          localRdData( 1)            <=  reg_data(758)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(758)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(758)( 3);                                    --rx reset_bufbypass
        when 759 => --0x2f7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(92).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(92).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(92).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(92).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(92).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(92).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 760 => --0x2f8
          localRdData( 0)            <=  reg_data(760)( 0);                                    --Reset transceiver
        when 761 => --0x2f9
          localRdData( 0)            <=  Mon.MGT.MGT(93).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(93).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(93).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(93).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(93).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(93).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(93).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(93).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 762 => --0x2fa
          localRdData( 0)            <=  reg_data(762)( 0);                                    --DRP Write Enable
        when 763 => --0x2fb
          localRdData( 9 downto  0)  <=  reg_data(763)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(763)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(93).DRP.rd_rdy;                           --DRP Enable
        when 764 => --0x2fc
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(93).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(764)(31 downto 16);                          --DRP Write Data
        when 765 => --0x2fd
          localRdData( 1)            <=  reg_data(765)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(765)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(765)( 3);                                    --tx reset_bufbypass
        when 766 => --0x2fe
          localRdData( 1)            <=  reg_data(766)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(766)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(766)( 3);                                    --rx reset_bufbypass
        when 767 => --0x2ff
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(93).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(93).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(93).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(93).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(93).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(93).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 768 => --0x300
          localRdData( 0)            <=  reg_data(768)( 0);                                    --Reset transceiver
        when 769 => --0x301
          localRdData( 0)            <=  Mon.MGT.MGT(94).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(94).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(94).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(94).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(94).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(94).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(94).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(94).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 770 => --0x302
          localRdData( 0)            <=  reg_data(770)( 0);                                    --DRP Write Enable
        when 771 => --0x303
          localRdData( 9 downto  0)  <=  reg_data(771)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(771)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(94).DRP.rd_rdy;                           --DRP Enable
        when 772 => --0x304
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(94).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(772)(31 downto 16);                          --DRP Write Data
        when 773 => --0x305
          localRdData( 1)            <=  reg_data(773)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(773)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(773)( 3);                                    --tx reset_bufbypass
        when 774 => --0x306
          localRdData( 1)            <=  reg_data(774)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(774)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(774)( 3);                                    --rx reset_bufbypass
        when 775 => --0x307
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(94).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(94).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(94).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(94).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(94).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(94).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 776 => --0x308
          localRdData( 0)            <=  reg_data(776)( 0);                                    --Reset transceiver
        when 777 => --0x309
          localRdData( 0)            <=  Mon.MGT.MGT(95).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(95).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(95).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(95).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(95).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(95).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(95).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(95).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 778 => --0x30a
          localRdData( 0)            <=  reg_data(778)( 0);                                    --DRP Write Enable
        when 779 => --0x30b
          localRdData( 9 downto  0)  <=  reg_data(779)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(779)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(95).DRP.rd_rdy;                           --DRP Enable
        when 780 => --0x30c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(95).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(780)(31 downto 16);                          --DRP Write Data
        when 781 => --0x30d
          localRdData( 1)            <=  reg_data(781)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(781)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(781)( 3);                                    --tx reset_bufbypass
        when 782 => --0x30e
          localRdData( 1)            <=  reg_data(782)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(782)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(782)( 3);                                    --rx reset_bufbypass
        when 783 => --0x30f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(95).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(95).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(95).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(95).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(95).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(95).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 784 => --0x310
          localRdData( 0)            <=  reg_data(784)( 0);                                    --Reset transceiver
        when 785 => --0x311
          localRdData( 0)            <=  Mon.MGT.MGT(96).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(96).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(96).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(96).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(96).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(96).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(96).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(96).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 786 => --0x312
          localRdData( 0)            <=  reg_data(786)( 0);                                    --DRP Write Enable
        when 787 => --0x313
          localRdData( 9 downto  0)  <=  reg_data(787)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(787)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(96).DRP.rd_rdy;                           --DRP Enable
        when 788 => --0x314
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(96).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(788)(31 downto 16);                          --DRP Write Data
        when 789 => --0x315
          localRdData( 1)            <=  reg_data(789)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(789)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(789)( 3);                                    --tx reset_bufbypass
        when 790 => --0x316
          localRdData( 1)            <=  reg_data(790)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(790)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(790)( 3);                                    --rx reset_bufbypass
        when 791 => --0x317
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(96).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(96).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(96).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(96).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(96).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(96).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 792 => --0x318
          localRdData( 0)            <=  reg_data(792)( 0);                                    --Reset transceiver
        when 793 => --0x319
          localRdData( 0)            <=  Mon.MGT.MGT(97).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(97).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(97).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(97).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(97).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(97).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(97).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(97).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 794 => --0x31a
          localRdData( 0)            <=  reg_data(794)( 0);                                    --DRP Write Enable
        when 795 => --0x31b
          localRdData( 9 downto  0)  <=  reg_data(795)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(795)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(97).DRP.rd_rdy;                           --DRP Enable
        when 796 => --0x31c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(97).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(796)(31 downto 16);                          --DRP Write Data
        when 797 => --0x31d
          localRdData( 1)            <=  reg_data(797)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(797)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(797)( 3);                                    --tx reset_bufbypass
        when 798 => --0x31e
          localRdData( 1)            <=  reg_data(798)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(798)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(798)( 3);                                    --rx reset_bufbypass
        when 799 => --0x31f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(97).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(97).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(97).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(97).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(97).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(97).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 800 => --0x320
          localRdData( 0)            <=  reg_data(800)( 0);                                    --Reset transceiver
        when 801 => --0x321
          localRdData( 0)            <=  Mon.MGT.MGT(98).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(98).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(98).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(98).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(98).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(98).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(98).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(98).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 802 => --0x322
          localRdData( 0)            <=  reg_data(802)( 0);                                    --DRP Write Enable
        when 803 => --0x323
          localRdData( 9 downto  0)  <=  reg_data(803)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(803)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(98).DRP.rd_rdy;                           --DRP Enable
        when 804 => --0x324
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(98).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(804)(31 downto 16);                          --DRP Write Data
        when 805 => --0x325
          localRdData( 1)            <=  reg_data(805)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(805)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(805)( 3);                                    --tx reset_bufbypass
        when 806 => --0x326
          localRdData( 1)            <=  reg_data(806)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(806)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(806)( 3);                                    --rx reset_bufbypass
        when 807 => --0x327
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(98).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(98).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(98).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(98).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(98).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(98).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 808 => --0x328
          localRdData( 0)            <=  reg_data(808)( 0);                                    --Reset transceiver
        when 809 => --0x329
          localRdData( 0)            <=  Mon.MGT.MGT(99).STATUS.rxcdr_stable;                  --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(99).STATUS.powergood;                     --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(99).STATUS.rx_pma_reset_done;             --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(99).STATUS.tx_pma_reset_done;             --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(99).STATUS.tx_reset_done;                 --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(99).STATUS.rx_reset_done;                 --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(99).STATUS.buffbypass_tx_done_out;        --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(99).STATUS.buffbypass_tx_error_out;       --buffbypass_tx_error_out
        when 810 => --0x32a
          localRdData( 0)            <=  reg_data(810)( 0);                                    --DRP Write Enable
        when 811 => --0x32b
          localRdData( 9 downto  0)  <=  reg_data(811)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(811)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(99).DRP.rd_rdy;                           --DRP Enable
        when 812 => --0x32c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(99).DRP.rd_data;                          --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(812)(31 downto 16);                          --DRP Write Data
        when 813 => --0x32d
          localRdData( 1)            <=  reg_data(813)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(813)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(813)( 3);                                    --tx reset_bufbypass
        when 814 => --0x32e
          localRdData( 1)            <=  reg_data(814)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(814)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(814)( 3);                                    --rx reset_bufbypass
        when 815 => --0x32f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(99).CONFIG.mgt_type;                      --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(99).CONFIG.refclk;                        --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(99).CONFIG.gt_type;                       --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(99).CONFIG.x_loc;                         --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(99).CONFIG.y_loc;                         --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(99).CONFIG.is_active;                     --1 == this MGT was enabled during build
        when 816 => --0x330
          localRdData( 0)            <=  reg_data(816)( 0);                                    --Reset transceiver
        when 817 => --0x331
          localRdData( 0)            <=  Mon.MGT.MGT(100).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(100).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(100).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(100).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(100).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(100).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(100).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(100).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 818 => --0x332
          localRdData( 0)            <=  reg_data(818)( 0);                                    --DRP Write Enable
        when 819 => --0x333
          localRdData( 9 downto  0)  <=  reg_data(819)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(819)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(100).DRP.rd_rdy;                          --DRP Enable
        when 820 => --0x334
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(100).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(820)(31 downto 16);                          --DRP Write Data
        when 821 => --0x335
          localRdData( 1)            <=  reg_data(821)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(821)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(821)( 3);                                    --tx reset_bufbypass
        when 822 => --0x336
          localRdData( 1)            <=  reg_data(822)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(822)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(822)( 3);                                    --rx reset_bufbypass
        when 823 => --0x337
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(100).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(100).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(100).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(100).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(100).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(100).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 824 => --0x338
          localRdData( 0)            <=  reg_data(824)( 0);                                    --Reset transceiver
        when 825 => --0x339
          localRdData( 0)            <=  Mon.MGT.MGT(101).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(101).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(101).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(101).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(101).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(101).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(101).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(101).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 826 => --0x33a
          localRdData( 0)            <=  reg_data(826)( 0);                                    --DRP Write Enable
        when 827 => --0x33b
          localRdData( 9 downto  0)  <=  reg_data(827)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(827)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(101).DRP.rd_rdy;                          --DRP Enable
        when 828 => --0x33c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(101).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(828)(31 downto 16);                          --DRP Write Data
        when 829 => --0x33d
          localRdData( 1)            <=  reg_data(829)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(829)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(829)( 3);                                    --tx reset_bufbypass
        when 830 => --0x33e
          localRdData( 1)            <=  reg_data(830)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(830)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(830)( 3);                                    --rx reset_bufbypass
        when 831 => --0x33f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(101).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(101).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(101).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(101).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(101).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(101).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 832 => --0x340
          localRdData( 0)            <=  reg_data(832)( 0);                                    --Reset transceiver
        when 833 => --0x341
          localRdData( 0)            <=  Mon.MGT.MGT(102).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(102).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(102).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(102).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(102).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(102).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(102).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(102).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 834 => --0x342
          localRdData( 0)            <=  reg_data(834)( 0);                                    --DRP Write Enable
        when 835 => --0x343
          localRdData( 9 downto  0)  <=  reg_data(835)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(835)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(102).DRP.rd_rdy;                          --DRP Enable
        when 836 => --0x344
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(102).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(836)(31 downto 16);                          --DRP Write Data
        when 837 => --0x345
          localRdData( 1)            <=  reg_data(837)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(837)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(837)( 3);                                    --tx reset_bufbypass
        when 838 => --0x346
          localRdData( 1)            <=  reg_data(838)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(838)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(838)( 3);                                    --rx reset_bufbypass
        when 839 => --0x347
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(102).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(102).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(102).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(102).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(102).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(102).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 840 => --0x348
          localRdData( 0)            <=  reg_data(840)( 0);                                    --Reset transceiver
        when 841 => --0x349
          localRdData( 0)            <=  Mon.MGT.MGT(103).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(103).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(103).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(103).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(103).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(103).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(103).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(103).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 842 => --0x34a
          localRdData( 0)            <=  reg_data(842)( 0);                                    --DRP Write Enable
        when 843 => --0x34b
          localRdData( 9 downto  0)  <=  reg_data(843)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(843)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(103).DRP.rd_rdy;                          --DRP Enable
        when 844 => --0x34c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(103).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(844)(31 downto 16);                          --DRP Write Data
        when 845 => --0x34d
          localRdData( 1)            <=  reg_data(845)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(845)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(845)( 3);                                    --tx reset_bufbypass
        when 846 => --0x34e
          localRdData( 1)            <=  reg_data(846)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(846)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(846)( 3);                                    --rx reset_bufbypass
        when 847 => --0x34f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(103).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(103).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(103).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(103).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(103).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(103).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 848 => --0x350
          localRdData( 0)            <=  reg_data(848)( 0);                                    --Reset transceiver
        when 849 => --0x351
          localRdData( 0)            <=  Mon.MGT.MGT(104).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(104).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(104).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(104).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(104).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(104).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(104).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(104).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 850 => --0x352
          localRdData( 0)            <=  reg_data(850)( 0);                                    --DRP Write Enable
        when 851 => --0x353
          localRdData( 9 downto  0)  <=  reg_data(851)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(851)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(104).DRP.rd_rdy;                          --DRP Enable
        when 852 => --0x354
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(104).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(852)(31 downto 16);                          --DRP Write Data
        when 853 => --0x355
          localRdData( 1)            <=  reg_data(853)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(853)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(853)( 3);                                    --tx reset_bufbypass
        when 854 => --0x356
          localRdData( 1)            <=  reg_data(854)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(854)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(854)( 3);                                    --rx reset_bufbypass
        when 855 => --0x357
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(104).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(104).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(104).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(104).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(104).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(104).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 856 => --0x358
          localRdData( 0)            <=  reg_data(856)( 0);                                    --Reset transceiver
        when 857 => --0x359
          localRdData( 0)            <=  Mon.MGT.MGT(105).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(105).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(105).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(105).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(105).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(105).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(105).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(105).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 858 => --0x35a
          localRdData( 0)            <=  reg_data(858)( 0);                                    --DRP Write Enable
        when 859 => --0x35b
          localRdData( 9 downto  0)  <=  reg_data(859)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(859)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(105).DRP.rd_rdy;                          --DRP Enable
        when 860 => --0x35c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(105).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(860)(31 downto 16);                          --DRP Write Data
        when 861 => --0x35d
          localRdData( 1)            <=  reg_data(861)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(861)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(861)( 3);                                    --tx reset_bufbypass
        when 862 => --0x35e
          localRdData( 1)            <=  reg_data(862)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(862)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(862)( 3);                                    --rx reset_bufbypass
        when 863 => --0x35f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(105).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(105).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(105).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(105).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(105).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(105).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 864 => --0x360
          localRdData( 0)            <=  reg_data(864)( 0);                                    --Reset transceiver
        when 865 => --0x361
          localRdData( 0)            <=  Mon.MGT.MGT(106).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(106).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(106).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(106).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(106).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(106).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(106).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(106).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 866 => --0x362
          localRdData( 0)            <=  reg_data(866)( 0);                                    --DRP Write Enable
        when 867 => --0x363
          localRdData( 9 downto  0)  <=  reg_data(867)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(867)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(106).DRP.rd_rdy;                          --DRP Enable
        when 868 => --0x364
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(106).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(868)(31 downto 16);                          --DRP Write Data
        when 869 => --0x365
          localRdData( 1)            <=  reg_data(869)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(869)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(869)( 3);                                    --tx reset_bufbypass
        when 870 => --0x366
          localRdData( 1)            <=  reg_data(870)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(870)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(870)( 3);                                    --rx reset_bufbypass
        when 871 => --0x367
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(106).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(106).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(106).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(106).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(106).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(106).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 872 => --0x368
          localRdData( 0)            <=  reg_data(872)( 0);                                    --Reset transceiver
        when 873 => --0x369
          localRdData( 0)            <=  Mon.MGT.MGT(107).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(107).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(107).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(107).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(107).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(107).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(107).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(107).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 874 => --0x36a
          localRdData( 0)            <=  reg_data(874)( 0);                                    --DRP Write Enable
        when 875 => --0x36b
          localRdData( 9 downto  0)  <=  reg_data(875)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(875)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(107).DRP.rd_rdy;                          --DRP Enable
        when 876 => --0x36c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(107).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(876)(31 downto 16);                          --DRP Write Data
        when 877 => --0x36d
          localRdData( 1)            <=  reg_data(877)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(877)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(877)( 3);                                    --tx reset_bufbypass
        when 878 => --0x36e
          localRdData( 1)            <=  reg_data(878)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(878)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(878)( 3);                                    --rx reset_bufbypass
        when 879 => --0x36f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(107).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(107).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(107).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(107).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(107).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(107).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 880 => --0x370
          localRdData( 0)            <=  reg_data(880)( 0);                                    --Reset transceiver
        when 881 => --0x371
          localRdData( 0)            <=  Mon.MGT.MGT(108).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(108).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(108).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(108).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(108).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(108).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(108).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(108).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 882 => --0x372
          localRdData( 0)            <=  reg_data(882)( 0);                                    --DRP Write Enable
        when 883 => --0x373
          localRdData( 9 downto  0)  <=  reg_data(883)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(883)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(108).DRP.rd_rdy;                          --DRP Enable
        when 884 => --0x374
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(108).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(884)(31 downto 16);                          --DRP Write Data
        when 885 => --0x375
          localRdData( 1)            <=  reg_data(885)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(885)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(885)( 3);                                    --tx reset_bufbypass
        when 886 => --0x376
          localRdData( 1)            <=  reg_data(886)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(886)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(886)( 3);                                    --rx reset_bufbypass
        when 887 => --0x377
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(108).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(108).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(108).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(108).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(108).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(108).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 888 => --0x378
          localRdData( 0)            <=  reg_data(888)( 0);                                    --Reset transceiver
        when 889 => --0x379
          localRdData( 0)            <=  Mon.MGT.MGT(109).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(109).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(109).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(109).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(109).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(109).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(109).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(109).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 890 => --0x37a
          localRdData( 0)            <=  reg_data(890)( 0);                                    --DRP Write Enable
        when 891 => --0x37b
          localRdData( 9 downto  0)  <=  reg_data(891)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(891)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(109).DRP.rd_rdy;                          --DRP Enable
        when 892 => --0x37c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(109).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(892)(31 downto 16);                          --DRP Write Data
        when 893 => --0x37d
          localRdData( 1)            <=  reg_data(893)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(893)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(893)( 3);                                    --tx reset_bufbypass
        when 894 => --0x37e
          localRdData( 1)            <=  reg_data(894)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(894)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(894)( 3);                                    --rx reset_bufbypass
        when 895 => --0x37f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(109).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(109).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(109).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(109).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(109).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(109).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 896 => --0x380
          localRdData( 0)            <=  reg_data(896)( 0);                                    --Reset transceiver
        when 897 => --0x381
          localRdData( 0)            <=  Mon.MGT.MGT(110).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(110).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(110).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(110).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(110).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(110).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(110).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(110).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 898 => --0x382
          localRdData( 0)            <=  reg_data(898)( 0);                                    --DRP Write Enable
        when 899 => --0x383
          localRdData( 9 downto  0)  <=  reg_data(899)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(899)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(110).DRP.rd_rdy;                          --DRP Enable
        when 900 => --0x384
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(110).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(900)(31 downto 16);                          --DRP Write Data
        when 901 => --0x385
          localRdData( 1)            <=  reg_data(901)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(901)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(901)( 3);                                    --tx reset_bufbypass
        when 902 => --0x386
          localRdData( 1)            <=  reg_data(902)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(902)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(902)( 3);                                    --rx reset_bufbypass
        when 903 => --0x387
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(110).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(110).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(110).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(110).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(110).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(110).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 904 => --0x388
          localRdData( 0)            <=  reg_data(904)( 0);                                    --Reset transceiver
        when 905 => --0x389
          localRdData( 0)            <=  Mon.MGT.MGT(111).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(111).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(111).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(111).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(111).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(111).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(111).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(111).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 906 => --0x38a
          localRdData( 0)            <=  reg_data(906)( 0);                                    --DRP Write Enable
        when 907 => --0x38b
          localRdData( 9 downto  0)  <=  reg_data(907)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(907)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(111).DRP.rd_rdy;                          --DRP Enable
        when 908 => --0x38c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(111).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(908)(31 downto 16);                          --DRP Write Data
        when 909 => --0x38d
          localRdData( 1)            <=  reg_data(909)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(909)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(909)( 3);                                    --tx reset_bufbypass
        when 910 => --0x38e
          localRdData( 1)            <=  reg_data(910)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(910)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(910)( 3);                                    --rx reset_bufbypass
        when 911 => --0x38f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(111).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(111).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(111).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(111).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(111).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(111).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 912 => --0x390
          localRdData( 0)            <=  reg_data(912)( 0);                                    --Reset transceiver
        when 913 => --0x391
          localRdData( 0)            <=  Mon.MGT.MGT(112).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(112).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(112).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(112).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(112).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(112).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(112).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(112).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 914 => --0x392
          localRdData( 0)            <=  reg_data(914)( 0);                                    --DRP Write Enable
        when 915 => --0x393
          localRdData( 9 downto  0)  <=  reg_data(915)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(915)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(112).DRP.rd_rdy;                          --DRP Enable
        when 916 => --0x394
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(112).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(916)(31 downto 16);                          --DRP Write Data
        when 917 => --0x395
          localRdData( 1)            <=  reg_data(917)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(917)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(917)( 3);                                    --tx reset_bufbypass
        when 918 => --0x396
          localRdData( 1)            <=  reg_data(918)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(918)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(918)( 3);                                    --rx reset_bufbypass
        when 919 => --0x397
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(112).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(112).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(112).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(112).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(112).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(112).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 920 => --0x398
          localRdData( 0)            <=  reg_data(920)( 0);                                    --Reset transceiver
        when 921 => --0x399
          localRdData( 0)            <=  Mon.MGT.MGT(113).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(113).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(113).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(113).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(113).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(113).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(113).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(113).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 922 => --0x39a
          localRdData( 0)            <=  reg_data(922)( 0);                                    --DRP Write Enable
        when 923 => --0x39b
          localRdData( 9 downto  0)  <=  reg_data(923)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(923)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(113).DRP.rd_rdy;                          --DRP Enable
        when 924 => --0x39c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(113).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(924)(31 downto 16);                          --DRP Write Data
        when 925 => --0x39d
          localRdData( 1)            <=  reg_data(925)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(925)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(925)( 3);                                    --tx reset_bufbypass
        when 926 => --0x39e
          localRdData( 1)            <=  reg_data(926)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(926)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(926)( 3);                                    --rx reset_bufbypass
        when 927 => --0x39f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(113).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(113).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(113).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(113).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(113).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(113).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 928 => --0x3a0
          localRdData( 0)            <=  reg_data(928)( 0);                                    --Reset transceiver
        when 929 => --0x3a1
          localRdData( 0)            <=  Mon.MGT.MGT(114).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(114).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(114).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(114).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(114).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(114).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(114).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(114).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 930 => --0x3a2
          localRdData( 0)            <=  reg_data(930)( 0);                                    --DRP Write Enable
        when 931 => --0x3a3
          localRdData( 9 downto  0)  <=  reg_data(931)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(931)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(114).DRP.rd_rdy;                          --DRP Enable
        when 932 => --0x3a4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(114).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(932)(31 downto 16);                          --DRP Write Data
        when 933 => --0x3a5
          localRdData( 1)            <=  reg_data(933)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(933)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(933)( 3);                                    --tx reset_bufbypass
        when 934 => --0x3a6
          localRdData( 1)            <=  reg_data(934)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(934)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(934)( 3);                                    --rx reset_bufbypass
        when 935 => --0x3a7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(114).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(114).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(114).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(114).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(114).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(114).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 936 => --0x3a8
          localRdData( 0)            <=  reg_data(936)( 0);                                    --Reset transceiver
        when 937 => --0x3a9
          localRdData( 0)            <=  Mon.MGT.MGT(115).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(115).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(115).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(115).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(115).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(115).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(115).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(115).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 938 => --0x3aa
          localRdData( 0)            <=  reg_data(938)( 0);                                    --DRP Write Enable
        when 939 => --0x3ab
          localRdData( 9 downto  0)  <=  reg_data(939)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(939)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(115).DRP.rd_rdy;                          --DRP Enable
        when 940 => --0x3ac
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(115).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(940)(31 downto 16);                          --DRP Write Data
        when 941 => --0x3ad
          localRdData( 1)            <=  reg_data(941)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(941)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(941)( 3);                                    --tx reset_bufbypass
        when 942 => --0x3ae
          localRdData( 1)            <=  reg_data(942)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(942)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(942)( 3);                                    --rx reset_bufbypass
        when 943 => --0x3af
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(115).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(115).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(115).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(115).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(115).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(115).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 944 => --0x3b0
          localRdData( 0)            <=  reg_data(944)( 0);                                    --Reset transceiver
        when 945 => --0x3b1
          localRdData( 0)            <=  Mon.MGT.MGT(116).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(116).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(116).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(116).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(116).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(116).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(116).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(116).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 946 => --0x3b2
          localRdData( 0)            <=  reg_data(946)( 0);                                    --DRP Write Enable
        when 947 => --0x3b3
          localRdData( 9 downto  0)  <=  reg_data(947)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(947)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(116).DRP.rd_rdy;                          --DRP Enable
        when 948 => --0x3b4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(116).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(948)(31 downto 16);                          --DRP Write Data
        when 949 => --0x3b5
          localRdData( 1)            <=  reg_data(949)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(949)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(949)( 3);                                    --tx reset_bufbypass
        when 950 => --0x3b6
          localRdData( 1)            <=  reg_data(950)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(950)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(950)( 3);                                    --rx reset_bufbypass
        when 951 => --0x3b7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(116).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(116).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(116).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(116).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(116).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(116).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 952 => --0x3b8
          localRdData( 0)            <=  reg_data(952)( 0);                                    --Reset transceiver
        when 953 => --0x3b9
          localRdData( 0)            <=  Mon.MGT.MGT(117).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(117).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(117).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(117).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(117).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(117).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(117).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(117).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 954 => --0x3ba
          localRdData( 0)            <=  reg_data(954)( 0);                                    --DRP Write Enable
        when 955 => --0x3bb
          localRdData( 9 downto  0)  <=  reg_data(955)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(955)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(117).DRP.rd_rdy;                          --DRP Enable
        when 956 => --0x3bc
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(117).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(956)(31 downto 16);                          --DRP Write Data
        when 957 => --0x3bd
          localRdData( 1)            <=  reg_data(957)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(957)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(957)( 3);                                    --tx reset_bufbypass
        when 958 => --0x3be
          localRdData( 1)            <=  reg_data(958)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(958)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(958)( 3);                                    --rx reset_bufbypass
        when 959 => --0x3bf
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(117).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(117).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(117).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(117).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(117).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(117).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 960 => --0x3c0
          localRdData( 0)            <=  reg_data(960)( 0);                                    --Reset transceiver
        when 961 => --0x3c1
          localRdData( 0)            <=  Mon.MGT.MGT(118).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(118).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(118).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(118).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(118).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(118).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(118).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(118).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 962 => --0x3c2
          localRdData( 0)            <=  reg_data(962)( 0);                                    --DRP Write Enable
        when 963 => --0x3c3
          localRdData( 9 downto  0)  <=  reg_data(963)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(963)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(118).DRP.rd_rdy;                          --DRP Enable
        when 964 => --0x3c4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(118).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(964)(31 downto 16);                          --DRP Write Data
        when 965 => --0x3c5
          localRdData( 1)            <=  reg_data(965)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(965)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(965)( 3);                                    --tx reset_bufbypass
        when 966 => --0x3c6
          localRdData( 1)            <=  reg_data(966)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(966)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(966)( 3);                                    --rx reset_bufbypass
        when 967 => --0x3c7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(118).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(118).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(118).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(118).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(118).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(118).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 968 => --0x3c8
          localRdData( 0)            <=  reg_data(968)( 0);                                    --Reset transceiver
        when 969 => --0x3c9
          localRdData( 0)            <=  Mon.MGT.MGT(119).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(119).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(119).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(119).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(119).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(119).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(119).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(119).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 970 => --0x3ca
          localRdData( 0)            <=  reg_data(970)( 0);                                    --DRP Write Enable
        when 971 => --0x3cb
          localRdData( 9 downto  0)  <=  reg_data(971)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(971)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(119).DRP.rd_rdy;                          --DRP Enable
        when 972 => --0x3cc
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(119).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(972)(31 downto 16);                          --DRP Write Data
        when 973 => --0x3cd
          localRdData( 1)            <=  reg_data(973)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(973)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(973)( 3);                                    --tx reset_bufbypass
        when 974 => --0x3ce
          localRdData( 1)            <=  reg_data(974)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(974)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(974)( 3);                                    --rx reset_bufbypass
        when 975 => --0x3cf
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(119).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(119).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(119).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(119).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(119).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(119).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 976 => --0x3d0
          localRdData( 0)            <=  reg_data(976)( 0);                                    --Reset transceiver
        when 977 => --0x3d1
          localRdData( 0)            <=  Mon.MGT.MGT(120).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(120).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(120).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(120).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(120).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(120).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(120).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(120).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 978 => --0x3d2
          localRdData( 0)            <=  reg_data(978)( 0);                                    --DRP Write Enable
        when 979 => --0x3d3
          localRdData( 9 downto  0)  <=  reg_data(979)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(979)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(120).DRP.rd_rdy;                          --DRP Enable
        when 980 => --0x3d4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(120).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(980)(31 downto 16);                          --DRP Write Data
        when 981 => --0x3d5
          localRdData( 1)            <=  reg_data(981)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(981)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(981)( 3);                                    --tx reset_bufbypass
        when 982 => --0x3d6
          localRdData( 1)            <=  reg_data(982)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(982)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(982)( 3);                                    --rx reset_bufbypass
        when 983 => --0x3d7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(120).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(120).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(120).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(120).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(120).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(120).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 984 => --0x3d8
          localRdData( 0)            <=  reg_data(984)( 0);                                    --Reset transceiver
        when 985 => --0x3d9
          localRdData( 0)            <=  Mon.MGT.MGT(121).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(121).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(121).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(121).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(121).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(121).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(121).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(121).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 986 => --0x3da
          localRdData( 0)            <=  reg_data(986)( 0);                                    --DRP Write Enable
        when 987 => --0x3db
          localRdData( 9 downto  0)  <=  reg_data(987)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(987)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(121).DRP.rd_rdy;                          --DRP Enable
        when 988 => --0x3dc
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(121).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(988)(31 downto 16);                          --DRP Write Data
        when 989 => --0x3dd
          localRdData( 1)            <=  reg_data(989)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(989)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(989)( 3);                                    --tx reset_bufbypass
        when 990 => --0x3de
          localRdData( 1)            <=  reg_data(990)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(990)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(990)( 3);                                    --rx reset_bufbypass
        when 991 => --0x3df
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(121).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(121).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(121).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(121).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(121).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(121).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 992 => --0x3e0
          localRdData( 0)            <=  reg_data(992)( 0);                                    --Reset transceiver
        when 993 => --0x3e1
          localRdData( 0)            <=  Mon.MGT.MGT(122).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(122).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(122).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(122).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(122).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(122).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(122).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(122).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 994 => --0x3e2
          localRdData( 0)            <=  reg_data(994)( 0);                                    --DRP Write Enable
        when 995 => --0x3e3
          localRdData( 9 downto  0)  <=  reg_data(995)( 9 downto  0);                          --DRP Address
          localRdData(12)            <=  reg_data(995)(12);                                    --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(122).DRP.rd_rdy;                          --DRP Enable
        when 996 => --0x3e4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(122).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(996)(31 downto 16);                          --DRP Write Data
        when 997 => --0x3e5
          localRdData( 1)            <=  reg_data(997)( 1);                                    --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(997)( 2);                                    --tx reset_datapath
          localRdData( 3)            <=  reg_data(997)( 3);                                    --tx reset_bufbypass
        when 998 => --0x3e6
          localRdData( 1)            <=  reg_data(998)( 1);                                    --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(998)( 2);                                    --rx reset_datapath
          localRdData( 3)            <=  reg_data(998)( 3);                                    --rx reset_bufbypass
        when 999 => --0x3e7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(122).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(122).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(122).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(122).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(122).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(122).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 1000 => --0x3e8
          localRdData( 0)            <=  reg_data(1000)( 0);                                   --Reset transceiver
        when 1001 => --0x3e9
          localRdData( 0)            <=  Mon.MGT.MGT(123).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(123).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(123).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(123).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(123).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(123).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(123).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(123).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 1002 => --0x3ea
          localRdData( 0)            <=  reg_data(1002)( 0);                                   --DRP Write Enable
        when 1003 => --0x3eb
          localRdData( 9 downto  0)  <=  reg_data(1003)( 9 downto  0);                         --DRP Address
          localRdData(12)            <=  reg_data(1003)(12);                                   --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(123).DRP.rd_rdy;                          --DRP Enable
        when 1004 => --0x3ec
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(123).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(1004)(31 downto 16);                         --DRP Write Data
        when 1005 => --0x3ed
          localRdData( 1)            <=  reg_data(1005)( 1);                                   --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(1005)( 2);                                   --tx reset_datapath
          localRdData( 3)            <=  reg_data(1005)( 3);                                   --tx reset_bufbypass
        when 1006 => --0x3ee
          localRdData( 1)            <=  reg_data(1006)( 1);                                   --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(1006)( 2);                                   --rx reset_datapath
          localRdData( 3)            <=  reg_data(1006)( 3);                                   --rx reset_bufbypass
        when 1007 => --0x3ef
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(123).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(123).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(123).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(123).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(123).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(123).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 1008 => --0x3f0
          localRdData( 0)            <=  reg_data(1008)( 0);                                   --Reset transceiver
        when 1009 => --0x3f1
          localRdData( 0)            <=  Mon.MGT.MGT(124).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(124).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(124).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(124).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(124).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(124).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(124).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(124).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 1010 => --0x3f2
          localRdData( 0)            <=  reg_data(1010)( 0);                                   --DRP Write Enable
        when 1011 => --0x3f3
          localRdData( 9 downto  0)  <=  reg_data(1011)( 9 downto  0);                         --DRP Address
          localRdData(12)            <=  reg_data(1011)(12);                                   --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(124).DRP.rd_rdy;                          --DRP Enable
        when 1012 => --0x3f4
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(124).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(1012)(31 downto 16);                         --DRP Write Data
        when 1013 => --0x3f5
          localRdData( 1)            <=  reg_data(1013)( 1);                                   --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(1013)( 2);                                   --tx reset_datapath
          localRdData( 3)            <=  reg_data(1013)( 3);                                   --tx reset_bufbypass
        when 1014 => --0x3f6
          localRdData( 1)            <=  reg_data(1014)( 1);                                   --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(1014)( 2);                                   --rx reset_datapath
          localRdData( 3)            <=  reg_data(1014)( 3);                                   --rx reset_bufbypass
        when 1015 => --0x3f7
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(124).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(124).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(124).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(124).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(124).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(124).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 1016 => --0x3f8
          localRdData( 0)            <=  reg_data(1016)( 0);                                   --Reset transceiver
        when 1017 => --0x3f9
          localRdData( 0)            <=  Mon.MGT.MGT(125).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(125).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(125).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(125).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(125).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(125).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(125).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(125).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 1018 => --0x3fa
          localRdData( 0)            <=  reg_data(1018)( 0);                                   --DRP Write Enable
        when 1019 => --0x3fb
          localRdData( 9 downto  0)  <=  reg_data(1019)( 9 downto  0);                         --DRP Address
          localRdData(12)            <=  reg_data(1019)(12);                                   --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(125).DRP.rd_rdy;                          --DRP Enable
        when 1020 => --0x3fc
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(125).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(1020)(31 downto 16);                         --DRP Write Data
        when 1021 => --0x3fd
          localRdData( 1)            <=  reg_data(1021)( 1);                                   --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(1021)( 2);                                   --tx reset_datapath
          localRdData( 3)            <=  reg_data(1021)( 3);                                   --tx reset_bufbypass
        when 1022 => --0x3fe
          localRdData( 1)            <=  reg_data(1022)( 1);                                   --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(1022)( 2);                                   --rx reset_datapath
          localRdData( 3)            <=  reg_data(1022)( 3);                                   --rx reset_bufbypass
        when 1023 => --0x3ff
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(125).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(125).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(125).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(125).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(125).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(125).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 1024 => --0x400
          localRdData( 0)            <=  reg_data(1024)( 0);                                   --Reset transceiver
        when 1025 => --0x401
          localRdData( 0)            <=  Mon.MGT.MGT(126).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(126).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(126).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(126).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(126).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(126).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(126).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(126).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 1026 => --0x402
          localRdData( 0)            <=  reg_data(1026)( 0);                                   --DRP Write Enable
        when 1027 => --0x403
          localRdData( 9 downto  0)  <=  reg_data(1027)( 9 downto  0);                         --DRP Address
          localRdData(12)            <=  reg_data(1027)(12);                                   --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(126).DRP.rd_rdy;                          --DRP Enable
        when 1028 => --0x404
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(126).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(1028)(31 downto 16);                         --DRP Write Data
        when 1029 => --0x405
          localRdData( 1)            <=  reg_data(1029)( 1);                                   --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(1029)( 2);                                   --tx reset_datapath
          localRdData( 3)            <=  reg_data(1029)( 3);                                   --tx reset_bufbypass
        when 1030 => --0x406
          localRdData( 1)            <=  reg_data(1030)( 1);                                   --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(1030)( 2);                                   --rx reset_datapath
          localRdData( 3)            <=  reg_data(1030)( 3);                                   --rx reset_bufbypass
        when 1031 => --0x407
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(126).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(126).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(126).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(126).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(126).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(126).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 1032 => --0x408
          localRdData( 0)            <=  reg_data(1032)( 0);                                   --Reset transceiver
        when 1033 => --0x409
          localRdData( 0)            <=  Mon.MGT.MGT(127).STATUS.rxcdr_stable;                 --rxcdr_stable
          localRdData( 1)            <=  Mon.MGT.MGT(127).STATUS.powergood;                    --powergood
          localRdData( 4)            <=  Mon.MGT.MGT(127).STATUS.rx_pma_reset_done;            --rx_pma_reset_done
          localRdData( 5)            <=  Mon.MGT.MGT(127).STATUS.tx_pma_reset_done;            --tx_pma_reset_done
          localRdData( 6)            <=  Mon.MGT.MGT(127).STATUS.tx_reset_done;                --tx_reset_done
          localRdData( 7)            <=  Mon.MGT.MGT(127).STATUS.rx_reset_done;                --rx_reset_done
          localRdData( 8)            <=  Mon.MGT.MGT(127).STATUS.buffbypass_tx_done_out;       --buffbypass_tx_done_out
          localRdData( 9)            <=  Mon.MGT.MGT(127).STATUS.buffbypass_tx_error_out;      --buffbypass_tx_error_out
        when 1034 => --0x40a
          localRdData( 0)            <=  reg_data(1034)( 0);                                   --DRP Write Enable
        when 1035 => --0x40b
          localRdData( 9 downto  0)  <=  reg_data(1035)( 9 downto  0);                         --DRP Address
          localRdData(12)            <=  reg_data(1035)(12);                                   --DRP Enable
          localRdData(13)            <=  Mon.MGT.MGT(127).DRP.rd_rdy;                          --DRP Enable
        when 1036 => --0x40c
          localRdData(15 downto  0)  <=  Mon.MGT.MGT(127).DRP.rd_data;                         --DRP Read Data
          localRdData(31 downto 16)  <=  reg_data(1036)(31 downto 16);                         --DRP Write Data
        when 1037 => --0x40d
          localRdData( 1)            <=  reg_data(1037)( 1);                                   --tx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(1037)( 2);                                   --tx reset_datapath
          localRdData( 3)            <=  reg_data(1037)( 3);                                   --tx reset_bufbypass
        when 1038 => --0x40e
          localRdData( 1)            <=  reg_data(1038)( 1);                                   --rx reset_pll_and_datapath
          localRdData( 2)            <=  reg_data(1038)( 2);                                   --rx reset_datapath
          localRdData( 3)            <=  reg_data(1038)( 3);                                   --rx reset_bufbypass
        when 1039 => --0x40f
          localRdData( 2 downto  0)  <=  Mon.MGT.MGT(127).CONFIG.mgt_type;                     --MGT Type (MGT_NIL, MGT_LPGBT_SIMPLEX, MGT_LPGBT, MGT_LPGBT_EMUL, MGT_C2C, MGT_SL, MGT_TTC, MGT_FELIX)
          localRdData( 7 downto  3)  <=  Mon.MGT.MGT(127).CONFIG.refclk;                       --Refclk number (consult the board_pkg)
          localRdData( 9 downto  8)  <=  Mon.MGT.MGT(127).CONFIG.gt_type;                      --(GT_NIL, GTH, GTY)
          localRdData(11 downto 10)  <=  Mon.MGT.MGT(127).CONFIG.x_loc;                        --MGT X LOC
          localRdData(17 downto 12)  <=  Mon.MGT.MGT(127).CONFIG.y_loc;                        --MGT Y LOC
          localRdData(18)            <=  Mon.MGT.MGT(127).CONFIG.is_active;                    --1 == this MGT was enabled during build
        when 1040 => --0x410
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(0).FREQ;                               --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(0).REFCLK_TYPE;                        --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1041 => --0x411
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(1).FREQ;                               --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(1).REFCLK_TYPE;                        --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1042 => --0x412
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(2).FREQ;                               --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(2).REFCLK_TYPE;                        --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1043 => --0x413
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(3).FREQ;                               --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(3).REFCLK_TYPE;                        --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1044 => --0x414
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(4).FREQ;                               --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(4).REFCLK_TYPE;                        --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1045 => --0x415
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(5).FREQ;                               --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(5).REFCLK_TYPE;                        --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1046 => --0x416
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(6).FREQ;                               --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(6).REFCLK_TYPE;                        --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1047 => --0x417
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(7).FREQ;                               --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(7).REFCLK_TYPE;                        --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1048 => --0x418
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(8).FREQ;                               --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(8).REFCLK_TYPE;                        --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1049 => --0x419
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(9).FREQ;                               --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(9).REFCLK_TYPE;                        --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1050 => --0x41a
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(10).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(10).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1051 => --0x41b
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(11).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(11).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1052 => --0x41c
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(12).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(12).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1053 => --0x41d
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(13).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(13).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1054 => --0x41e
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(14).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(14).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1055 => --0x41f
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(15).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(15).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1056 => --0x420
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(16).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(16).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1057 => --0x421
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(17).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(17).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1058 => --0x422
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(18).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(18).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1059 => --0x423
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(19).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(19).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1060 => --0x424
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(20).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(20).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1061 => --0x425
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(21).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(21).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1062 => --0x426
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(22).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(22).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1063 => --0x427
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(23).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(23).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1064 => --0x428
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(24).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(24).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1065 => --0x429
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(25).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(25).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1066 => --0x42a
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(26).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(26).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1067 => --0x42b
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(27).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(27).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1068 => --0x42c
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(28).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(28).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1069 => --0x42d
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(29).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(29).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1070 => --0x42e
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(30).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(30).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1071 => --0x42f
          localRdData(28 downto  0)  <=  Mon.MGT.REFCLK(31).FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.REFCLK(31).REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)
        when 1075 => --0x433
          localRdData(28 downto  0)  <=  Mon.MGT.RECCLK_out.FREQ;                              --Reference clock frequency in Hz
          localRdData(31 downto 29)  <=  Mon.MGT.RECCLK_out.REFCLK_TYPE;                       --Reference clock type (REF_AXI_C2C, REF_ASYNC320, REF_SYNC320, REF_SYNC240, REF_NIL)


          when others =>
            regRdAck <= '0';
            localRdData <= x"00000000";
        end case;
      end if;
    end if;
  end process reads;


  -------------------------------------------------------------------------------
  -- Record write decoding
  -------------------------------------------------------------------------------
  -------------------------------------------------------------------------------

  -- Register mapping to ctrl structures
  Ctrl.CLOCKING.RESET_MMCM                            <=  reg_data( 1)( 1);                 
  Ctrl.MGT.MGT(0).RESET_ALL                           <=  reg_data(16)( 0);                 
  Ctrl.MGT.MGT(0).DRP.wr_en                           <=  reg_data(18)( 0);                 
  Ctrl.MGT.MGT(0).DRP.wr_addr                         <=  reg_data(19)( 9 downto  0);       
  Ctrl.MGT.MGT(0).DRP.en                              <=  reg_data(19)(12);                 
  Ctrl.MGT.MGT(0).DRP.wr_data                         <=  reg_data(20)(31 downto 16);       
  Ctrl.MGT.MGT(0).TX_RESETS.reset_pll_and_datapath    <=  reg_data(21)( 1);                 
  Ctrl.MGT.MGT(0).TX_RESETS.reset_datapath            <=  reg_data(21)( 2);                 
  Ctrl.MGT.MGT(0).TX_RESETS.reset_bufbypass           <=  reg_data(21)( 3);                 
  Ctrl.MGT.MGT(0).RX_RESETS.reset_pll_and_datapath    <=  reg_data(22)( 1);                 
  Ctrl.MGT.MGT(0).RX_RESETS.reset_datapath            <=  reg_data(22)( 2);                 
  Ctrl.MGT.MGT(0).RX_RESETS.reset_bufbypass           <=  reg_data(22)( 3);                 
  Ctrl.MGT.MGT(1).RESET_ALL                           <=  reg_data(24)( 0);                 
  Ctrl.MGT.MGT(1).DRP.wr_en                           <=  reg_data(26)( 0);                 
  Ctrl.MGT.MGT(1).DRP.wr_addr                         <=  reg_data(27)( 9 downto  0);       
  Ctrl.MGT.MGT(1).DRP.en                              <=  reg_data(27)(12);                 
  Ctrl.MGT.MGT(1).DRP.wr_data                         <=  reg_data(28)(31 downto 16);       
  Ctrl.MGT.MGT(1).TX_RESETS.reset_pll_and_datapath    <=  reg_data(29)( 1);                 
  Ctrl.MGT.MGT(1).TX_RESETS.reset_datapath            <=  reg_data(29)( 2);                 
  Ctrl.MGT.MGT(1).TX_RESETS.reset_bufbypass           <=  reg_data(29)( 3);                 
  Ctrl.MGT.MGT(1).RX_RESETS.reset_pll_and_datapath    <=  reg_data(30)( 1);                 
  Ctrl.MGT.MGT(1).RX_RESETS.reset_datapath            <=  reg_data(30)( 2);                 
  Ctrl.MGT.MGT(1).RX_RESETS.reset_bufbypass           <=  reg_data(30)( 3);                 
  Ctrl.MGT.MGT(2).RESET_ALL                           <=  reg_data(32)( 0);                 
  Ctrl.MGT.MGT(2).DRP.wr_en                           <=  reg_data(34)( 0);                 
  Ctrl.MGT.MGT(2).DRP.wr_addr                         <=  reg_data(35)( 9 downto  0);       
  Ctrl.MGT.MGT(2).DRP.en                              <=  reg_data(35)(12);                 
  Ctrl.MGT.MGT(2).DRP.wr_data                         <=  reg_data(36)(31 downto 16);       
  Ctrl.MGT.MGT(2).TX_RESETS.reset_pll_and_datapath    <=  reg_data(37)( 1);                 
  Ctrl.MGT.MGT(2).TX_RESETS.reset_datapath            <=  reg_data(37)( 2);                 
  Ctrl.MGT.MGT(2).TX_RESETS.reset_bufbypass           <=  reg_data(37)( 3);                 
  Ctrl.MGT.MGT(2).RX_RESETS.reset_pll_and_datapath    <=  reg_data(38)( 1);                 
  Ctrl.MGT.MGT(2).RX_RESETS.reset_datapath            <=  reg_data(38)( 2);                 
  Ctrl.MGT.MGT(2).RX_RESETS.reset_bufbypass           <=  reg_data(38)( 3);                 
  Ctrl.MGT.MGT(3).RESET_ALL                           <=  reg_data(40)( 0);                 
  Ctrl.MGT.MGT(3).DRP.wr_en                           <=  reg_data(42)( 0);                 
  Ctrl.MGT.MGT(3).DRP.wr_addr                         <=  reg_data(43)( 9 downto  0);       
  Ctrl.MGT.MGT(3).DRP.en                              <=  reg_data(43)(12);                 
  Ctrl.MGT.MGT(3).DRP.wr_data                         <=  reg_data(44)(31 downto 16);       
  Ctrl.MGT.MGT(3).TX_RESETS.reset_pll_and_datapath    <=  reg_data(45)( 1);                 
  Ctrl.MGT.MGT(3).TX_RESETS.reset_datapath            <=  reg_data(45)( 2);                 
  Ctrl.MGT.MGT(3).TX_RESETS.reset_bufbypass           <=  reg_data(45)( 3);                 
  Ctrl.MGT.MGT(3).RX_RESETS.reset_pll_and_datapath    <=  reg_data(46)( 1);                 
  Ctrl.MGT.MGT(3).RX_RESETS.reset_datapath            <=  reg_data(46)( 2);                 
  Ctrl.MGT.MGT(3).RX_RESETS.reset_bufbypass           <=  reg_data(46)( 3);                 
  Ctrl.MGT.MGT(4).RESET_ALL                           <=  reg_data(48)( 0);                 
  Ctrl.MGT.MGT(4).DRP.wr_en                           <=  reg_data(50)( 0);                 
  Ctrl.MGT.MGT(4).DRP.wr_addr                         <=  reg_data(51)( 9 downto  0);       
  Ctrl.MGT.MGT(4).DRP.en                              <=  reg_data(51)(12);                 
  Ctrl.MGT.MGT(4).DRP.wr_data                         <=  reg_data(52)(31 downto 16);       
  Ctrl.MGT.MGT(4).TX_RESETS.reset_pll_and_datapath    <=  reg_data(53)( 1);                 
  Ctrl.MGT.MGT(4).TX_RESETS.reset_datapath            <=  reg_data(53)( 2);                 
  Ctrl.MGT.MGT(4).TX_RESETS.reset_bufbypass           <=  reg_data(53)( 3);                 
  Ctrl.MGT.MGT(4).RX_RESETS.reset_pll_and_datapath    <=  reg_data(54)( 1);                 
  Ctrl.MGT.MGT(4).RX_RESETS.reset_datapath            <=  reg_data(54)( 2);                 
  Ctrl.MGT.MGT(4).RX_RESETS.reset_bufbypass           <=  reg_data(54)( 3);                 
  Ctrl.MGT.MGT(5).RESET_ALL                           <=  reg_data(56)( 0);                 
  Ctrl.MGT.MGT(5).DRP.wr_en                           <=  reg_data(58)( 0);                 
  Ctrl.MGT.MGT(5).DRP.wr_addr                         <=  reg_data(59)( 9 downto  0);       
  Ctrl.MGT.MGT(5).DRP.en                              <=  reg_data(59)(12);                 
  Ctrl.MGT.MGT(5).DRP.wr_data                         <=  reg_data(60)(31 downto 16);       
  Ctrl.MGT.MGT(5).TX_RESETS.reset_pll_and_datapath    <=  reg_data(61)( 1);                 
  Ctrl.MGT.MGT(5).TX_RESETS.reset_datapath            <=  reg_data(61)( 2);                 
  Ctrl.MGT.MGT(5).TX_RESETS.reset_bufbypass           <=  reg_data(61)( 3);                 
  Ctrl.MGT.MGT(5).RX_RESETS.reset_pll_and_datapath    <=  reg_data(62)( 1);                 
  Ctrl.MGT.MGT(5).RX_RESETS.reset_datapath            <=  reg_data(62)( 2);                 
  Ctrl.MGT.MGT(5).RX_RESETS.reset_bufbypass           <=  reg_data(62)( 3);                 
  Ctrl.MGT.MGT(6).RESET_ALL                           <=  reg_data(64)( 0);                 
  Ctrl.MGT.MGT(6).DRP.wr_en                           <=  reg_data(66)( 0);                 
  Ctrl.MGT.MGT(6).DRP.wr_addr                         <=  reg_data(67)( 9 downto  0);       
  Ctrl.MGT.MGT(6).DRP.en                              <=  reg_data(67)(12);                 
  Ctrl.MGT.MGT(6).DRP.wr_data                         <=  reg_data(68)(31 downto 16);       
  Ctrl.MGT.MGT(6).TX_RESETS.reset_pll_and_datapath    <=  reg_data(69)( 1);                 
  Ctrl.MGT.MGT(6).TX_RESETS.reset_datapath            <=  reg_data(69)( 2);                 
  Ctrl.MGT.MGT(6).TX_RESETS.reset_bufbypass           <=  reg_data(69)( 3);                 
  Ctrl.MGT.MGT(6).RX_RESETS.reset_pll_and_datapath    <=  reg_data(70)( 1);                 
  Ctrl.MGT.MGT(6).RX_RESETS.reset_datapath            <=  reg_data(70)( 2);                 
  Ctrl.MGT.MGT(6).RX_RESETS.reset_bufbypass           <=  reg_data(70)( 3);                 
  Ctrl.MGT.MGT(7).RESET_ALL                           <=  reg_data(72)( 0);                 
  Ctrl.MGT.MGT(7).DRP.wr_en                           <=  reg_data(74)( 0);                 
  Ctrl.MGT.MGT(7).DRP.wr_addr                         <=  reg_data(75)( 9 downto  0);       
  Ctrl.MGT.MGT(7).DRP.en                              <=  reg_data(75)(12);                 
  Ctrl.MGT.MGT(7).DRP.wr_data                         <=  reg_data(76)(31 downto 16);       
  Ctrl.MGT.MGT(7).TX_RESETS.reset_pll_and_datapath    <=  reg_data(77)( 1);                 
  Ctrl.MGT.MGT(7).TX_RESETS.reset_datapath            <=  reg_data(77)( 2);                 
  Ctrl.MGT.MGT(7).TX_RESETS.reset_bufbypass           <=  reg_data(77)( 3);                 
  Ctrl.MGT.MGT(7).RX_RESETS.reset_pll_and_datapath    <=  reg_data(78)( 1);                 
  Ctrl.MGT.MGT(7).RX_RESETS.reset_datapath            <=  reg_data(78)( 2);                 
  Ctrl.MGT.MGT(7).RX_RESETS.reset_bufbypass           <=  reg_data(78)( 3);                 
  Ctrl.MGT.MGT(8).RESET_ALL                           <=  reg_data(80)( 0);                 
  Ctrl.MGT.MGT(8).DRP.wr_en                           <=  reg_data(82)( 0);                 
  Ctrl.MGT.MGT(8).DRP.wr_addr                         <=  reg_data(83)( 9 downto  0);       
  Ctrl.MGT.MGT(8).DRP.en                              <=  reg_data(83)(12);                 
  Ctrl.MGT.MGT(8).DRP.wr_data                         <=  reg_data(84)(31 downto 16);       
  Ctrl.MGT.MGT(8).TX_RESETS.reset_pll_and_datapath    <=  reg_data(85)( 1);                 
  Ctrl.MGT.MGT(8).TX_RESETS.reset_datapath            <=  reg_data(85)( 2);                 
  Ctrl.MGT.MGT(8).TX_RESETS.reset_bufbypass           <=  reg_data(85)( 3);                 
  Ctrl.MGT.MGT(8).RX_RESETS.reset_pll_and_datapath    <=  reg_data(86)( 1);                 
  Ctrl.MGT.MGT(8).RX_RESETS.reset_datapath            <=  reg_data(86)( 2);                 
  Ctrl.MGT.MGT(8).RX_RESETS.reset_bufbypass           <=  reg_data(86)( 3);                 
  Ctrl.MGT.MGT(9).RESET_ALL                           <=  reg_data(88)( 0);                 
  Ctrl.MGT.MGT(9).DRP.wr_en                           <=  reg_data(90)( 0);                 
  Ctrl.MGT.MGT(9).DRP.wr_addr                         <=  reg_data(91)( 9 downto  0);       
  Ctrl.MGT.MGT(9).DRP.en                              <=  reg_data(91)(12);                 
  Ctrl.MGT.MGT(9).DRP.wr_data                         <=  reg_data(92)(31 downto 16);       
  Ctrl.MGT.MGT(9).TX_RESETS.reset_pll_and_datapath    <=  reg_data(93)( 1);                 
  Ctrl.MGT.MGT(9).TX_RESETS.reset_datapath            <=  reg_data(93)( 2);                 
  Ctrl.MGT.MGT(9).TX_RESETS.reset_bufbypass           <=  reg_data(93)( 3);                 
  Ctrl.MGT.MGT(9).RX_RESETS.reset_pll_and_datapath    <=  reg_data(94)( 1);                 
  Ctrl.MGT.MGT(9).RX_RESETS.reset_datapath            <=  reg_data(94)( 2);                 
  Ctrl.MGT.MGT(9).RX_RESETS.reset_bufbypass           <=  reg_data(94)( 3);                 
  Ctrl.MGT.MGT(10).RESET_ALL                          <=  reg_data(96)( 0);                 
  Ctrl.MGT.MGT(10).DRP.wr_en                          <=  reg_data(98)( 0);                 
  Ctrl.MGT.MGT(10).DRP.wr_addr                        <=  reg_data(99)( 9 downto  0);       
  Ctrl.MGT.MGT(10).DRP.en                             <=  reg_data(99)(12);                 
  Ctrl.MGT.MGT(10).DRP.wr_data                        <=  reg_data(100)(31 downto 16);      
  Ctrl.MGT.MGT(10).TX_RESETS.reset_pll_and_datapath   <=  reg_data(101)( 1);                
  Ctrl.MGT.MGT(10).TX_RESETS.reset_datapath           <=  reg_data(101)( 2);                
  Ctrl.MGT.MGT(10).TX_RESETS.reset_bufbypass          <=  reg_data(101)( 3);                
  Ctrl.MGT.MGT(10).RX_RESETS.reset_pll_and_datapath   <=  reg_data(102)( 1);                
  Ctrl.MGT.MGT(10).RX_RESETS.reset_datapath           <=  reg_data(102)( 2);                
  Ctrl.MGT.MGT(10).RX_RESETS.reset_bufbypass          <=  reg_data(102)( 3);                
  Ctrl.MGT.MGT(11).RESET_ALL                          <=  reg_data(104)( 0);                
  Ctrl.MGT.MGT(11).DRP.wr_en                          <=  reg_data(106)( 0);                
  Ctrl.MGT.MGT(11).DRP.wr_addr                        <=  reg_data(107)( 9 downto  0);      
  Ctrl.MGT.MGT(11).DRP.en                             <=  reg_data(107)(12);                
  Ctrl.MGT.MGT(11).DRP.wr_data                        <=  reg_data(108)(31 downto 16);      
  Ctrl.MGT.MGT(11).TX_RESETS.reset_pll_and_datapath   <=  reg_data(109)( 1);                
  Ctrl.MGT.MGT(11).TX_RESETS.reset_datapath           <=  reg_data(109)( 2);                
  Ctrl.MGT.MGT(11).TX_RESETS.reset_bufbypass          <=  reg_data(109)( 3);                
  Ctrl.MGT.MGT(11).RX_RESETS.reset_pll_and_datapath   <=  reg_data(110)( 1);                
  Ctrl.MGT.MGT(11).RX_RESETS.reset_datapath           <=  reg_data(110)( 2);                
  Ctrl.MGT.MGT(11).RX_RESETS.reset_bufbypass          <=  reg_data(110)( 3);                
  Ctrl.MGT.MGT(12).RESET_ALL                          <=  reg_data(112)( 0);                
  Ctrl.MGT.MGT(12).DRP.wr_en                          <=  reg_data(114)( 0);                
  Ctrl.MGT.MGT(12).DRP.wr_addr                        <=  reg_data(115)( 9 downto  0);      
  Ctrl.MGT.MGT(12).DRP.en                             <=  reg_data(115)(12);                
  Ctrl.MGT.MGT(12).DRP.wr_data                        <=  reg_data(116)(31 downto 16);      
  Ctrl.MGT.MGT(12).TX_RESETS.reset_pll_and_datapath   <=  reg_data(117)( 1);                
  Ctrl.MGT.MGT(12).TX_RESETS.reset_datapath           <=  reg_data(117)( 2);                
  Ctrl.MGT.MGT(12).TX_RESETS.reset_bufbypass          <=  reg_data(117)( 3);                
  Ctrl.MGT.MGT(12).RX_RESETS.reset_pll_and_datapath   <=  reg_data(118)( 1);                
  Ctrl.MGT.MGT(12).RX_RESETS.reset_datapath           <=  reg_data(118)( 2);                
  Ctrl.MGT.MGT(12).RX_RESETS.reset_bufbypass          <=  reg_data(118)( 3);                
  Ctrl.MGT.MGT(13).RESET_ALL                          <=  reg_data(120)( 0);                
  Ctrl.MGT.MGT(13).DRP.wr_en                          <=  reg_data(122)( 0);                
  Ctrl.MGT.MGT(13).DRP.wr_addr                        <=  reg_data(123)( 9 downto  0);      
  Ctrl.MGT.MGT(13).DRP.en                             <=  reg_data(123)(12);                
  Ctrl.MGT.MGT(13).DRP.wr_data                        <=  reg_data(124)(31 downto 16);      
  Ctrl.MGT.MGT(13).TX_RESETS.reset_pll_and_datapath   <=  reg_data(125)( 1);                
  Ctrl.MGT.MGT(13).TX_RESETS.reset_datapath           <=  reg_data(125)( 2);                
  Ctrl.MGT.MGT(13).TX_RESETS.reset_bufbypass          <=  reg_data(125)( 3);                
  Ctrl.MGT.MGT(13).RX_RESETS.reset_pll_and_datapath   <=  reg_data(126)( 1);                
  Ctrl.MGT.MGT(13).RX_RESETS.reset_datapath           <=  reg_data(126)( 2);                
  Ctrl.MGT.MGT(13).RX_RESETS.reset_bufbypass          <=  reg_data(126)( 3);                
  Ctrl.MGT.MGT(14).RESET_ALL                          <=  reg_data(128)( 0);                
  Ctrl.MGT.MGT(14).DRP.wr_en                          <=  reg_data(130)( 0);                
  Ctrl.MGT.MGT(14).DRP.wr_addr                        <=  reg_data(131)( 9 downto  0);      
  Ctrl.MGT.MGT(14).DRP.en                             <=  reg_data(131)(12);                
  Ctrl.MGT.MGT(14).DRP.wr_data                        <=  reg_data(132)(31 downto 16);      
  Ctrl.MGT.MGT(14).TX_RESETS.reset_pll_and_datapath   <=  reg_data(133)( 1);                
  Ctrl.MGT.MGT(14).TX_RESETS.reset_datapath           <=  reg_data(133)( 2);                
  Ctrl.MGT.MGT(14).TX_RESETS.reset_bufbypass          <=  reg_data(133)( 3);                
  Ctrl.MGT.MGT(14).RX_RESETS.reset_pll_and_datapath   <=  reg_data(134)( 1);                
  Ctrl.MGT.MGT(14).RX_RESETS.reset_datapath           <=  reg_data(134)( 2);                
  Ctrl.MGT.MGT(14).RX_RESETS.reset_bufbypass          <=  reg_data(134)( 3);                
  Ctrl.MGT.MGT(15).RESET_ALL                          <=  reg_data(136)( 0);                
  Ctrl.MGT.MGT(15).DRP.wr_en                          <=  reg_data(138)( 0);                
  Ctrl.MGT.MGT(15).DRP.wr_addr                        <=  reg_data(139)( 9 downto  0);      
  Ctrl.MGT.MGT(15).DRP.en                             <=  reg_data(139)(12);                
  Ctrl.MGT.MGT(15).DRP.wr_data                        <=  reg_data(140)(31 downto 16);      
  Ctrl.MGT.MGT(15).TX_RESETS.reset_pll_and_datapath   <=  reg_data(141)( 1);                
  Ctrl.MGT.MGT(15).TX_RESETS.reset_datapath           <=  reg_data(141)( 2);                
  Ctrl.MGT.MGT(15).TX_RESETS.reset_bufbypass          <=  reg_data(141)( 3);                
  Ctrl.MGT.MGT(15).RX_RESETS.reset_pll_and_datapath   <=  reg_data(142)( 1);                
  Ctrl.MGT.MGT(15).RX_RESETS.reset_datapath           <=  reg_data(142)( 2);                
  Ctrl.MGT.MGT(15).RX_RESETS.reset_bufbypass          <=  reg_data(142)( 3);                
  Ctrl.MGT.MGT(16).RESET_ALL                          <=  reg_data(144)( 0);                
  Ctrl.MGT.MGT(16).DRP.wr_en                          <=  reg_data(146)( 0);                
  Ctrl.MGT.MGT(16).DRP.wr_addr                        <=  reg_data(147)( 9 downto  0);      
  Ctrl.MGT.MGT(16).DRP.en                             <=  reg_data(147)(12);                
  Ctrl.MGT.MGT(16).DRP.wr_data                        <=  reg_data(148)(31 downto 16);      
  Ctrl.MGT.MGT(16).TX_RESETS.reset_pll_and_datapath   <=  reg_data(149)( 1);                
  Ctrl.MGT.MGT(16).TX_RESETS.reset_datapath           <=  reg_data(149)( 2);                
  Ctrl.MGT.MGT(16).TX_RESETS.reset_bufbypass          <=  reg_data(149)( 3);                
  Ctrl.MGT.MGT(16).RX_RESETS.reset_pll_and_datapath   <=  reg_data(150)( 1);                
  Ctrl.MGT.MGT(16).RX_RESETS.reset_datapath           <=  reg_data(150)( 2);                
  Ctrl.MGT.MGT(16).RX_RESETS.reset_bufbypass          <=  reg_data(150)( 3);                
  Ctrl.MGT.MGT(17).RESET_ALL                          <=  reg_data(152)( 0);                
  Ctrl.MGT.MGT(17).DRP.wr_en                          <=  reg_data(154)( 0);                
  Ctrl.MGT.MGT(17).DRP.wr_addr                        <=  reg_data(155)( 9 downto  0);      
  Ctrl.MGT.MGT(17).DRP.en                             <=  reg_data(155)(12);                
  Ctrl.MGT.MGT(17).DRP.wr_data                        <=  reg_data(156)(31 downto 16);      
  Ctrl.MGT.MGT(17).TX_RESETS.reset_pll_and_datapath   <=  reg_data(157)( 1);                
  Ctrl.MGT.MGT(17).TX_RESETS.reset_datapath           <=  reg_data(157)( 2);                
  Ctrl.MGT.MGT(17).TX_RESETS.reset_bufbypass          <=  reg_data(157)( 3);                
  Ctrl.MGT.MGT(17).RX_RESETS.reset_pll_and_datapath   <=  reg_data(158)( 1);                
  Ctrl.MGT.MGT(17).RX_RESETS.reset_datapath           <=  reg_data(158)( 2);                
  Ctrl.MGT.MGT(17).RX_RESETS.reset_bufbypass          <=  reg_data(158)( 3);                
  Ctrl.MGT.MGT(18).RESET_ALL                          <=  reg_data(160)( 0);                
  Ctrl.MGT.MGT(18).DRP.wr_en                          <=  reg_data(162)( 0);                
  Ctrl.MGT.MGT(18).DRP.wr_addr                        <=  reg_data(163)( 9 downto  0);      
  Ctrl.MGT.MGT(18).DRP.en                             <=  reg_data(163)(12);                
  Ctrl.MGT.MGT(18).DRP.wr_data                        <=  reg_data(164)(31 downto 16);      
  Ctrl.MGT.MGT(18).TX_RESETS.reset_pll_and_datapath   <=  reg_data(165)( 1);                
  Ctrl.MGT.MGT(18).TX_RESETS.reset_datapath           <=  reg_data(165)( 2);                
  Ctrl.MGT.MGT(18).TX_RESETS.reset_bufbypass          <=  reg_data(165)( 3);                
  Ctrl.MGT.MGT(18).RX_RESETS.reset_pll_and_datapath   <=  reg_data(166)( 1);                
  Ctrl.MGT.MGT(18).RX_RESETS.reset_datapath           <=  reg_data(166)( 2);                
  Ctrl.MGT.MGT(18).RX_RESETS.reset_bufbypass          <=  reg_data(166)( 3);                
  Ctrl.MGT.MGT(19).RESET_ALL                          <=  reg_data(168)( 0);                
  Ctrl.MGT.MGT(19).DRP.wr_en                          <=  reg_data(170)( 0);                
  Ctrl.MGT.MGT(19).DRP.wr_addr                        <=  reg_data(171)( 9 downto  0);      
  Ctrl.MGT.MGT(19).DRP.en                             <=  reg_data(171)(12);                
  Ctrl.MGT.MGT(19).DRP.wr_data                        <=  reg_data(172)(31 downto 16);      
  Ctrl.MGT.MGT(19).TX_RESETS.reset_pll_and_datapath   <=  reg_data(173)( 1);                
  Ctrl.MGT.MGT(19).TX_RESETS.reset_datapath           <=  reg_data(173)( 2);                
  Ctrl.MGT.MGT(19).TX_RESETS.reset_bufbypass          <=  reg_data(173)( 3);                
  Ctrl.MGT.MGT(19).RX_RESETS.reset_pll_and_datapath   <=  reg_data(174)( 1);                
  Ctrl.MGT.MGT(19).RX_RESETS.reset_datapath           <=  reg_data(174)( 2);                
  Ctrl.MGT.MGT(19).RX_RESETS.reset_bufbypass          <=  reg_data(174)( 3);                
  Ctrl.MGT.MGT(20).RESET_ALL                          <=  reg_data(176)( 0);                
  Ctrl.MGT.MGT(20).DRP.wr_en                          <=  reg_data(178)( 0);                
  Ctrl.MGT.MGT(20).DRP.wr_addr                        <=  reg_data(179)( 9 downto  0);      
  Ctrl.MGT.MGT(20).DRP.en                             <=  reg_data(179)(12);                
  Ctrl.MGT.MGT(20).DRP.wr_data                        <=  reg_data(180)(31 downto 16);      
  Ctrl.MGT.MGT(20).TX_RESETS.reset_pll_and_datapath   <=  reg_data(181)( 1);                
  Ctrl.MGT.MGT(20).TX_RESETS.reset_datapath           <=  reg_data(181)( 2);                
  Ctrl.MGT.MGT(20).TX_RESETS.reset_bufbypass          <=  reg_data(181)( 3);                
  Ctrl.MGT.MGT(20).RX_RESETS.reset_pll_and_datapath   <=  reg_data(182)( 1);                
  Ctrl.MGT.MGT(20).RX_RESETS.reset_datapath           <=  reg_data(182)( 2);                
  Ctrl.MGT.MGT(20).RX_RESETS.reset_bufbypass          <=  reg_data(182)( 3);                
  Ctrl.MGT.MGT(21).RESET_ALL                          <=  reg_data(184)( 0);                
  Ctrl.MGT.MGT(21).DRP.wr_en                          <=  reg_data(186)( 0);                
  Ctrl.MGT.MGT(21).DRP.wr_addr                        <=  reg_data(187)( 9 downto  0);      
  Ctrl.MGT.MGT(21).DRP.en                             <=  reg_data(187)(12);                
  Ctrl.MGT.MGT(21).DRP.wr_data                        <=  reg_data(188)(31 downto 16);      
  Ctrl.MGT.MGT(21).TX_RESETS.reset_pll_and_datapath   <=  reg_data(189)( 1);                
  Ctrl.MGT.MGT(21).TX_RESETS.reset_datapath           <=  reg_data(189)( 2);                
  Ctrl.MGT.MGT(21).TX_RESETS.reset_bufbypass          <=  reg_data(189)( 3);                
  Ctrl.MGT.MGT(21).RX_RESETS.reset_pll_and_datapath   <=  reg_data(190)( 1);                
  Ctrl.MGT.MGT(21).RX_RESETS.reset_datapath           <=  reg_data(190)( 2);                
  Ctrl.MGT.MGT(21).RX_RESETS.reset_bufbypass          <=  reg_data(190)( 3);                
  Ctrl.MGT.MGT(22).RESET_ALL                          <=  reg_data(192)( 0);                
  Ctrl.MGT.MGT(22).DRP.wr_en                          <=  reg_data(194)( 0);                
  Ctrl.MGT.MGT(22).DRP.wr_addr                        <=  reg_data(195)( 9 downto  0);      
  Ctrl.MGT.MGT(22).DRP.en                             <=  reg_data(195)(12);                
  Ctrl.MGT.MGT(22).DRP.wr_data                        <=  reg_data(196)(31 downto 16);      
  Ctrl.MGT.MGT(22).TX_RESETS.reset_pll_and_datapath   <=  reg_data(197)( 1);                
  Ctrl.MGT.MGT(22).TX_RESETS.reset_datapath           <=  reg_data(197)( 2);                
  Ctrl.MGT.MGT(22).TX_RESETS.reset_bufbypass          <=  reg_data(197)( 3);                
  Ctrl.MGT.MGT(22).RX_RESETS.reset_pll_and_datapath   <=  reg_data(198)( 1);                
  Ctrl.MGT.MGT(22).RX_RESETS.reset_datapath           <=  reg_data(198)( 2);                
  Ctrl.MGT.MGT(22).RX_RESETS.reset_bufbypass          <=  reg_data(198)( 3);                
  Ctrl.MGT.MGT(23).RESET_ALL                          <=  reg_data(200)( 0);                
  Ctrl.MGT.MGT(23).DRP.wr_en                          <=  reg_data(202)( 0);                
  Ctrl.MGT.MGT(23).DRP.wr_addr                        <=  reg_data(203)( 9 downto  0);      
  Ctrl.MGT.MGT(23).DRP.en                             <=  reg_data(203)(12);                
  Ctrl.MGT.MGT(23).DRP.wr_data                        <=  reg_data(204)(31 downto 16);      
  Ctrl.MGT.MGT(23).TX_RESETS.reset_pll_and_datapath   <=  reg_data(205)( 1);                
  Ctrl.MGT.MGT(23).TX_RESETS.reset_datapath           <=  reg_data(205)( 2);                
  Ctrl.MGT.MGT(23).TX_RESETS.reset_bufbypass          <=  reg_data(205)( 3);                
  Ctrl.MGT.MGT(23).RX_RESETS.reset_pll_and_datapath   <=  reg_data(206)( 1);                
  Ctrl.MGT.MGT(23).RX_RESETS.reset_datapath           <=  reg_data(206)( 2);                
  Ctrl.MGT.MGT(23).RX_RESETS.reset_bufbypass          <=  reg_data(206)( 3);                
  Ctrl.MGT.MGT(24).RESET_ALL                          <=  reg_data(208)( 0);                
  Ctrl.MGT.MGT(24).DRP.wr_en                          <=  reg_data(210)( 0);                
  Ctrl.MGT.MGT(24).DRP.wr_addr                        <=  reg_data(211)( 9 downto  0);      
  Ctrl.MGT.MGT(24).DRP.en                             <=  reg_data(211)(12);                
  Ctrl.MGT.MGT(24).DRP.wr_data                        <=  reg_data(212)(31 downto 16);      
  Ctrl.MGT.MGT(24).TX_RESETS.reset_pll_and_datapath   <=  reg_data(213)( 1);                
  Ctrl.MGT.MGT(24).TX_RESETS.reset_datapath           <=  reg_data(213)( 2);                
  Ctrl.MGT.MGT(24).TX_RESETS.reset_bufbypass          <=  reg_data(213)( 3);                
  Ctrl.MGT.MGT(24).RX_RESETS.reset_pll_and_datapath   <=  reg_data(214)( 1);                
  Ctrl.MGT.MGT(24).RX_RESETS.reset_datapath           <=  reg_data(214)( 2);                
  Ctrl.MGT.MGT(24).RX_RESETS.reset_bufbypass          <=  reg_data(214)( 3);                
  Ctrl.MGT.MGT(25).RESET_ALL                          <=  reg_data(216)( 0);                
  Ctrl.MGT.MGT(25).DRP.wr_en                          <=  reg_data(218)( 0);                
  Ctrl.MGT.MGT(25).DRP.wr_addr                        <=  reg_data(219)( 9 downto  0);      
  Ctrl.MGT.MGT(25).DRP.en                             <=  reg_data(219)(12);                
  Ctrl.MGT.MGT(25).DRP.wr_data                        <=  reg_data(220)(31 downto 16);      
  Ctrl.MGT.MGT(25).TX_RESETS.reset_pll_and_datapath   <=  reg_data(221)( 1);                
  Ctrl.MGT.MGT(25).TX_RESETS.reset_datapath           <=  reg_data(221)( 2);                
  Ctrl.MGT.MGT(25).TX_RESETS.reset_bufbypass          <=  reg_data(221)( 3);                
  Ctrl.MGT.MGT(25).RX_RESETS.reset_pll_and_datapath   <=  reg_data(222)( 1);                
  Ctrl.MGT.MGT(25).RX_RESETS.reset_datapath           <=  reg_data(222)( 2);                
  Ctrl.MGT.MGT(25).RX_RESETS.reset_bufbypass          <=  reg_data(222)( 3);                
  Ctrl.MGT.MGT(26).RESET_ALL                          <=  reg_data(224)( 0);                
  Ctrl.MGT.MGT(26).DRP.wr_en                          <=  reg_data(226)( 0);                
  Ctrl.MGT.MGT(26).DRP.wr_addr                        <=  reg_data(227)( 9 downto  0);      
  Ctrl.MGT.MGT(26).DRP.en                             <=  reg_data(227)(12);                
  Ctrl.MGT.MGT(26).DRP.wr_data                        <=  reg_data(228)(31 downto 16);      
  Ctrl.MGT.MGT(26).TX_RESETS.reset_pll_and_datapath   <=  reg_data(229)( 1);                
  Ctrl.MGT.MGT(26).TX_RESETS.reset_datapath           <=  reg_data(229)( 2);                
  Ctrl.MGT.MGT(26).TX_RESETS.reset_bufbypass          <=  reg_data(229)( 3);                
  Ctrl.MGT.MGT(26).RX_RESETS.reset_pll_and_datapath   <=  reg_data(230)( 1);                
  Ctrl.MGT.MGT(26).RX_RESETS.reset_datapath           <=  reg_data(230)( 2);                
  Ctrl.MGT.MGT(26).RX_RESETS.reset_bufbypass          <=  reg_data(230)( 3);                
  Ctrl.MGT.MGT(27).RESET_ALL                          <=  reg_data(232)( 0);                
  Ctrl.MGT.MGT(27).DRP.wr_en                          <=  reg_data(234)( 0);                
  Ctrl.MGT.MGT(27).DRP.wr_addr                        <=  reg_data(235)( 9 downto  0);      
  Ctrl.MGT.MGT(27).DRP.en                             <=  reg_data(235)(12);                
  Ctrl.MGT.MGT(27).DRP.wr_data                        <=  reg_data(236)(31 downto 16);      
  Ctrl.MGT.MGT(27).TX_RESETS.reset_pll_and_datapath   <=  reg_data(237)( 1);                
  Ctrl.MGT.MGT(27).TX_RESETS.reset_datapath           <=  reg_data(237)( 2);                
  Ctrl.MGT.MGT(27).TX_RESETS.reset_bufbypass          <=  reg_data(237)( 3);                
  Ctrl.MGT.MGT(27).RX_RESETS.reset_pll_and_datapath   <=  reg_data(238)( 1);                
  Ctrl.MGT.MGT(27).RX_RESETS.reset_datapath           <=  reg_data(238)( 2);                
  Ctrl.MGT.MGT(27).RX_RESETS.reset_bufbypass          <=  reg_data(238)( 3);                
  Ctrl.MGT.MGT(28).RESET_ALL                          <=  reg_data(240)( 0);                
  Ctrl.MGT.MGT(28).DRP.wr_en                          <=  reg_data(242)( 0);                
  Ctrl.MGT.MGT(28).DRP.wr_addr                        <=  reg_data(243)( 9 downto  0);      
  Ctrl.MGT.MGT(28).DRP.en                             <=  reg_data(243)(12);                
  Ctrl.MGT.MGT(28).DRP.wr_data                        <=  reg_data(244)(31 downto 16);      
  Ctrl.MGT.MGT(28).TX_RESETS.reset_pll_and_datapath   <=  reg_data(245)( 1);                
  Ctrl.MGT.MGT(28).TX_RESETS.reset_datapath           <=  reg_data(245)( 2);                
  Ctrl.MGT.MGT(28).TX_RESETS.reset_bufbypass          <=  reg_data(245)( 3);                
  Ctrl.MGT.MGT(28).RX_RESETS.reset_pll_and_datapath   <=  reg_data(246)( 1);                
  Ctrl.MGT.MGT(28).RX_RESETS.reset_datapath           <=  reg_data(246)( 2);                
  Ctrl.MGT.MGT(28).RX_RESETS.reset_bufbypass          <=  reg_data(246)( 3);                
  Ctrl.MGT.MGT(29).RESET_ALL                          <=  reg_data(248)( 0);                
  Ctrl.MGT.MGT(29).DRP.wr_en                          <=  reg_data(250)( 0);                
  Ctrl.MGT.MGT(29).DRP.wr_addr                        <=  reg_data(251)( 9 downto  0);      
  Ctrl.MGT.MGT(29).DRP.en                             <=  reg_data(251)(12);                
  Ctrl.MGT.MGT(29).DRP.wr_data                        <=  reg_data(252)(31 downto 16);      
  Ctrl.MGT.MGT(29).TX_RESETS.reset_pll_and_datapath   <=  reg_data(253)( 1);                
  Ctrl.MGT.MGT(29).TX_RESETS.reset_datapath           <=  reg_data(253)( 2);                
  Ctrl.MGT.MGT(29).TX_RESETS.reset_bufbypass          <=  reg_data(253)( 3);                
  Ctrl.MGT.MGT(29).RX_RESETS.reset_pll_and_datapath   <=  reg_data(254)( 1);                
  Ctrl.MGT.MGT(29).RX_RESETS.reset_datapath           <=  reg_data(254)( 2);                
  Ctrl.MGT.MGT(29).RX_RESETS.reset_bufbypass          <=  reg_data(254)( 3);                
  Ctrl.MGT.MGT(30).RESET_ALL                          <=  reg_data(256)( 0);                
  Ctrl.MGT.MGT(30).DRP.wr_en                          <=  reg_data(258)( 0);                
  Ctrl.MGT.MGT(30).DRP.wr_addr                        <=  reg_data(259)( 9 downto  0);      
  Ctrl.MGT.MGT(30).DRP.en                             <=  reg_data(259)(12);                
  Ctrl.MGT.MGT(30).DRP.wr_data                        <=  reg_data(260)(31 downto 16);      
  Ctrl.MGT.MGT(30).TX_RESETS.reset_pll_and_datapath   <=  reg_data(261)( 1);                
  Ctrl.MGT.MGT(30).TX_RESETS.reset_datapath           <=  reg_data(261)( 2);                
  Ctrl.MGT.MGT(30).TX_RESETS.reset_bufbypass          <=  reg_data(261)( 3);                
  Ctrl.MGT.MGT(30).RX_RESETS.reset_pll_and_datapath   <=  reg_data(262)( 1);                
  Ctrl.MGT.MGT(30).RX_RESETS.reset_datapath           <=  reg_data(262)( 2);                
  Ctrl.MGT.MGT(30).RX_RESETS.reset_bufbypass          <=  reg_data(262)( 3);                
  Ctrl.MGT.MGT(31).RESET_ALL                          <=  reg_data(264)( 0);                
  Ctrl.MGT.MGT(31).DRP.wr_en                          <=  reg_data(266)( 0);                
  Ctrl.MGT.MGT(31).DRP.wr_addr                        <=  reg_data(267)( 9 downto  0);      
  Ctrl.MGT.MGT(31).DRP.en                             <=  reg_data(267)(12);                
  Ctrl.MGT.MGT(31).DRP.wr_data                        <=  reg_data(268)(31 downto 16);      
  Ctrl.MGT.MGT(31).TX_RESETS.reset_pll_and_datapath   <=  reg_data(269)( 1);                
  Ctrl.MGT.MGT(31).TX_RESETS.reset_datapath           <=  reg_data(269)( 2);                
  Ctrl.MGT.MGT(31).TX_RESETS.reset_bufbypass          <=  reg_data(269)( 3);                
  Ctrl.MGT.MGT(31).RX_RESETS.reset_pll_and_datapath   <=  reg_data(270)( 1);                
  Ctrl.MGT.MGT(31).RX_RESETS.reset_datapath           <=  reg_data(270)( 2);                
  Ctrl.MGT.MGT(31).RX_RESETS.reset_bufbypass          <=  reg_data(270)( 3);                
  Ctrl.MGT.MGT(32).RESET_ALL                          <=  reg_data(272)( 0);                
  Ctrl.MGT.MGT(32).DRP.wr_en                          <=  reg_data(274)( 0);                
  Ctrl.MGT.MGT(32).DRP.wr_addr                        <=  reg_data(275)( 9 downto  0);      
  Ctrl.MGT.MGT(32).DRP.en                             <=  reg_data(275)(12);                
  Ctrl.MGT.MGT(32).DRP.wr_data                        <=  reg_data(276)(31 downto 16);      
  Ctrl.MGT.MGT(32).TX_RESETS.reset_pll_and_datapath   <=  reg_data(277)( 1);                
  Ctrl.MGT.MGT(32).TX_RESETS.reset_datapath           <=  reg_data(277)( 2);                
  Ctrl.MGT.MGT(32).TX_RESETS.reset_bufbypass          <=  reg_data(277)( 3);                
  Ctrl.MGT.MGT(32).RX_RESETS.reset_pll_and_datapath   <=  reg_data(278)( 1);                
  Ctrl.MGT.MGT(32).RX_RESETS.reset_datapath           <=  reg_data(278)( 2);                
  Ctrl.MGT.MGT(32).RX_RESETS.reset_bufbypass          <=  reg_data(278)( 3);                
  Ctrl.MGT.MGT(33).RESET_ALL                          <=  reg_data(280)( 0);                
  Ctrl.MGT.MGT(33).DRP.wr_en                          <=  reg_data(282)( 0);                
  Ctrl.MGT.MGT(33).DRP.wr_addr                        <=  reg_data(283)( 9 downto  0);      
  Ctrl.MGT.MGT(33).DRP.en                             <=  reg_data(283)(12);                
  Ctrl.MGT.MGT(33).DRP.wr_data                        <=  reg_data(284)(31 downto 16);      
  Ctrl.MGT.MGT(33).TX_RESETS.reset_pll_and_datapath   <=  reg_data(285)( 1);                
  Ctrl.MGT.MGT(33).TX_RESETS.reset_datapath           <=  reg_data(285)( 2);                
  Ctrl.MGT.MGT(33).TX_RESETS.reset_bufbypass          <=  reg_data(285)( 3);                
  Ctrl.MGT.MGT(33).RX_RESETS.reset_pll_and_datapath   <=  reg_data(286)( 1);                
  Ctrl.MGT.MGT(33).RX_RESETS.reset_datapath           <=  reg_data(286)( 2);                
  Ctrl.MGT.MGT(33).RX_RESETS.reset_bufbypass          <=  reg_data(286)( 3);                
  Ctrl.MGT.MGT(34).RESET_ALL                          <=  reg_data(288)( 0);                
  Ctrl.MGT.MGT(34).DRP.wr_en                          <=  reg_data(290)( 0);                
  Ctrl.MGT.MGT(34).DRP.wr_addr                        <=  reg_data(291)( 9 downto  0);      
  Ctrl.MGT.MGT(34).DRP.en                             <=  reg_data(291)(12);                
  Ctrl.MGT.MGT(34).DRP.wr_data                        <=  reg_data(292)(31 downto 16);      
  Ctrl.MGT.MGT(34).TX_RESETS.reset_pll_and_datapath   <=  reg_data(293)( 1);                
  Ctrl.MGT.MGT(34).TX_RESETS.reset_datapath           <=  reg_data(293)( 2);                
  Ctrl.MGT.MGT(34).TX_RESETS.reset_bufbypass          <=  reg_data(293)( 3);                
  Ctrl.MGT.MGT(34).RX_RESETS.reset_pll_and_datapath   <=  reg_data(294)( 1);                
  Ctrl.MGT.MGT(34).RX_RESETS.reset_datapath           <=  reg_data(294)( 2);                
  Ctrl.MGT.MGT(34).RX_RESETS.reset_bufbypass          <=  reg_data(294)( 3);                
  Ctrl.MGT.MGT(35).RESET_ALL                          <=  reg_data(296)( 0);                
  Ctrl.MGT.MGT(35).DRP.wr_en                          <=  reg_data(298)( 0);                
  Ctrl.MGT.MGT(35).DRP.wr_addr                        <=  reg_data(299)( 9 downto  0);      
  Ctrl.MGT.MGT(35).DRP.en                             <=  reg_data(299)(12);                
  Ctrl.MGT.MGT(35).DRP.wr_data                        <=  reg_data(300)(31 downto 16);      
  Ctrl.MGT.MGT(35).TX_RESETS.reset_pll_and_datapath   <=  reg_data(301)( 1);                
  Ctrl.MGT.MGT(35).TX_RESETS.reset_datapath           <=  reg_data(301)( 2);                
  Ctrl.MGT.MGT(35).TX_RESETS.reset_bufbypass          <=  reg_data(301)( 3);                
  Ctrl.MGT.MGT(35).RX_RESETS.reset_pll_and_datapath   <=  reg_data(302)( 1);                
  Ctrl.MGT.MGT(35).RX_RESETS.reset_datapath           <=  reg_data(302)( 2);                
  Ctrl.MGT.MGT(35).RX_RESETS.reset_bufbypass          <=  reg_data(302)( 3);                
  Ctrl.MGT.MGT(36).RESET_ALL                          <=  reg_data(304)( 0);                
  Ctrl.MGT.MGT(36).DRP.wr_en                          <=  reg_data(306)( 0);                
  Ctrl.MGT.MGT(36).DRP.wr_addr                        <=  reg_data(307)( 9 downto  0);      
  Ctrl.MGT.MGT(36).DRP.en                             <=  reg_data(307)(12);                
  Ctrl.MGT.MGT(36).DRP.wr_data                        <=  reg_data(308)(31 downto 16);      
  Ctrl.MGT.MGT(36).TX_RESETS.reset_pll_and_datapath   <=  reg_data(309)( 1);                
  Ctrl.MGT.MGT(36).TX_RESETS.reset_datapath           <=  reg_data(309)( 2);                
  Ctrl.MGT.MGT(36).TX_RESETS.reset_bufbypass          <=  reg_data(309)( 3);                
  Ctrl.MGT.MGT(36).RX_RESETS.reset_pll_and_datapath   <=  reg_data(310)( 1);                
  Ctrl.MGT.MGT(36).RX_RESETS.reset_datapath           <=  reg_data(310)( 2);                
  Ctrl.MGT.MGT(36).RX_RESETS.reset_bufbypass          <=  reg_data(310)( 3);                
  Ctrl.MGT.MGT(37).RESET_ALL                          <=  reg_data(312)( 0);                
  Ctrl.MGT.MGT(37).DRP.wr_en                          <=  reg_data(314)( 0);                
  Ctrl.MGT.MGT(37).DRP.wr_addr                        <=  reg_data(315)( 9 downto  0);      
  Ctrl.MGT.MGT(37).DRP.en                             <=  reg_data(315)(12);                
  Ctrl.MGT.MGT(37).DRP.wr_data                        <=  reg_data(316)(31 downto 16);      
  Ctrl.MGT.MGT(37).TX_RESETS.reset_pll_and_datapath   <=  reg_data(317)( 1);                
  Ctrl.MGT.MGT(37).TX_RESETS.reset_datapath           <=  reg_data(317)( 2);                
  Ctrl.MGT.MGT(37).TX_RESETS.reset_bufbypass          <=  reg_data(317)( 3);                
  Ctrl.MGT.MGT(37).RX_RESETS.reset_pll_and_datapath   <=  reg_data(318)( 1);                
  Ctrl.MGT.MGT(37).RX_RESETS.reset_datapath           <=  reg_data(318)( 2);                
  Ctrl.MGT.MGT(37).RX_RESETS.reset_bufbypass          <=  reg_data(318)( 3);                
  Ctrl.MGT.MGT(38).RESET_ALL                          <=  reg_data(320)( 0);                
  Ctrl.MGT.MGT(38).DRP.wr_en                          <=  reg_data(322)( 0);                
  Ctrl.MGT.MGT(38).DRP.wr_addr                        <=  reg_data(323)( 9 downto  0);      
  Ctrl.MGT.MGT(38).DRP.en                             <=  reg_data(323)(12);                
  Ctrl.MGT.MGT(38).DRP.wr_data                        <=  reg_data(324)(31 downto 16);      
  Ctrl.MGT.MGT(38).TX_RESETS.reset_pll_and_datapath   <=  reg_data(325)( 1);                
  Ctrl.MGT.MGT(38).TX_RESETS.reset_datapath           <=  reg_data(325)( 2);                
  Ctrl.MGT.MGT(38).TX_RESETS.reset_bufbypass          <=  reg_data(325)( 3);                
  Ctrl.MGT.MGT(38).RX_RESETS.reset_pll_and_datapath   <=  reg_data(326)( 1);                
  Ctrl.MGT.MGT(38).RX_RESETS.reset_datapath           <=  reg_data(326)( 2);                
  Ctrl.MGT.MGT(38).RX_RESETS.reset_bufbypass          <=  reg_data(326)( 3);                
  Ctrl.MGT.MGT(39).RESET_ALL                          <=  reg_data(328)( 0);                
  Ctrl.MGT.MGT(39).DRP.wr_en                          <=  reg_data(330)( 0);                
  Ctrl.MGT.MGT(39).DRP.wr_addr                        <=  reg_data(331)( 9 downto  0);      
  Ctrl.MGT.MGT(39).DRP.en                             <=  reg_data(331)(12);                
  Ctrl.MGT.MGT(39).DRP.wr_data                        <=  reg_data(332)(31 downto 16);      
  Ctrl.MGT.MGT(39).TX_RESETS.reset_pll_and_datapath   <=  reg_data(333)( 1);                
  Ctrl.MGT.MGT(39).TX_RESETS.reset_datapath           <=  reg_data(333)( 2);                
  Ctrl.MGT.MGT(39).TX_RESETS.reset_bufbypass          <=  reg_data(333)( 3);                
  Ctrl.MGT.MGT(39).RX_RESETS.reset_pll_and_datapath   <=  reg_data(334)( 1);                
  Ctrl.MGT.MGT(39).RX_RESETS.reset_datapath           <=  reg_data(334)( 2);                
  Ctrl.MGT.MGT(39).RX_RESETS.reset_bufbypass          <=  reg_data(334)( 3);                
  Ctrl.MGT.MGT(40).RESET_ALL                          <=  reg_data(336)( 0);                
  Ctrl.MGT.MGT(40).DRP.wr_en                          <=  reg_data(338)( 0);                
  Ctrl.MGT.MGT(40).DRP.wr_addr                        <=  reg_data(339)( 9 downto  0);      
  Ctrl.MGT.MGT(40).DRP.en                             <=  reg_data(339)(12);                
  Ctrl.MGT.MGT(40).DRP.wr_data                        <=  reg_data(340)(31 downto 16);      
  Ctrl.MGT.MGT(40).TX_RESETS.reset_pll_and_datapath   <=  reg_data(341)( 1);                
  Ctrl.MGT.MGT(40).TX_RESETS.reset_datapath           <=  reg_data(341)( 2);                
  Ctrl.MGT.MGT(40).TX_RESETS.reset_bufbypass          <=  reg_data(341)( 3);                
  Ctrl.MGT.MGT(40).RX_RESETS.reset_pll_and_datapath   <=  reg_data(342)( 1);                
  Ctrl.MGT.MGT(40).RX_RESETS.reset_datapath           <=  reg_data(342)( 2);                
  Ctrl.MGT.MGT(40).RX_RESETS.reset_bufbypass          <=  reg_data(342)( 3);                
  Ctrl.MGT.MGT(41).RESET_ALL                          <=  reg_data(344)( 0);                
  Ctrl.MGT.MGT(41).DRP.wr_en                          <=  reg_data(346)( 0);                
  Ctrl.MGT.MGT(41).DRP.wr_addr                        <=  reg_data(347)( 9 downto  0);      
  Ctrl.MGT.MGT(41).DRP.en                             <=  reg_data(347)(12);                
  Ctrl.MGT.MGT(41).DRP.wr_data                        <=  reg_data(348)(31 downto 16);      
  Ctrl.MGT.MGT(41).TX_RESETS.reset_pll_and_datapath   <=  reg_data(349)( 1);                
  Ctrl.MGT.MGT(41).TX_RESETS.reset_datapath           <=  reg_data(349)( 2);                
  Ctrl.MGT.MGT(41).TX_RESETS.reset_bufbypass          <=  reg_data(349)( 3);                
  Ctrl.MGT.MGT(41).RX_RESETS.reset_pll_and_datapath   <=  reg_data(350)( 1);                
  Ctrl.MGT.MGT(41).RX_RESETS.reset_datapath           <=  reg_data(350)( 2);                
  Ctrl.MGT.MGT(41).RX_RESETS.reset_bufbypass          <=  reg_data(350)( 3);                
  Ctrl.MGT.MGT(42).RESET_ALL                          <=  reg_data(352)( 0);                
  Ctrl.MGT.MGT(42).DRP.wr_en                          <=  reg_data(354)( 0);                
  Ctrl.MGT.MGT(42).DRP.wr_addr                        <=  reg_data(355)( 9 downto  0);      
  Ctrl.MGT.MGT(42).DRP.en                             <=  reg_data(355)(12);                
  Ctrl.MGT.MGT(42).DRP.wr_data                        <=  reg_data(356)(31 downto 16);      
  Ctrl.MGT.MGT(42).TX_RESETS.reset_pll_and_datapath   <=  reg_data(357)( 1);                
  Ctrl.MGT.MGT(42).TX_RESETS.reset_datapath           <=  reg_data(357)( 2);                
  Ctrl.MGT.MGT(42).TX_RESETS.reset_bufbypass          <=  reg_data(357)( 3);                
  Ctrl.MGT.MGT(42).RX_RESETS.reset_pll_and_datapath   <=  reg_data(358)( 1);                
  Ctrl.MGT.MGT(42).RX_RESETS.reset_datapath           <=  reg_data(358)( 2);                
  Ctrl.MGT.MGT(42).RX_RESETS.reset_bufbypass          <=  reg_data(358)( 3);                
  Ctrl.MGT.MGT(43).RESET_ALL                          <=  reg_data(360)( 0);                
  Ctrl.MGT.MGT(43).DRP.wr_en                          <=  reg_data(362)( 0);                
  Ctrl.MGT.MGT(43).DRP.wr_addr                        <=  reg_data(363)( 9 downto  0);      
  Ctrl.MGT.MGT(43).DRP.en                             <=  reg_data(363)(12);                
  Ctrl.MGT.MGT(43).DRP.wr_data                        <=  reg_data(364)(31 downto 16);      
  Ctrl.MGT.MGT(43).TX_RESETS.reset_pll_and_datapath   <=  reg_data(365)( 1);                
  Ctrl.MGT.MGT(43).TX_RESETS.reset_datapath           <=  reg_data(365)( 2);                
  Ctrl.MGT.MGT(43).TX_RESETS.reset_bufbypass          <=  reg_data(365)( 3);                
  Ctrl.MGT.MGT(43).RX_RESETS.reset_pll_and_datapath   <=  reg_data(366)( 1);                
  Ctrl.MGT.MGT(43).RX_RESETS.reset_datapath           <=  reg_data(366)( 2);                
  Ctrl.MGT.MGT(43).RX_RESETS.reset_bufbypass          <=  reg_data(366)( 3);                
  Ctrl.MGT.MGT(44).RESET_ALL                          <=  reg_data(368)( 0);                
  Ctrl.MGT.MGT(44).DRP.wr_en                          <=  reg_data(370)( 0);                
  Ctrl.MGT.MGT(44).DRP.wr_addr                        <=  reg_data(371)( 9 downto  0);      
  Ctrl.MGT.MGT(44).DRP.en                             <=  reg_data(371)(12);                
  Ctrl.MGT.MGT(44).DRP.wr_data                        <=  reg_data(372)(31 downto 16);      
  Ctrl.MGT.MGT(44).TX_RESETS.reset_pll_and_datapath   <=  reg_data(373)( 1);                
  Ctrl.MGT.MGT(44).TX_RESETS.reset_datapath           <=  reg_data(373)( 2);                
  Ctrl.MGT.MGT(44).TX_RESETS.reset_bufbypass          <=  reg_data(373)( 3);                
  Ctrl.MGT.MGT(44).RX_RESETS.reset_pll_and_datapath   <=  reg_data(374)( 1);                
  Ctrl.MGT.MGT(44).RX_RESETS.reset_datapath           <=  reg_data(374)( 2);                
  Ctrl.MGT.MGT(44).RX_RESETS.reset_bufbypass          <=  reg_data(374)( 3);                
  Ctrl.MGT.MGT(45).RESET_ALL                          <=  reg_data(376)( 0);                
  Ctrl.MGT.MGT(45).DRP.wr_en                          <=  reg_data(378)( 0);                
  Ctrl.MGT.MGT(45).DRP.wr_addr                        <=  reg_data(379)( 9 downto  0);      
  Ctrl.MGT.MGT(45).DRP.en                             <=  reg_data(379)(12);                
  Ctrl.MGT.MGT(45).DRP.wr_data                        <=  reg_data(380)(31 downto 16);      
  Ctrl.MGT.MGT(45).TX_RESETS.reset_pll_and_datapath   <=  reg_data(381)( 1);                
  Ctrl.MGT.MGT(45).TX_RESETS.reset_datapath           <=  reg_data(381)( 2);                
  Ctrl.MGT.MGT(45).TX_RESETS.reset_bufbypass          <=  reg_data(381)( 3);                
  Ctrl.MGT.MGT(45).RX_RESETS.reset_pll_and_datapath   <=  reg_data(382)( 1);                
  Ctrl.MGT.MGT(45).RX_RESETS.reset_datapath           <=  reg_data(382)( 2);                
  Ctrl.MGT.MGT(45).RX_RESETS.reset_bufbypass          <=  reg_data(382)( 3);                
  Ctrl.MGT.MGT(46).RESET_ALL                          <=  reg_data(384)( 0);                
  Ctrl.MGT.MGT(46).DRP.wr_en                          <=  reg_data(386)( 0);                
  Ctrl.MGT.MGT(46).DRP.wr_addr                        <=  reg_data(387)( 9 downto  0);      
  Ctrl.MGT.MGT(46).DRP.en                             <=  reg_data(387)(12);                
  Ctrl.MGT.MGT(46).DRP.wr_data                        <=  reg_data(388)(31 downto 16);      
  Ctrl.MGT.MGT(46).TX_RESETS.reset_pll_and_datapath   <=  reg_data(389)( 1);                
  Ctrl.MGT.MGT(46).TX_RESETS.reset_datapath           <=  reg_data(389)( 2);                
  Ctrl.MGT.MGT(46).TX_RESETS.reset_bufbypass          <=  reg_data(389)( 3);                
  Ctrl.MGT.MGT(46).RX_RESETS.reset_pll_and_datapath   <=  reg_data(390)( 1);                
  Ctrl.MGT.MGT(46).RX_RESETS.reset_datapath           <=  reg_data(390)( 2);                
  Ctrl.MGT.MGT(46).RX_RESETS.reset_bufbypass          <=  reg_data(390)( 3);                
  Ctrl.MGT.MGT(47).RESET_ALL                          <=  reg_data(392)( 0);                
  Ctrl.MGT.MGT(47).DRP.wr_en                          <=  reg_data(394)( 0);                
  Ctrl.MGT.MGT(47).DRP.wr_addr                        <=  reg_data(395)( 9 downto  0);      
  Ctrl.MGT.MGT(47).DRP.en                             <=  reg_data(395)(12);                
  Ctrl.MGT.MGT(47).DRP.wr_data                        <=  reg_data(396)(31 downto 16);      
  Ctrl.MGT.MGT(47).TX_RESETS.reset_pll_and_datapath   <=  reg_data(397)( 1);                
  Ctrl.MGT.MGT(47).TX_RESETS.reset_datapath           <=  reg_data(397)( 2);                
  Ctrl.MGT.MGT(47).TX_RESETS.reset_bufbypass          <=  reg_data(397)( 3);                
  Ctrl.MGT.MGT(47).RX_RESETS.reset_pll_and_datapath   <=  reg_data(398)( 1);                
  Ctrl.MGT.MGT(47).RX_RESETS.reset_datapath           <=  reg_data(398)( 2);                
  Ctrl.MGT.MGT(47).RX_RESETS.reset_bufbypass          <=  reg_data(398)( 3);                
  Ctrl.MGT.MGT(48).RESET_ALL                          <=  reg_data(400)( 0);                
  Ctrl.MGT.MGT(48).DRP.wr_en                          <=  reg_data(402)( 0);                
  Ctrl.MGT.MGT(48).DRP.wr_addr                        <=  reg_data(403)( 9 downto  0);      
  Ctrl.MGT.MGT(48).DRP.en                             <=  reg_data(403)(12);                
  Ctrl.MGT.MGT(48).DRP.wr_data                        <=  reg_data(404)(31 downto 16);      
  Ctrl.MGT.MGT(48).TX_RESETS.reset_pll_and_datapath   <=  reg_data(405)( 1);                
  Ctrl.MGT.MGT(48).TX_RESETS.reset_datapath           <=  reg_data(405)( 2);                
  Ctrl.MGT.MGT(48).TX_RESETS.reset_bufbypass          <=  reg_data(405)( 3);                
  Ctrl.MGT.MGT(48).RX_RESETS.reset_pll_and_datapath   <=  reg_data(406)( 1);                
  Ctrl.MGT.MGT(48).RX_RESETS.reset_datapath           <=  reg_data(406)( 2);                
  Ctrl.MGT.MGT(48).RX_RESETS.reset_bufbypass          <=  reg_data(406)( 3);                
  Ctrl.MGT.MGT(49).RESET_ALL                          <=  reg_data(408)( 0);                
  Ctrl.MGT.MGT(49).DRP.wr_en                          <=  reg_data(410)( 0);                
  Ctrl.MGT.MGT(49).DRP.wr_addr                        <=  reg_data(411)( 9 downto  0);      
  Ctrl.MGT.MGT(49).DRP.en                             <=  reg_data(411)(12);                
  Ctrl.MGT.MGT(49).DRP.wr_data                        <=  reg_data(412)(31 downto 16);      
  Ctrl.MGT.MGT(49).TX_RESETS.reset_pll_and_datapath   <=  reg_data(413)( 1);                
  Ctrl.MGT.MGT(49).TX_RESETS.reset_datapath           <=  reg_data(413)( 2);                
  Ctrl.MGT.MGT(49).TX_RESETS.reset_bufbypass          <=  reg_data(413)( 3);                
  Ctrl.MGT.MGT(49).RX_RESETS.reset_pll_and_datapath   <=  reg_data(414)( 1);                
  Ctrl.MGT.MGT(49).RX_RESETS.reset_datapath           <=  reg_data(414)( 2);                
  Ctrl.MGT.MGT(49).RX_RESETS.reset_bufbypass          <=  reg_data(414)( 3);                
  Ctrl.MGT.MGT(50).RESET_ALL                          <=  reg_data(416)( 0);                
  Ctrl.MGT.MGT(50).DRP.wr_en                          <=  reg_data(418)( 0);                
  Ctrl.MGT.MGT(50).DRP.wr_addr                        <=  reg_data(419)( 9 downto  0);      
  Ctrl.MGT.MGT(50).DRP.en                             <=  reg_data(419)(12);                
  Ctrl.MGT.MGT(50).DRP.wr_data                        <=  reg_data(420)(31 downto 16);      
  Ctrl.MGT.MGT(50).TX_RESETS.reset_pll_and_datapath   <=  reg_data(421)( 1);                
  Ctrl.MGT.MGT(50).TX_RESETS.reset_datapath           <=  reg_data(421)( 2);                
  Ctrl.MGT.MGT(50).TX_RESETS.reset_bufbypass          <=  reg_data(421)( 3);                
  Ctrl.MGT.MGT(50).RX_RESETS.reset_pll_and_datapath   <=  reg_data(422)( 1);                
  Ctrl.MGT.MGT(50).RX_RESETS.reset_datapath           <=  reg_data(422)( 2);                
  Ctrl.MGT.MGT(50).RX_RESETS.reset_bufbypass          <=  reg_data(422)( 3);                
  Ctrl.MGT.MGT(51).RESET_ALL                          <=  reg_data(424)( 0);                
  Ctrl.MGT.MGT(51).DRP.wr_en                          <=  reg_data(426)( 0);                
  Ctrl.MGT.MGT(51).DRP.wr_addr                        <=  reg_data(427)( 9 downto  0);      
  Ctrl.MGT.MGT(51).DRP.en                             <=  reg_data(427)(12);                
  Ctrl.MGT.MGT(51).DRP.wr_data                        <=  reg_data(428)(31 downto 16);      
  Ctrl.MGT.MGT(51).TX_RESETS.reset_pll_and_datapath   <=  reg_data(429)( 1);                
  Ctrl.MGT.MGT(51).TX_RESETS.reset_datapath           <=  reg_data(429)( 2);                
  Ctrl.MGT.MGT(51).TX_RESETS.reset_bufbypass          <=  reg_data(429)( 3);                
  Ctrl.MGT.MGT(51).RX_RESETS.reset_pll_and_datapath   <=  reg_data(430)( 1);                
  Ctrl.MGT.MGT(51).RX_RESETS.reset_datapath           <=  reg_data(430)( 2);                
  Ctrl.MGT.MGT(51).RX_RESETS.reset_bufbypass          <=  reg_data(430)( 3);                
  Ctrl.MGT.MGT(52).RESET_ALL                          <=  reg_data(432)( 0);                
  Ctrl.MGT.MGT(52).DRP.wr_en                          <=  reg_data(434)( 0);                
  Ctrl.MGT.MGT(52).DRP.wr_addr                        <=  reg_data(435)( 9 downto  0);      
  Ctrl.MGT.MGT(52).DRP.en                             <=  reg_data(435)(12);                
  Ctrl.MGT.MGT(52).DRP.wr_data                        <=  reg_data(436)(31 downto 16);      
  Ctrl.MGT.MGT(52).TX_RESETS.reset_pll_and_datapath   <=  reg_data(437)( 1);                
  Ctrl.MGT.MGT(52).TX_RESETS.reset_datapath           <=  reg_data(437)( 2);                
  Ctrl.MGT.MGT(52).TX_RESETS.reset_bufbypass          <=  reg_data(437)( 3);                
  Ctrl.MGT.MGT(52).RX_RESETS.reset_pll_and_datapath   <=  reg_data(438)( 1);                
  Ctrl.MGT.MGT(52).RX_RESETS.reset_datapath           <=  reg_data(438)( 2);                
  Ctrl.MGT.MGT(52).RX_RESETS.reset_bufbypass          <=  reg_data(438)( 3);                
  Ctrl.MGT.MGT(53).RESET_ALL                          <=  reg_data(440)( 0);                
  Ctrl.MGT.MGT(53).DRP.wr_en                          <=  reg_data(442)( 0);                
  Ctrl.MGT.MGT(53).DRP.wr_addr                        <=  reg_data(443)( 9 downto  0);      
  Ctrl.MGT.MGT(53).DRP.en                             <=  reg_data(443)(12);                
  Ctrl.MGT.MGT(53).DRP.wr_data                        <=  reg_data(444)(31 downto 16);      
  Ctrl.MGT.MGT(53).TX_RESETS.reset_pll_and_datapath   <=  reg_data(445)( 1);                
  Ctrl.MGT.MGT(53).TX_RESETS.reset_datapath           <=  reg_data(445)( 2);                
  Ctrl.MGT.MGT(53).TX_RESETS.reset_bufbypass          <=  reg_data(445)( 3);                
  Ctrl.MGT.MGT(53).RX_RESETS.reset_pll_and_datapath   <=  reg_data(446)( 1);                
  Ctrl.MGT.MGT(53).RX_RESETS.reset_datapath           <=  reg_data(446)( 2);                
  Ctrl.MGT.MGT(53).RX_RESETS.reset_bufbypass          <=  reg_data(446)( 3);                
  Ctrl.MGT.MGT(54).RESET_ALL                          <=  reg_data(448)( 0);                
  Ctrl.MGT.MGT(54).DRP.wr_en                          <=  reg_data(450)( 0);                
  Ctrl.MGT.MGT(54).DRP.wr_addr                        <=  reg_data(451)( 9 downto  0);      
  Ctrl.MGT.MGT(54).DRP.en                             <=  reg_data(451)(12);                
  Ctrl.MGT.MGT(54).DRP.wr_data                        <=  reg_data(452)(31 downto 16);      
  Ctrl.MGT.MGT(54).TX_RESETS.reset_pll_and_datapath   <=  reg_data(453)( 1);                
  Ctrl.MGT.MGT(54).TX_RESETS.reset_datapath           <=  reg_data(453)( 2);                
  Ctrl.MGT.MGT(54).TX_RESETS.reset_bufbypass          <=  reg_data(453)( 3);                
  Ctrl.MGT.MGT(54).RX_RESETS.reset_pll_and_datapath   <=  reg_data(454)( 1);                
  Ctrl.MGT.MGT(54).RX_RESETS.reset_datapath           <=  reg_data(454)( 2);                
  Ctrl.MGT.MGT(54).RX_RESETS.reset_bufbypass          <=  reg_data(454)( 3);                
  Ctrl.MGT.MGT(55).RESET_ALL                          <=  reg_data(456)( 0);                
  Ctrl.MGT.MGT(55).DRP.wr_en                          <=  reg_data(458)( 0);                
  Ctrl.MGT.MGT(55).DRP.wr_addr                        <=  reg_data(459)( 9 downto  0);      
  Ctrl.MGT.MGT(55).DRP.en                             <=  reg_data(459)(12);                
  Ctrl.MGT.MGT(55).DRP.wr_data                        <=  reg_data(460)(31 downto 16);      
  Ctrl.MGT.MGT(55).TX_RESETS.reset_pll_and_datapath   <=  reg_data(461)( 1);                
  Ctrl.MGT.MGT(55).TX_RESETS.reset_datapath           <=  reg_data(461)( 2);                
  Ctrl.MGT.MGT(55).TX_RESETS.reset_bufbypass          <=  reg_data(461)( 3);                
  Ctrl.MGT.MGT(55).RX_RESETS.reset_pll_and_datapath   <=  reg_data(462)( 1);                
  Ctrl.MGT.MGT(55).RX_RESETS.reset_datapath           <=  reg_data(462)( 2);                
  Ctrl.MGT.MGT(55).RX_RESETS.reset_bufbypass          <=  reg_data(462)( 3);                
  Ctrl.MGT.MGT(56).RESET_ALL                          <=  reg_data(464)( 0);                
  Ctrl.MGT.MGT(56).DRP.wr_en                          <=  reg_data(466)( 0);                
  Ctrl.MGT.MGT(56).DRP.wr_addr                        <=  reg_data(467)( 9 downto  0);      
  Ctrl.MGT.MGT(56).DRP.en                             <=  reg_data(467)(12);                
  Ctrl.MGT.MGT(56).DRP.wr_data                        <=  reg_data(468)(31 downto 16);      
  Ctrl.MGT.MGT(56).TX_RESETS.reset_pll_and_datapath   <=  reg_data(469)( 1);                
  Ctrl.MGT.MGT(56).TX_RESETS.reset_datapath           <=  reg_data(469)( 2);                
  Ctrl.MGT.MGT(56).TX_RESETS.reset_bufbypass          <=  reg_data(469)( 3);                
  Ctrl.MGT.MGT(56).RX_RESETS.reset_pll_and_datapath   <=  reg_data(470)( 1);                
  Ctrl.MGT.MGT(56).RX_RESETS.reset_datapath           <=  reg_data(470)( 2);                
  Ctrl.MGT.MGT(56).RX_RESETS.reset_bufbypass          <=  reg_data(470)( 3);                
  Ctrl.MGT.MGT(57).RESET_ALL                          <=  reg_data(472)( 0);                
  Ctrl.MGT.MGT(57).DRP.wr_en                          <=  reg_data(474)( 0);                
  Ctrl.MGT.MGT(57).DRP.wr_addr                        <=  reg_data(475)( 9 downto  0);      
  Ctrl.MGT.MGT(57).DRP.en                             <=  reg_data(475)(12);                
  Ctrl.MGT.MGT(57).DRP.wr_data                        <=  reg_data(476)(31 downto 16);      
  Ctrl.MGT.MGT(57).TX_RESETS.reset_pll_and_datapath   <=  reg_data(477)( 1);                
  Ctrl.MGT.MGT(57).TX_RESETS.reset_datapath           <=  reg_data(477)( 2);                
  Ctrl.MGT.MGT(57).TX_RESETS.reset_bufbypass          <=  reg_data(477)( 3);                
  Ctrl.MGT.MGT(57).RX_RESETS.reset_pll_and_datapath   <=  reg_data(478)( 1);                
  Ctrl.MGT.MGT(57).RX_RESETS.reset_datapath           <=  reg_data(478)( 2);                
  Ctrl.MGT.MGT(57).RX_RESETS.reset_bufbypass          <=  reg_data(478)( 3);                
  Ctrl.MGT.MGT(58).RESET_ALL                          <=  reg_data(480)( 0);                
  Ctrl.MGT.MGT(58).DRP.wr_en                          <=  reg_data(482)( 0);                
  Ctrl.MGT.MGT(58).DRP.wr_addr                        <=  reg_data(483)( 9 downto  0);      
  Ctrl.MGT.MGT(58).DRP.en                             <=  reg_data(483)(12);                
  Ctrl.MGT.MGT(58).DRP.wr_data                        <=  reg_data(484)(31 downto 16);      
  Ctrl.MGT.MGT(58).TX_RESETS.reset_pll_and_datapath   <=  reg_data(485)( 1);                
  Ctrl.MGT.MGT(58).TX_RESETS.reset_datapath           <=  reg_data(485)( 2);                
  Ctrl.MGT.MGT(58).TX_RESETS.reset_bufbypass          <=  reg_data(485)( 3);                
  Ctrl.MGT.MGT(58).RX_RESETS.reset_pll_and_datapath   <=  reg_data(486)( 1);                
  Ctrl.MGT.MGT(58).RX_RESETS.reset_datapath           <=  reg_data(486)( 2);                
  Ctrl.MGT.MGT(58).RX_RESETS.reset_bufbypass          <=  reg_data(486)( 3);                
  Ctrl.MGT.MGT(59).RESET_ALL                          <=  reg_data(488)( 0);                
  Ctrl.MGT.MGT(59).DRP.wr_en                          <=  reg_data(490)( 0);                
  Ctrl.MGT.MGT(59).DRP.wr_addr                        <=  reg_data(491)( 9 downto  0);      
  Ctrl.MGT.MGT(59).DRP.en                             <=  reg_data(491)(12);                
  Ctrl.MGT.MGT(59).DRP.wr_data                        <=  reg_data(492)(31 downto 16);      
  Ctrl.MGT.MGT(59).TX_RESETS.reset_pll_and_datapath   <=  reg_data(493)( 1);                
  Ctrl.MGT.MGT(59).TX_RESETS.reset_datapath           <=  reg_data(493)( 2);                
  Ctrl.MGT.MGT(59).TX_RESETS.reset_bufbypass          <=  reg_data(493)( 3);                
  Ctrl.MGT.MGT(59).RX_RESETS.reset_pll_and_datapath   <=  reg_data(494)( 1);                
  Ctrl.MGT.MGT(59).RX_RESETS.reset_datapath           <=  reg_data(494)( 2);                
  Ctrl.MGT.MGT(59).RX_RESETS.reset_bufbypass          <=  reg_data(494)( 3);                
  Ctrl.MGT.MGT(60).RESET_ALL                          <=  reg_data(496)( 0);                
  Ctrl.MGT.MGT(60).DRP.wr_en                          <=  reg_data(498)( 0);                
  Ctrl.MGT.MGT(60).DRP.wr_addr                        <=  reg_data(499)( 9 downto  0);      
  Ctrl.MGT.MGT(60).DRP.en                             <=  reg_data(499)(12);                
  Ctrl.MGT.MGT(60).DRP.wr_data                        <=  reg_data(500)(31 downto 16);      
  Ctrl.MGT.MGT(60).TX_RESETS.reset_pll_and_datapath   <=  reg_data(501)( 1);                
  Ctrl.MGT.MGT(60).TX_RESETS.reset_datapath           <=  reg_data(501)( 2);                
  Ctrl.MGT.MGT(60).TX_RESETS.reset_bufbypass          <=  reg_data(501)( 3);                
  Ctrl.MGT.MGT(60).RX_RESETS.reset_pll_and_datapath   <=  reg_data(502)( 1);                
  Ctrl.MGT.MGT(60).RX_RESETS.reset_datapath           <=  reg_data(502)( 2);                
  Ctrl.MGT.MGT(60).RX_RESETS.reset_bufbypass          <=  reg_data(502)( 3);                
  Ctrl.MGT.MGT(61).RESET_ALL                          <=  reg_data(504)( 0);                
  Ctrl.MGT.MGT(61).DRP.wr_en                          <=  reg_data(506)( 0);                
  Ctrl.MGT.MGT(61).DRP.wr_addr                        <=  reg_data(507)( 9 downto  0);      
  Ctrl.MGT.MGT(61).DRP.en                             <=  reg_data(507)(12);                
  Ctrl.MGT.MGT(61).DRP.wr_data                        <=  reg_data(508)(31 downto 16);      
  Ctrl.MGT.MGT(61).TX_RESETS.reset_pll_and_datapath   <=  reg_data(509)( 1);                
  Ctrl.MGT.MGT(61).TX_RESETS.reset_datapath           <=  reg_data(509)( 2);                
  Ctrl.MGT.MGT(61).TX_RESETS.reset_bufbypass          <=  reg_data(509)( 3);                
  Ctrl.MGT.MGT(61).RX_RESETS.reset_pll_and_datapath   <=  reg_data(510)( 1);                
  Ctrl.MGT.MGT(61).RX_RESETS.reset_datapath           <=  reg_data(510)( 2);                
  Ctrl.MGT.MGT(61).RX_RESETS.reset_bufbypass          <=  reg_data(510)( 3);                
  Ctrl.MGT.MGT(62).RESET_ALL                          <=  reg_data(512)( 0);                
  Ctrl.MGT.MGT(62).DRP.wr_en                          <=  reg_data(514)( 0);                
  Ctrl.MGT.MGT(62).DRP.wr_addr                        <=  reg_data(515)( 9 downto  0);      
  Ctrl.MGT.MGT(62).DRP.en                             <=  reg_data(515)(12);                
  Ctrl.MGT.MGT(62).DRP.wr_data                        <=  reg_data(516)(31 downto 16);      
  Ctrl.MGT.MGT(62).TX_RESETS.reset_pll_and_datapath   <=  reg_data(517)( 1);                
  Ctrl.MGT.MGT(62).TX_RESETS.reset_datapath           <=  reg_data(517)( 2);                
  Ctrl.MGT.MGT(62).TX_RESETS.reset_bufbypass          <=  reg_data(517)( 3);                
  Ctrl.MGT.MGT(62).RX_RESETS.reset_pll_and_datapath   <=  reg_data(518)( 1);                
  Ctrl.MGT.MGT(62).RX_RESETS.reset_datapath           <=  reg_data(518)( 2);                
  Ctrl.MGT.MGT(62).RX_RESETS.reset_bufbypass          <=  reg_data(518)( 3);                
  Ctrl.MGT.MGT(63).RESET_ALL                          <=  reg_data(520)( 0);                
  Ctrl.MGT.MGT(63).DRP.wr_en                          <=  reg_data(522)( 0);                
  Ctrl.MGT.MGT(63).DRP.wr_addr                        <=  reg_data(523)( 9 downto  0);      
  Ctrl.MGT.MGT(63).DRP.en                             <=  reg_data(523)(12);                
  Ctrl.MGT.MGT(63).DRP.wr_data                        <=  reg_data(524)(31 downto 16);      
  Ctrl.MGT.MGT(63).TX_RESETS.reset_pll_and_datapath   <=  reg_data(525)( 1);                
  Ctrl.MGT.MGT(63).TX_RESETS.reset_datapath           <=  reg_data(525)( 2);                
  Ctrl.MGT.MGT(63).TX_RESETS.reset_bufbypass          <=  reg_data(525)( 3);                
  Ctrl.MGT.MGT(63).RX_RESETS.reset_pll_and_datapath   <=  reg_data(526)( 1);                
  Ctrl.MGT.MGT(63).RX_RESETS.reset_datapath           <=  reg_data(526)( 2);                
  Ctrl.MGT.MGT(63).RX_RESETS.reset_bufbypass          <=  reg_data(526)( 3);                
  Ctrl.MGT.MGT(64).RESET_ALL                          <=  reg_data(528)( 0);                
  Ctrl.MGT.MGT(64).DRP.wr_en                          <=  reg_data(530)( 0);                
  Ctrl.MGT.MGT(64).DRP.wr_addr                        <=  reg_data(531)( 9 downto  0);      
  Ctrl.MGT.MGT(64).DRP.en                             <=  reg_data(531)(12);                
  Ctrl.MGT.MGT(64).DRP.wr_data                        <=  reg_data(532)(31 downto 16);      
  Ctrl.MGT.MGT(64).TX_RESETS.reset_pll_and_datapath   <=  reg_data(533)( 1);                
  Ctrl.MGT.MGT(64).TX_RESETS.reset_datapath           <=  reg_data(533)( 2);                
  Ctrl.MGT.MGT(64).TX_RESETS.reset_bufbypass          <=  reg_data(533)( 3);                
  Ctrl.MGT.MGT(64).RX_RESETS.reset_pll_and_datapath   <=  reg_data(534)( 1);                
  Ctrl.MGT.MGT(64).RX_RESETS.reset_datapath           <=  reg_data(534)( 2);                
  Ctrl.MGT.MGT(64).RX_RESETS.reset_bufbypass          <=  reg_data(534)( 3);                
  Ctrl.MGT.MGT(65).RESET_ALL                          <=  reg_data(536)( 0);                
  Ctrl.MGT.MGT(65).DRP.wr_en                          <=  reg_data(538)( 0);                
  Ctrl.MGT.MGT(65).DRP.wr_addr                        <=  reg_data(539)( 9 downto  0);      
  Ctrl.MGT.MGT(65).DRP.en                             <=  reg_data(539)(12);                
  Ctrl.MGT.MGT(65).DRP.wr_data                        <=  reg_data(540)(31 downto 16);      
  Ctrl.MGT.MGT(65).TX_RESETS.reset_pll_and_datapath   <=  reg_data(541)( 1);                
  Ctrl.MGT.MGT(65).TX_RESETS.reset_datapath           <=  reg_data(541)( 2);                
  Ctrl.MGT.MGT(65).TX_RESETS.reset_bufbypass          <=  reg_data(541)( 3);                
  Ctrl.MGT.MGT(65).RX_RESETS.reset_pll_and_datapath   <=  reg_data(542)( 1);                
  Ctrl.MGT.MGT(65).RX_RESETS.reset_datapath           <=  reg_data(542)( 2);                
  Ctrl.MGT.MGT(65).RX_RESETS.reset_bufbypass          <=  reg_data(542)( 3);                
  Ctrl.MGT.MGT(66).RESET_ALL                          <=  reg_data(544)( 0);                
  Ctrl.MGT.MGT(66).DRP.wr_en                          <=  reg_data(546)( 0);                
  Ctrl.MGT.MGT(66).DRP.wr_addr                        <=  reg_data(547)( 9 downto  0);      
  Ctrl.MGT.MGT(66).DRP.en                             <=  reg_data(547)(12);                
  Ctrl.MGT.MGT(66).DRP.wr_data                        <=  reg_data(548)(31 downto 16);      
  Ctrl.MGT.MGT(66).TX_RESETS.reset_pll_and_datapath   <=  reg_data(549)( 1);                
  Ctrl.MGT.MGT(66).TX_RESETS.reset_datapath           <=  reg_data(549)( 2);                
  Ctrl.MGT.MGT(66).TX_RESETS.reset_bufbypass          <=  reg_data(549)( 3);                
  Ctrl.MGT.MGT(66).RX_RESETS.reset_pll_and_datapath   <=  reg_data(550)( 1);                
  Ctrl.MGT.MGT(66).RX_RESETS.reset_datapath           <=  reg_data(550)( 2);                
  Ctrl.MGT.MGT(66).RX_RESETS.reset_bufbypass          <=  reg_data(550)( 3);                
  Ctrl.MGT.MGT(67).RESET_ALL                          <=  reg_data(552)( 0);                
  Ctrl.MGT.MGT(67).DRP.wr_en                          <=  reg_data(554)( 0);                
  Ctrl.MGT.MGT(67).DRP.wr_addr                        <=  reg_data(555)( 9 downto  0);      
  Ctrl.MGT.MGT(67).DRP.en                             <=  reg_data(555)(12);                
  Ctrl.MGT.MGT(67).DRP.wr_data                        <=  reg_data(556)(31 downto 16);      
  Ctrl.MGT.MGT(67).TX_RESETS.reset_pll_and_datapath   <=  reg_data(557)( 1);                
  Ctrl.MGT.MGT(67).TX_RESETS.reset_datapath           <=  reg_data(557)( 2);                
  Ctrl.MGT.MGT(67).TX_RESETS.reset_bufbypass          <=  reg_data(557)( 3);                
  Ctrl.MGT.MGT(67).RX_RESETS.reset_pll_and_datapath   <=  reg_data(558)( 1);                
  Ctrl.MGT.MGT(67).RX_RESETS.reset_datapath           <=  reg_data(558)( 2);                
  Ctrl.MGT.MGT(67).RX_RESETS.reset_bufbypass          <=  reg_data(558)( 3);                
  Ctrl.MGT.MGT(68).RESET_ALL                          <=  reg_data(560)( 0);                
  Ctrl.MGT.MGT(68).DRP.wr_en                          <=  reg_data(562)( 0);                
  Ctrl.MGT.MGT(68).DRP.wr_addr                        <=  reg_data(563)( 9 downto  0);      
  Ctrl.MGT.MGT(68).DRP.en                             <=  reg_data(563)(12);                
  Ctrl.MGT.MGT(68).DRP.wr_data                        <=  reg_data(564)(31 downto 16);      
  Ctrl.MGT.MGT(68).TX_RESETS.reset_pll_and_datapath   <=  reg_data(565)( 1);                
  Ctrl.MGT.MGT(68).TX_RESETS.reset_datapath           <=  reg_data(565)( 2);                
  Ctrl.MGT.MGT(68).TX_RESETS.reset_bufbypass          <=  reg_data(565)( 3);                
  Ctrl.MGT.MGT(68).RX_RESETS.reset_pll_and_datapath   <=  reg_data(566)( 1);                
  Ctrl.MGT.MGT(68).RX_RESETS.reset_datapath           <=  reg_data(566)( 2);                
  Ctrl.MGT.MGT(68).RX_RESETS.reset_bufbypass          <=  reg_data(566)( 3);                
  Ctrl.MGT.MGT(69).RESET_ALL                          <=  reg_data(568)( 0);                
  Ctrl.MGT.MGT(69).DRP.wr_en                          <=  reg_data(570)( 0);                
  Ctrl.MGT.MGT(69).DRP.wr_addr                        <=  reg_data(571)( 9 downto  0);      
  Ctrl.MGT.MGT(69).DRP.en                             <=  reg_data(571)(12);                
  Ctrl.MGT.MGT(69).DRP.wr_data                        <=  reg_data(572)(31 downto 16);      
  Ctrl.MGT.MGT(69).TX_RESETS.reset_pll_and_datapath   <=  reg_data(573)( 1);                
  Ctrl.MGT.MGT(69).TX_RESETS.reset_datapath           <=  reg_data(573)( 2);                
  Ctrl.MGT.MGT(69).TX_RESETS.reset_bufbypass          <=  reg_data(573)( 3);                
  Ctrl.MGT.MGT(69).RX_RESETS.reset_pll_and_datapath   <=  reg_data(574)( 1);                
  Ctrl.MGT.MGT(69).RX_RESETS.reset_datapath           <=  reg_data(574)( 2);                
  Ctrl.MGT.MGT(69).RX_RESETS.reset_bufbypass          <=  reg_data(574)( 3);                
  Ctrl.MGT.MGT(70).RESET_ALL                          <=  reg_data(576)( 0);                
  Ctrl.MGT.MGT(70).DRP.wr_en                          <=  reg_data(578)( 0);                
  Ctrl.MGT.MGT(70).DRP.wr_addr                        <=  reg_data(579)( 9 downto  0);      
  Ctrl.MGT.MGT(70).DRP.en                             <=  reg_data(579)(12);                
  Ctrl.MGT.MGT(70).DRP.wr_data                        <=  reg_data(580)(31 downto 16);      
  Ctrl.MGT.MGT(70).TX_RESETS.reset_pll_and_datapath   <=  reg_data(581)( 1);                
  Ctrl.MGT.MGT(70).TX_RESETS.reset_datapath           <=  reg_data(581)( 2);                
  Ctrl.MGT.MGT(70).TX_RESETS.reset_bufbypass          <=  reg_data(581)( 3);                
  Ctrl.MGT.MGT(70).RX_RESETS.reset_pll_and_datapath   <=  reg_data(582)( 1);                
  Ctrl.MGT.MGT(70).RX_RESETS.reset_datapath           <=  reg_data(582)( 2);                
  Ctrl.MGT.MGT(70).RX_RESETS.reset_bufbypass          <=  reg_data(582)( 3);                
  Ctrl.MGT.MGT(71).RESET_ALL                          <=  reg_data(584)( 0);                
  Ctrl.MGT.MGT(71).DRP.wr_en                          <=  reg_data(586)( 0);                
  Ctrl.MGT.MGT(71).DRP.wr_addr                        <=  reg_data(587)( 9 downto  0);      
  Ctrl.MGT.MGT(71).DRP.en                             <=  reg_data(587)(12);                
  Ctrl.MGT.MGT(71).DRP.wr_data                        <=  reg_data(588)(31 downto 16);      
  Ctrl.MGT.MGT(71).TX_RESETS.reset_pll_and_datapath   <=  reg_data(589)( 1);                
  Ctrl.MGT.MGT(71).TX_RESETS.reset_datapath           <=  reg_data(589)( 2);                
  Ctrl.MGT.MGT(71).TX_RESETS.reset_bufbypass          <=  reg_data(589)( 3);                
  Ctrl.MGT.MGT(71).RX_RESETS.reset_pll_and_datapath   <=  reg_data(590)( 1);                
  Ctrl.MGT.MGT(71).RX_RESETS.reset_datapath           <=  reg_data(590)( 2);                
  Ctrl.MGT.MGT(71).RX_RESETS.reset_bufbypass          <=  reg_data(590)( 3);                
  Ctrl.MGT.MGT(72).RESET_ALL                          <=  reg_data(592)( 0);                
  Ctrl.MGT.MGT(72).DRP.wr_en                          <=  reg_data(594)( 0);                
  Ctrl.MGT.MGT(72).DRP.wr_addr                        <=  reg_data(595)( 9 downto  0);      
  Ctrl.MGT.MGT(72).DRP.en                             <=  reg_data(595)(12);                
  Ctrl.MGT.MGT(72).DRP.wr_data                        <=  reg_data(596)(31 downto 16);      
  Ctrl.MGT.MGT(72).TX_RESETS.reset_pll_and_datapath   <=  reg_data(597)( 1);                
  Ctrl.MGT.MGT(72).TX_RESETS.reset_datapath           <=  reg_data(597)( 2);                
  Ctrl.MGT.MGT(72).TX_RESETS.reset_bufbypass          <=  reg_data(597)( 3);                
  Ctrl.MGT.MGT(72).RX_RESETS.reset_pll_and_datapath   <=  reg_data(598)( 1);                
  Ctrl.MGT.MGT(72).RX_RESETS.reset_datapath           <=  reg_data(598)( 2);                
  Ctrl.MGT.MGT(72).RX_RESETS.reset_bufbypass          <=  reg_data(598)( 3);                
  Ctrl.MGT.MGT(73).RESET_ALL                          <=  reg_data(600)( 0);                
  Ctrl.MGT.MGT(73).DRP.wr_en                          <=  reg_data(602)( 0);                
  Ctrl.MGT.MGT(73).DRP.wr_addr                        <=  reg_data(603)( 9 downto  0);      
  Ctrl.MGT.MGT(73).DRP.en                             <=  reg_data(603)(12);                
  Ctrl.MGT.MGT(73).DRP.wr_data                        <=  reg_data(604)(31 downto 16);      
  Ctrl.MGT.MGT(73).TX_RESETS.reset_pll_and_datapath   <=  reg_data(605)( 1);                
  Ctrl.MGT.MGT(73).TX_RESETS.reset_datapath           <=  reg_data(605)( 2);                
  Ctrl.MGT.MGT(73).TX_RESETS.reset_bufbypass          <=  reg_data(605)( 3);                
  Ctrl.MGT.MGT(73).RX_RESETS.reset_pll_and_datapath   <=  reg_data(606)( 1);                
  Ctrl.MGT.MGT(73).RX_RESETS.reset_datapath           <=  reg_data(606)( 2);                
  Ctrl.MGT.MGT(73).RX_RESETS.reset_bufbypass          <=  reg_data(606)( 3);                
  Ctrl.MGT.MGT(74).RESET_ALL                          <=  reg_data(608)( 0);                
  Ctrl.MGT.MGT(74).DRP.wr_en                          <=  reg_data(610)( 0);                
  Ctrl.MGT.MGT(74).DRP.wr_addr                        <=  reg_data(611)( 9 downto  0);      
  Ctrl.MGT.MGT(74).DRP.en                             <=  reg_data(611)(12);                
  Ctrl.MGT.MGT(74).DRP.wr_data                        <=  reg_data(612)(31 downto 16);      
  Ctrl.MGT.MGT(74).TX_RESETS.reset_pll_and_datapath   <=  reg_data(613)( 1);                
  Ctrl.MGT.MGT(74).TX_RESETS.reset_datapath           <=  reg_data(613)( 2);                
  Ctrl.MGT.MGT(74).TX_RESETS.reset_bufbypass          <=  reg_data(613)( 3);                
  Ctrl.MGT.MGT(74).RX_RESETS.reset_pll_and_datapath   <=  reg_data(614)( 1);                
  Ctrl.MGT.MGT(74).RX_RESETS.reset_datapath           <=  reg_data(614)( 2);                
  Ctrl.MGT.MGT(74).RX_RESETS.reset_bufbypass          <=  reg_data(614)( 3);                
  Ctrl.MGT.MGT(75).RESET_ALL                          <=  reg_data(616)( 0);                
  Ctrl.MGT.MGT(75).DRP.wr_en                          <=  reg_data(618)( 0);                
  Ctrl.MGT.MGT(75).DRP.wr_addr                        <=  reg_data(619)( 9 downto  0);      
  Ctrl.MGT.MGT(75).DRP.en                             <=  reg_data(619)(12);                
  Ctrl.MGT.MGT(75).DRP.wr_data                        <=  reg_data(620)(31 downto 16);      
  Ctrl.MGT.MGT(75).TX_RESETS.reset_pll_and_datapath   <=  reg_data(621)( 1);                
  Ctrl.MGT.MGT(75).TX_RESETS.reset_datapath           <=  reg_data(621)( 2);                
  Ctrl.MGT.MGT(75).TX_RESETS.reset_bufbypass          <=  reg_data(621)( 3);                
  Ctrl.MGT.MGT(75).RX_RESETS.reset_pll_and_datapath   <=  reg_data(622)( 1);                
  Ctrl.MGT.MGT(75).RX_RESETS.reset_datapath           <=  reg_data(622)( 2);                
  Ctrl.MGT.MGT(75).RX_RESETS.reset_bufbypass          <=  reg_data(622)( 3);                
  Ctrl.MGT.MGT(76).RESET_ALL                          <=  reg_data(624)( 0);                
  Ctrl.MGT.MGT(76).DRP.wr_en                          <=  reg_data(626)( 0);                
  Ctrl.MGT.MGT(76).DRP.wr_addr                        <=  reg_data(627)( 9 downto  0);      
  Ctrl.MGT.MGT(76).DRP.en                             <=  reg_data(627)(12);                
  Ctrl.MGT.MGT(76).DRP.wr_data                        <=  reg_data(628)(31 downto 16);      
  Ctrl.MGT.MGT(76).TX_RESETS.reset_pll_and_datapath   <=  reg_data(629)( 1);                
  Ctrl.MGT.MGT(76).TX_RESETS.reset_datapath           <=  reg_data(629)( 2);                
  Ctrl.MGT.MGT(76).TX_RESETS.reset_bufbypass          <=  reg_data(629)( 3);                
  Ctrl.MGT.MGT(76).RX_RESETS.reset_pll_and_datapath   <=  reg_data(630)( 1);                
  Ctrl.MGT.MGT(76).RX_RESETS.reset_datapath           <=  reg_data(630)( 2);                
  Ctrl.MGT.MGT(76).RX_RESETS.reset_bufbypass          <=  reg_data(630)( 3);                
  Ctrl.MGT.MGT(77).RESET_ALL                          <=  reg_data(632)( 0);                
  Ctrl.MGT.MGT(77).DRP.wr_en                          <=  reg_data(634)( 0);                
  Ctrl.MGT.MGT(77).DRP.wr_addr                        <=  reg_data(635)( 9 downto  0);      
  Ctrl.MGT.MGT(77).DRP.en                             <=  reg_data(635)(12);                
  Ctrl.MGT.MGT(77).DRP.wr_data                        <=  reg_data(636)(31 downto 16);      
  Ctrl.MGT.MGT(77).TX_RESETS.reset_pll_and_datapath   <=  reg_data(637)( 1);                
  Ctrl.MGT.MGT(77).TX_RESETS.reset_datapath           <=  reg_data(637)( 2);                
  Ctrl.MGT.MGT(77).TX_RESETS.reset_bufbypass          <=  reg_data(637)( 3);                
  Ctrl.MGT.MGT(77).RX_RESETS.reset_pll_and_datapath   <=  reg_data(638)( 1);                
  Ctrl.MGT.MGT(77).RX_RESETS.reset_datapath           <=  reg_data(638)( 2);                
  Ctrl.MGT.MGT(77).RX_RESETS.reset_bufbypass          <=  reg_data(638)( 3);                
  Ctrl.MGT.MGT(78).RESET_ALL                          <=  reg_data(640)( 0);                
  Ctrl.MGT.MGT(78).DRP.wr_en                          <=  reg_data(642)( 0);                
  Ctrl.MGT.MGT(78).DRP.wr_addr                        <=  reg_data(643)( 9 downto  0);      
  Ctrl.MGT.MGT(78).DRP.en                             <=  reg_data(643)(12);                
  Ctrl.MGT.MGT(78).DRP.wr_data                        <=  reg_data(644)(31 downto 16);      
  Ctrl.MGT.MGT(78).TX_RESETS.reset_pll_and_datapath   <=  reg_data(645)( 1);                
  Ctrl.MGT.MGT(78).TX_RESETS.reset_datapath           <=  reg_data(645)( 2);                
  Ctrl.MGT.MGT(78).TX_RESETS.reset_bufbypass          <=  reg_data(645)( 3);                
  Ctrl.MGT.MGT(78).RX_RESETS.reset_pll_and_datapath   <=  reg_data(646)( 1);                
  Ctrl.MGT.MGT(78).RX_RESETS.reset_datapath           <=  reg_data(646)( 2);                
  Ctrl.MGT.MGT(78).RX_RESETS.reset_bufbypass          <=  reg_data(646)( 3);                
  Ctrl.MGT.MGT(79).RESET_ALL                          <=  reg_data(648)( 0);                
  Ctrl.MGT.MGT(79).DRP.wr_en                          <=  reg_data(650)( 0);                
  Ctrl.MGT.MGT(79).DRP.wr_addr                        <=  reg_data(651)( 9 downto  0);      
  Ctrl.MGT.MGT(79).DRP.en                             <=  reg_data(651)(12);                
  Ctrl.MGT.MGT(79).DRP.wr_data                        <=  reg_data(652)(31 downto 16);      
  Ctrl.MGT.MGT(79).TX_RESETS.reset_pll_and_datapath   <=  reg_data(653)( 1);                
  Ctrl.MGT.MGT(79).TX_RESETS.reset_datapath           <=  reg_data(653)( 2);                
  Ctrl.MGT.MGT(79).TX_RESETS.reset_bufbypass          <=  reg_data(653)( 3);                
  Ctrl.MGT.MGT(79).RX_RESETS.reset_pll_and_datapath   <=  reg_data(654)( 1);                
  Ctrl.MGT.MGT(79).RX_RESETS.reset_datapath           <=  reg_data(654)( 2);                
  Ctrl.MGT.MGT(79).RX_RESETS.reset_bufbypass          <=  reg_data(654)( 3);                
  Ctrl.MGT.MGT(80).RESET_ALL                          <=  reg_data(656)( 0);                
  Ctrl.MGT.MGT(80).DRP.wr_en                          <=  reg_data(658)( 0);                
  Ctrl.MGT.MGT(80).DRP.wr_addr                        <=  reg_data(659)( 9 downto  0);      
  Ctrl.MGT.MGT(80).DRP.en                             <=  reg_data(659)(12);                
  Ctrl.MGT.MGT(80).DRP.wr_data                        <=  reg_data(660)(31 downto 16);      
  Ctrl.MGT.MGT(80).TX_RESETS.reset_pll_and_datapath   <=  reg_data(661)( 1);                
  Ctrl.MGT.MGT(80).TX_RESETS.reset_datapath           <=  reg_data(661)( 2);                
  Ctrl.MGT.MGT(80).TX_RESETS.reset_bufbypass          <=  reg_data(661)( 3);                
  Ctrl.MGT.MGT(80).RX_RESETS.reset_pll_and_datapath   <=  reg_data(662)( 1);                
  Ctrl.MGT.MGT(80).RX_RESETS.reset_datapath           <=  reg_data(662)( 2);                
  Ctrl.MGT.MGT(80).RX_RESETS.reset_bufbypass          <=  reg_data(662)( 3);                
  Ctrl.MGT.MGT(81).RESET_ALL                          <=  reg_data(664)( 0);                
  Ctrl.MGT.MGT(81).DRP.wr_en                          <=  reg_data(666)( 0);                
  Ctrl.MGT.MGT(81).DRP.wr_addr                        <=  reg_data(667)( 9 downto  0);      
  Ctrl.MGT.MGT(81).DRP.en                             <=  reg_data(667)(12);                
  Ctrl.MGT.MGT(81).DRP.wr_data                        <=  reg_data(668)(31 downto 16);      
  Ctrl.MGT.MGT(81).TX_RESETS.reset_pll_and_datapath   <=  reg_data(669)( 1);                
  Ctrl.MGT.MGT(81).TX_RESETS.reset_datapath           <=  reg_data(669)( 2);                
  Ctrl.MGT.MGT(81).TX_RESETS.reset_bufbypass          <=  reg_data(669)( 3);                
  Ctrl.MGT.MGT(81).RX_RESETS.reset_pll_and_datapath   <=  reg_data(670)( 1);                
  Ctrl.MGT.MGT(81).RX_RESETS.reset_datapath           <=  reg_data(670)( 2);                
  Ctrl.MGT.MGT(81).RX_RESETS.reset_bufbypass          <=  reg_data(670)( 3);                
  Ctrl.MGT.MGT(82).RESET_ALL                          <=  reg_data(672)( 0);                
  Ctrl.MGT.MGT(82).DRP.wr_en                          <=  reg_data(674)( 0);                
  Ctrl.MGT.MGT(82).DRP.wr_addr                        <=  reg_data(675)( 9 downto  0);      
  Ctrl.MGT.MGT(82).DRP.en                             <=  reg_data(675)(12);                
  Ctrl.MGT.MGT(82).DRP.wr_data                        <=  reg_data(676)(31 downto 16);      
  Ctrl.MGT.MGT(82).TX_RESETS.reset_pll_and_datapath   <=  reg_data(677)( 1);                
  Ctrl.MGT.MGT(82).TX_RESETS.reset_datapath           <=  reg_data(677)( 2);                
  Ctrl.MGT.MGT(82).TX_RESETS.reset_bufbypass          <=  reg_data(677)( 3);                
  Ctrl.MGT.MGT(82).RX_RESETS.reset_pll_and_datapath   <=  reg_data(678)( 1);                
  Ctrl.MGT.MGT(82).RX_RESETS.reset_datapath           <=  reg_data(678)( 2);                
  Ctrl.MGT.MGT(82).RX_RESETS.reset_bufbypass          <=  reg_data(678)( 3);                
  Ctrl.MGT.MGT(83).RESET_ALL                          <=  reg_data(680)( 0);                
  Ctrl.MGT.MGT(83).DRP.wr_en                          <=  reg_data(682)( 0);                
  Ctrl.MGT.MGT(83).DRP.wr_addr                        <=  reg_data(683)( 9 downto  0);      
  Ctrl.MGT.MGT(83).DRP.en                             <=  reg_data(683)(12);                
  Ctrl.MGT.MGT(83).DRP.wr_data                        <=  reg_data(684)(31 downto 16);      
  Ctrl.MGT.MGT(83).TX_RESETS.reset_pll_and_datapath   <=  reg_data(685)( 1);                
  Ctrl.MGT.MGT(83).TX_RESETS.reset_datapath           <=  reg_data(685)( 2);                
  Ctrl.MGT.MGT(83).TX_RESETS.reset_bufbypass          <=  reg_data(685)( 3);                
  Ctrl.MGT.MGT(83).RX_RESETS.reset_pll_and_datapath   <=  reg_data(686)( 1);                
  Ctrl.MGT.MGT(83).RX_RESETS.reset_datapath           <=  reg_data(686)( 2);                
  Ctrl.MGT.MGT(83).RX_RESETS.reset_bufbypass          <=  reg_data(686)( 3);                
  Ctrl.MGT.MGT(84).RESET_ALL                          <=  reg_data(688)( 0);                
  Ctrl.MGT.MGT(84).DRP.wr_en                          <=  reg_data(690)( 0);                
  Ctrl.MGT.MGT(84).DRP.wr_addr                        <=  reg_data(691)( 9 downto  0);      
  Ctrl.MGT.MGT(84).DRP.en                             <=  reg_data(691)(12);                
  Ctrl.MGT.MGT(84).DRP.wr_data                        <=  reg_data(692)(31 downto 16);      
  Ctrl.MGT.MGT(84).TX_RESETS.reset_pll_and_datapath   <=  reg_data(693)( 1);                
  Ctrl.MGT.MGT(84).TX_RESETS.reset_datapath           <=  reg_data(693)( 2);                
  Ctrl.MGT.MGT(84).TX_RESETS.reset_bufbypass          <=  reg_data(693)( 3);                
  Ctrl.MGT.MGT(84).RX_RESETS.reset_pll_and_datapath   <=  reg_data(694)( 1);                
  Ctrl.MGT.MGT(84).RX_RESETS.reset_datapath           <=  reg_data(694)( 2);                
  Ctrl.MGT.MGT(84).RX_RESETS.reset_bufbypass          <=  reg_data(694)( 3);                
  Ctrl.MGT.MGT(85).RESET_ALL                          <=  reg_data(696)( 0);                
  Ctrl.MGT.MGT(85).DRP.wr_en                          <=  reg_data(698)( 0);                
  Ctrl.MGT.MGT(85).DRP.wr_addr                        <=  reg_data(699)( 9 downto  0);      
  Ctrl.MGT.MGT(85).DRP.en                             <=  reg_data(699)(12);                
  Ctrl.MGT.MGT(85).DRP.wr_data                        <=  reg_data(700)(31 downto 16);      
  Ctrl.MGT.MGT(85).TX_RESETS.reset_pll_and_datapath   <=  reg_data(701)( 1);                
  Ctrl.MGT.MGT(85).TX_RESETS.reset_datapath           <=  reg_data(701)( 2);                
  Ctrl.MGT.MGT(85).TX_RESETS.reset_bufbypass          <=  reg_data(701)( 3);                
  Ctrl.MGT.MGT(85).RX_RESETS.reset_pll_and_datapath   <=  reg_data(702)( 1);                
  Ctrl.MGT.MGT(85).RX_RESETS.reset_datapath           <=  reg_data(702)( 2);                
  Ctrl.MGT.MGT(85).RX_RESETS.reset_bufbypass          <=  reg_data(702)( 3);                
  Ctrl.MGT.MGT(86).RESET_ALL                          <=  reg_data(704)( 0);                
  Ctrl.MGT.MGT(86).DRP.wr_en                          <=  reg_data(706)( 0);                
  Ctrl.MGT.MGT(86).DRP.wr_addr                        <=  reg_data(707)( 9 downto  0);      
  Ctrl.MGT.MGT(86).DRP.en                             <=  reg_data(707)(12);                
  Ctrl.MGT.MGT(86).DRP.wr_data                        <=  reg_data(708)(31 downto 16);      
  Ctrl.MGT.MGT(86).TX_RESETS.reset_pll_and_datapath   <=  reg_data(709)( 1);                
  Ctrl.MGT.MGT(86).TX_RESETS.reset_datapath           <=  reg_data(709)( 2);                
  Ctrl.MGT.MGT(86).TX_RESETS.reset_bufbypass          <=  reg_data(709)( 3);                
  Ctrl.MGT.MGT(86).RX_RESETS.reset_pll_and_datapath   <=  reg_data(710)( 1);                
  Ctrl.MGT.MGT(86).RX_RESETS.reset_datapath           <=  reg_data(710)( 2);                
  Ctrl.MGT.MGT(86).RX_RESETS.reset_bufbypass          <=  reg_data(710)( 3);                
  Ctrl.MGT.MGT(87).RESET_ALL                          <=  reg_data(712)( 0);                
  Ctrl.MGT.MGT(87).DRP.wr_en                          <=  reg_data(714)( 0);                
  Ctrl.MGT.MGT(87).DRP.wr_addr                        <=  reg_data(715)( 9 downto  0);      
  Ctrl.MGT.MGT(87).DRP.en                             <=  reg_data(715)(12);                
  Ctrl.MGT.MGT(87).DRP.wr_data                        <=  reg_data(716)(31 downto 16);      
  Ctrl.MGT.MGT(87).TX_RESETS.reset_pll_and_datapath   <=  reg_data(717)( 1);                
  Ctrl.MGT.MGT(87).TX_RESETS.reset_datapath           <=  reg_data(717)( 2);                
  Ctrl.MGT.MGT(87).TX_RESETS.reset_bufbypass          <=  reg_data(717)( 3);                
  Ctrl.MGT.MGT(87).RX_RESETS.reset_pll_and_datapath   <=  reg_data(718)( 1);                
  Ctrl.MGT.MGT(87).RX_RESETS.reset_datapath           <=  reg_data(718)( 2);                
  Ctrl.MGT.MGT(87).RX_RESETS.reset_bufbypass          <=  reg_data(718)( 3);                
  Ctrl.MGT.MGT(88).RESET_ALL                          <=  reg_data(720)( 0);                
  Ctrl.MGT.MGT(88).DRP.wr_en                          <=  reg_data(722)( 0);                
  Ctrl.MGT.MGT(88).DRP.wr_addr                        <=  reg_data(723)( 9 downto  0);      
  Ctrl.MGT.MGT(88).DRP.en                             <=  reg_data(723)(12);                
  Ctrl.MGT.MGT(88).DRP.wr_data                        <=  reg_data(724)(31 downto 16);      
  Ctrl.MGT.MGT(88).TX_RESETS.reset_pll_and_datapath   <=  reg_data(725)( 1);                
  Ctrl.MGT.MGT(88).TX_RESETS.reset_datapath           <=  reg_data(725)( 2);                
  Ctrl.MGT.MGT(88).TX_RESETS.reset_bufbypass          <=  reg_data(725)( 3);                
  Ctrl.MGT.MGT(88).RX_RESETS.reset_pll_and_datapath   <=  reg_data(726)( 1);                
  Ctrl.MGT.MGT(88).RX_RESETS.reset_datapath           <=  reg_data(726)( 2);                
  Ctrl.MGT.MGT(88).RX_RESETS.reset_bufbypass          <=  reg_data(726)( 3);                
  Ctrl.MGT.MGT(89).RESET_ALL                          <=  reg_data(728)( 0);                
  Ctrl.MGT.MGT(89).DRP.wr_en                          <=  reg_data(730)( 0);                
  Ctrl.MGT.MGT(89).DRP.wr_addr                        <=  reg_data(731)( 9 downto  0);      
  Ctrl.MGT.MGT(89).DRP.en                             <=  reg_data(731)(12);                
  Ctrl.MGT.MGT(89).DRP.wr_data                        <=  reg_data(732)(31 downto 16);      
  Ctrl.MGT.MGT(89).TX_RESETS.reset_pll_and_datapath   <=  reg_data(733)( 1);                
  Ctrl.MGT.MGT(89).TX_RESETS.reset_datapath           <=  reg_data(733)( 2);                
  Ctrl.MGT.MGT(89).TX_RESETS.reset_bufbypass          <=  reg_data(733)( 3);                
  Ctrl.MGT.MGT(89).RX_RESETS.reset_pll_and_datapath   <=  reg_data(734)( 1);                
  Ctrl.MGT.MGT(89).RX_RESETS.reset_datapath           <=  reg_data(734)( 2);                
  Ctrl.MGT.MGT(89).RX_RESETS.reset_bufbypass          <=  reg_data(734)( 3);                
  Ctrl.MGT.MGT(90).RESET_ALL                          <=  reg_data(736)( 0);                
  Ctrl.MGT.MGT(90).DRP.wr_en                          <=  reg_data(738)( 0);                
  Ctrl.MGT.MGT(90).DRP.wr_addr                        <=  reg_data(739)( 9 downto  0);      
  Ctrl.MGT.MGT(90).DRP.en                             <=  reg_data(739)(12);                
  Ctrl.MGT.MGT(90).DRP.wr_data                        <=  reg_data(740)(31 downto 16);      
  Ctrl.MGT.MGT(90).TX_RESETS.reset_pll_and_datapath   <=  reg_data(741)( 1);                
  Ctrl.MGT.MGT(90).TX_RESETS.reset_datapath           <=  reg_data(741)( 2);                
  Ctrl.MGT.MGT(90).TX_RESETS.reset_bufbypass          <=  reg_data(741)( 3);                
  Ctrl.MGT.MGT(90).RX_RESETS.reset_pll_and_datapath   <=  reg_data(742)( 1);                
  Ctrl.MGT.MGT(90).RX_RESETS.reset_datapath           <=  reg_data(742)( 2);                
  Ctrl.MGT.MGT(90).RX_RESETS.reset_bufbypass          <=  reg_data(742)( 3);                
  Ctrl.MGT.MGT(91).RESET_ALL                          <=  reg_data(744)( 0);                
  Ctrl.MGT.MGT(91).DRP.wr_en                          <=  reg_data(746)( 0);                
  Ctrl.MGT.MGT(91).DRP.wr_addr                        <=  reg_data(747)( 9 downto  0);      
  Ctrl.MGT.MGT(91).DRP.en                             <=  reg_data(747)(12);                
  Ctrl.MGT.MGT(91).DRP.wr_data                        <=  reg_data(748)(31 downto 16);      
  Ctrl.MGT.MGT(91).TX_RESETS.reset_pll_and_datapath   <=  reg_data(749)( 1);                
  Ctrl.MGT.MGT(91).TX_RESETS.reset_datapath           <=  reg_data(749)( 2);                
  Ctrl.MGT.MGT(91).TX_RESETS.reset_bufbypass          <=  reg_data(749)( 3);                
  Ctrl.MGT.MGT(91).RX_RESETS.reset_pll_and_datapath   <=  reg_data(750)( 1);                
  Ctrl.MGT.MGT(91).RX_RESETS.reset_datapath           <=  reg_data(750)( 2);                
  Ctrl.MGT.MGT(91).RX_RESETS.reset_bufbypass          <=  reg_data(750)( 3);                
  Ctrl.MGT.MGT(92).RESET_ALL                          <=  reg_data(752)( 0);                
  Ctrl.MGT.MGT(92).DRP.wr_en                          <=  reg_data(754)( 0);                
  Ctrl.MGT.MGT(92).DRP.wr_addr                        <=  reg_data(755)( 9 downto  0);      
  Ctrl.MGT.MGT(92).DRP.en                             <=  reg_data(755)(12);                
  Ctrl.MGT.MGT(92).DRP.wr_data                        <=  reg_data(756)(31 downto 16);      
  Ctrl.MGT.MGT(92).TX_RESETS.reset_pll_and_datapath   <=  reg_data(757)( 1);                
  Ctrl.MGT.MGT(92).TX_RESETS.reset_datapath           <=  reg_data(757)( 2);                
  Ctrl.MGT.MGT(92).TX_RESETS.reset_bufbypass          <=  reg_data(757)( 3);                
  Ctrl.MGT.MGT(92).RX_RESETS.reset_pll_and_datapath   <=  reg_data(758)( 1);                
  Ctrl.MGT.MGT(92).RX_RESETS.reset_datapath           <=  reg_data(758)( 2);                
  Ctrl.MGT.MGT(92).RX_RESETS.reset_bufbypass          <=  reg_data(758)( 3);                
  Ctrl.MGT.MGT(93).RESET_ALL                          <=  reg_data(760)( 0);                
  Ctrl.MGT.MGT(93).DRP.wr_en                          <=  reg_data(762)( 0);                
  Ctrl.MGT.MGT(93).DRP.wr_addr                        <=  reg_data(763)( 9 downto  0);      
  Ctrl.MGT.MGT(93).DRP.en                             <=  reg_data(763)(12);                
  Ctrl.MGT.MGT(93).DRP.wr_data                        <=  reg_data(764)(31 downto 16);      
  Ctrl.MGT.MGT(93).TX_RESETS.reset_pll_and_datapath   <=  reg_data(765)( 1);                
  Ctrl.MGT.MGT(93).TX_RESETS.reset_datapath           <=  reg_data(765)( 2);                
  Ctrl.MGT.MGT(93).TX_RESETS.reset_bufbypass          <=  reg_data(765)( 3);                
  Ctrl.MGT.MGT(93).RX_RESETS.reset_pll_and_datapath   <=  reg_data(766)( 1);                
  Ctrl.MGT.MGT(93).RX_RESETS.reset_datapath           <=  reg_data(766)( 2);                
  Ctrl.MGT.MGT(93).RX_RESETS.reset_bufbypass          <=  reg_data(766)( 3);                
  Ctrl.MGT.MGT(94).RESET_ALL                          <=  reg_data(768)( 0);                
  Ctrl.MGT.MGT(94).DRP.wr_en                          <=  reg_data(770)( 0);                
  Ctrl.MGT.MGT(94).DRP.wr_addr                        <=  reg_data(771)( 9 downto  0);      
  Ctrl.MGT.MGT(94).DRP.en                             <=  reg_data(771)(12);                
  Ctrl.MGT.MGT(94).DRP.wr_data                        <=  reg_data(772)(31 downto 16);      
  Ctrl.MGT.MGT(94).TX_RESETS.reset_pll_and_datapath   <=  reg_data(773)( 1);                
  Ctrl.MGT.MGT(94).TX_RESETS.reset_datapath           <=  reg_data(773)( 2);                
  Ctrl.MGT.MGT(94).TX_RESETS.reset_bufbypass          <=  reg_data(773)( 3);                
  Ctrl.MGT.MGT(94).RX_RESETS.reset_pll_and_datapath   <=  reg_data(774)( 1);                
  Ctrl.MGT.MGT(94).RX_RESETS.reset_datapath           <=  reg_data(774)( 2);                
  Ctrl.MGT.MGT(94).RX_RESETS.reset_bufbypass          <=  reg_data(774)( 3);                
  Ctrl.MGT.MGT(95).RESET_ALL                          <=  reg_data(776)( 0);                
  Ctrl.MGT.MGT(95).DRP.wr_en                          <=  reg_data(778)( 0);                
  Ctrl.MGT.MGT(95).DRP.wr_addr                        <=  reg_data(779)( 9 downto  0);      
  Ctrl.MGT.MGT(95).DRP.en                             <=  reg_data(779)(12);                
  Ctrl.MGT.MGT(95).DRP.wr_data                        <=  reg_data(780)(31 downto 16);      
  Ctrl.MGT.MGT(95).TX_RESETS.reset_pll_and_datapath   <=  reg_data(781)( 1);                
  Ctrl.MGT.MGT(95).TX_RESETS.reset_datapath           <=  reg_data(781)( 2);                
  Ctrl.MGT.MGT(95).TX_RESETS.reset_bufbypass          <=  reg_data(781)( 3);                
  Ctrl.MGT.MGT(95).RX_RESETS.reset_pll_and_datapath   <=  reg_data(782)( 1);                
  Ctrl.MGT.MGT(95).RX_RESETS.reset_datapath           <=  reg_data(782)( 2);                
  Ctrl.MGT.MGT(95).RX_RESETS.reset_bufbypass          <=  reg_data(782)( 3);                
  Ctrl.MGT.MGT(96).RESET_ALL                          <=  reg_data(784)( 0);                
  Ctrl.MGT.MGT(96).DRP.wr_en                          <=  reg_data(786)( 0);                
  Ctrl.MGT.MGT(96).DRP.wr_addr                        <=  reg_data(787)( 9 downto  0);      
  Ctrl.MGT.MGT(96).DRP.en                             <=  reg_data(787)(12);                
  Ctrl.MGT.MGT(96).DRP.wr_data                        <=  reg_data(788)(31 downto 16);      
  Ctrl.MGT.MGT(96).TX_RESETS.reset_pll_and_datapath   <=  reg_data(789)( 1);                
  Ctrl.MGT.MGT(96).TX_RESETS.reset_datapath           <=  reg_data(789)( 2);                
  Ctrl.MGT.MGT(96).TX_RESETS.reset_bufbypass          <=  reg_data(789)( 3);                
  Ctrl.MGT.MGT(96).RX_RESETS.reset_pll_and_datapath   <=  reg_data(790)( 1);                
  Ctrl.MGT.MGT(96).RX_RESETS.reset_datapath           <=  reg_data(790)( 2);                
  Ctrl.MGT.MGT(96).RX_RESETS.reset_bufbypass          <=  reg_data(790)( 3);                
  Ctrl.MGT.MGT(97).RESET_ALL                          <=  reg_data(792)( 0);                
  Ctrl.MGT.MGT(97).DRP.wr_en                          <=  reg_data(794)( 0);                
  Ctrl.MGT.MGT(97).DRP.wr_addr                        <=  reg_data(795)( 9 downto  0);      
  Ctrl.MGT.MGT(97).DRP.en                             <=  reg_data(795)(12);                
  Ctrl.MGT.MGT(97).DRP.wr_data                        <=  reg_data(796)(31 downto 16);      
  Ctrl.MGT.MGT(97).TX_RESETS.reset_pll_and_datapath   <=  reg_data(797)( 1);                
  Ctrl.MGT.MGT(97).TX_RESETS.reset_datapath           <=  reg_data(797)( 2);                
  Ctrl.MGT.MGT(97).TX_RESETS.reset_bufbypass          <=  reg_data(797)( 3);                
  Ctrl.MGT.MGT(97).RX_RESETS.reset_pll_and_datapath   <=  reg_data(798)( 1);                
  Ctrl.MGT.MGT(97).RX_RESETS.reset_datapath           <=  reg_data(798)( 2);                
  Ctrl.MGT.MGT(97).RX_RESETS.reset_bufbypass          <=  reg_data(798)( 3);                
  Ctrl.MGT.MGT(98).RESET_ALL                          <=  reg_data(800)( 0);                
  Ctrl.MGT.MGT(98).DRP.wr_en                          <=  reg_data(802)( 0);                
  Ctrl.MGT.MGT(98).DRP.wr_addr                        <=  reg_data(803)( 9 downto  0);      
  Ctrl.MGT.MGT(98).DRP.en                             <=  reg_data(803)(12);                
  Ctrl.MGT.MGT(98).DRP.wr_data                        <=  reg_data(804)(31 downto 16);      
  Ctrl.MGT.MGT(98).TX_RESETS.reset_pll_and_datapath   <=  reg_data(805)( 1);                
  Ctrl.MGT.MGT(98).TX_RESETS.reset_datapath           <=  reg_data(805)( 2);                
  Ctrl.MGT.MGT(98).TX_RESETS.reset_bufbypass          <=  reg_data(805)( 3);                
  Ctrl.MGT.MGT(98).RX_RESETS.reset_pll_and_datapath   <=  reg_data(806)( 1);                
  Ctrl.MGT.MGT(98).RX_RESETS.reset_datapath           <=  reg_data(806)( 2);                
  Ctrl.MGT.MGT(98).RX_RESETS.reset_bufbypass          <=  reg_data(806)( 3);                
  Ctrl.MGT.MGT(99).RESET_ALL                          <=  reg_data(808)( 0);                
  Ctrl.MGT.MGT(99).DRP.wr_en                          <=  reg_data(810)( 0);                
  Ctrl.MGT.MGT(99).DRP.wr_addr                        <=  reg_data(811)( 9 downto  0);      
  Ctrl.MGT.MGT(99).DRP.en                             <=  reg_data(811)(12);                
  Ctrl.MGT.MGT(99).DRP.wr_data                        <=  reg_data(812)(31 downto 16);      
  Ctrl.MGT.MGT(99).TX_RESETS.reset_pll_and_datapath   <=  reg_data(813)( 1);                
  Ctrl.MGT.MGT(99).TX_RESETS.reset_datapath           <=  reg_data(813)( 2);                
  Ctrl.MGT.MGT(99).TX_RESETS.reset_bufbypass          <=  reg_data(813)( 3);                
  Ctrl.MGT.MGT(99).RX_RESETS.reset_pll_and_datapath   <=  reg_data(814)( 1);                
  Ctrl.MGT.MGT(99).RX_RESETS.reset_datapath           <=  reg_data(814)( 2);                
  Ctrl.MGT.MGT(99).RX_RESETS.reset_bufbypass          <=  reg_data(814)( 3);                
  Ctrl.MGT.MGT(100).RESET_ALL                         <=  reg_data(816)( 0);                
  Ctrl.MGT.MGT(100).DRP.wr_en                         <=  reg_data(818)( 0);                
  Ctrl.MGT.MGT(100).DRP.wr_addr                       <=  reg_data(819)( 9 downto  0);      
  Ctrl.MGT.MGT(100).DRP.en                            <=  reg_data(819)(12);                
  Ctrl.MGT.MGT(100).DRP.wr_data                       <=  reg_data(820)(31 downto 16);      
  Ctrl.MGT.MGT(100).TX_RESETS.reset_pll_and_datapath  <=  reg_data(821)( 1);                
  Ctrl.MGT.MGT(100).TX_RESETS.reset_datapath          <=  reg_data(821)( 2);                
  Ctrl.MGT.MGT(100).TX_RESETS.reset_bufbypass         <=  reg_data(821)( 3);                
  Ctrl.MGT.MGT(100).RX_RESETS.reset_pll_and_datapath  <=  reg_data(822)( 1);                
  Ctrl.MGT.MGT(100).RX_RESETS.reset_datapath          <=  reg_data(822)( 2);                
  Ctrl.MGT.MGT(100).RX_RESETS.reset_bufbypass         <=  reg_data(822)( 3);                
  Ctrl.MGT.MGT(101).RESET_ALL                         <=  reg_data(824)( 0);                
  Ctrl.MGT.MGT(101).DRP.wr_en                         <=  reg_data(826)( 0);                
  Ctrl.MGT.MGT(101).DRP.wr_addr                       <=  reg_data(827)( 9 downto  0);      
  Ctrl.MGT.MGT(101).DRP.en                            <=  reg_data(827)(12);                
  Ctrl.MGT.MGT(101).DRP.wr_data                       <=  reg_data(828)(31 downto 16);      
  Ctrl.MGT.MGT(101).TX_RESETS.reset_pll_and_datapath  <=  reg_data(829)( 1);                
  Ctrl.MGT.MGT(101).TX_RESETS.reset_datapath          <=  reg_data(829)( 2);                
  Ctrl.MGT.MGT(101).TX_RESETS.reset_bufbypass         <=  reg_data(829)( 3);                
  Ctrl.MGT.MGT(101).RX_RESETS.reset_pll_and_datapath  <=  reg_data(830)( 1);                
  Ctrl.MGT.MGT(101).RX_RESETS.reset_datapath          <=  reg_data(830)( 2);                
  Ctrl.MGT.MGT(101).RX_RESETS.reset_bufbypass         <=  reg_data(830)( 3);                
  Ctrl.MGT.MGT(102).RESET_ALL                         <=  reg_data(832)( 0);                
  Ctrl.MGT.MGT(102).DRP.wr_en                         <=  reg_data(834)( 0);                
  Ctrl.MGT.MGT(102).DRP.wr_addr                       <=  reg_data(835)( 9 downto  0);      
  Ctrl.MGT.MGT(102).DRP.en                            <=  reg_data(835)(12);                
  Ctrl.MGT.MGT(102).DRP.wr_data                       <=  reg_data(836)(31 downto 16);      
  Ctrl.MGT.MGT(102).TX_RESETS.reset_pll_and_datapath  <=  reg_data(837)( 1);                
  Ctrl.MGT.MGT(102).TX_RESETS.reset_datapath          <=  reg_data(837)( 2);                
  Ctrl.MGT.MGT(102).TX_RESETS.reset_bufbypass         <=  reg_data(837)( 3);                
  Ctrl.MGT.MGT(102).RX_RESETS.reset_pll_and_datapath  <=  reg_data(838)( 1);                
  Ctrl.MGT.MGT(102).RX_RESETS.reset_datapath          <=  reg_data(838)( 2);                
  Ctrl.MGT.MGT(102).RX_RESETS.reset_bufbypass         <=  reg_data(838)( 3);                
  Ctrl.MGT.MGT(103).RESET_ALL                         <=  reg_data(840)( 0);                
  Ctrl.MGT.MGT(103).DRP.wr_en                         <=  reg_data(842)( 0);                
  Ctrl.MGT.MGT(103).DRP.wr_addr                       <=  reg_data(843)( 9 downto  0);      
  Ctrl.MGT.MGT(103).DRP.en                            <=  reg_data(843)(12);                
  Ctrl.MGT.MGT(103).DRP.wr_data                       <=  reg_data(844)(31 downto 16);      
  Ctrl.MGT.MGT(103).TX_RESETS.reset_pll_and_datapath  <=  reg_data(845)( 1);                
  Ctrl.MGT.MGT(103).TX_RESETS.reset_datapath          <=  reg_data(845)( 2);                
  Ctrl.MGT.MGT(103).TX_RESETS.reset_bufbypass         <=  reg_data(845)( 3);                
  Ctrl.MGT.MGT(103).RX_RESETS.reset_pll_and_datapath  <=  reg_data(846)( 1);                
  Ctrl.MGT.MGT(103).RX_RESETS.reset_datapath          <=  reg_data(846)( 2);                
  Ctrl.MGT.MGT(103).RX_RESETS.reset_bufbypass         <=  reg_data(846)( 3);                
  Ctrl.MGT.MGT(104).RESET_ALL                         <=  reg_data(848)( 0);                
  Ctrl.MGT.MGT(104).DRP.wr_en                         <=  reg_data(850)( 0);                
  Ctrl.MGT.MGT(104).DRP.wr_addr                       <=  reg_data(851)( 9 downto  0);      
  Ctrl.MGT.MGT(104).DRP.en                            <=  reg_data(851)(12);                
  Ctrl.MGT.MGT(104).DRP.wr_data                       <=  reg_data(852)(31 downto 16);      
  Ctrl.MGT.MGT(104).TX_RESETS.reset_pll_and_datapath  <=  reg_data(853)( 1);                
  Ctrl.MGT.MGT(104).TX_RESETS.reset_datapath          <=  reg_data(853)( 2);                
  Ctrl.MGT.MGT(104).TX_RESETS.reset_bufbypass         <=  reg_data(853)( 3);                
  Ctrl.MGT.MGT(104).RX_RESETS.reset_pll_and_datapath  <=  reg_data(854)( 1);                
  Ctrl.MGT.MGT(104).RX_RESETS.reset_datapath          <=  reg_data(854)( 2);                
  Ctrl.MGT.MGT(104).RX_RESETS.reset_bufbypass         <=  reg_data(854)( 3);                
  Ctrl.MGT.MGT(105).RESET_ALL                         <=  reg_data(856)( 0);                
  Ctrl.MGT.MGT(105).DRP.wr_en                         <=  reg_data(858)( 0);                
  Ctrl.MGT.MGT(105).DRP.wr_addr                       <=  reg_data(859)( 9 downto  0);      
  Ctrl.MGT.MGT(105).DRP.en                            <=  reg_data(859)(12);                
  Ctrl.MGT.MGT(105).DRP.wr_data                       <=  reg_data(860)(31 downto 16);      
  Ctrl.MGT.MGT(105).TX_RESETS.reset_pll_and_datapath  <=  reg_data(861)( 1);                
  Ctrl.MGT.MGT(105).TX_RESETS.reset_datapath          <=  reg_data(861)( 2);                
  Ctrl.MGT.MGT(105).TX_RESETS.reset_bufbypass         <=  reg_data(861)( 3);                
  Ctrl.MGT.MGT(105).RX_RESETS.reset_pll_and_datapath  <=  reg_data(862)( 1);                
  Ctrl.MGT.MGT(105).RX_RESETS.reset_datapath          <=  reg_data(862)( 2);                
  Ctrl.MGT.MGT(105).RX_RESETS.reset_bufbypass         <=  reg_data(862)( 3);                
  Ctrl.MGT.MGT(106).RESET_ALL                         <=  reg_data(864)( 0);                
  Ctrl.MGT.MGT(106).DRP.wr_en                         <=  reg_data(866)( 0);                
  Ctrl.MGT.MGT(106).DRP.wr_addr                       <=  reg_data(867)( 9 downto  0);      
  Ctrl.MGT.MGT(106).DRP.en                            <=  reg_data(867)(12);                
  Ctrl.MGT.MGT(106).DRP.wr_data                       <=  reg_data(868)(31 downto 16);      
  Ctrl.MGT.MGT(106).TX_RESETS.reset_pll_and_datapath  <=  reg_data(869)( 1);                
  Ctrl.MGT.MGT(106).TX_RESETS.reset_datapath          <=  reg_data(869)( 2);                
  Ctrl.MGT.MGT(106).TX_RESETS.reset_bufbypass         <=  reg_data(869)( 3);                
  Ctrl.MGT.MGT(106).RX_RESETS.reset_pll_and_datapath  <=  reg_data(870)( 1);                
  Ctrl.MGT.MGT(106).RX_RESETS.reset_datapath          <=  reg_data(870)( 2);                
  Ctrl.MGT.MGT(106).RX_RESETS.reset_bufbypass         <=  reg_data(870)( 3);                
  Ctrl.MGT.MGT(107).RESET_ALL                         <=  reg_data(872)( 0);                
  Ctrl.MGT.MGT(107).DRP.wr_en                         <=  reg_data(874)( 0);                
  Ctrl.MGT.MGT(107).DRP.wr_addr                       <=  reg_data(875)( 9 downto  0);      
  Ctrl.MGT.MGT(107).DRP.en                            <=  reg_data(875)(12);                
  Ctrl.MGT.MGT(107).DRP.wr_data                       <=  reg_data(876)(31 downto 16);      
  Ctrl.MGT.MGT(107).TX_RESETS.reset_pll_and_datapath  <=  reg_data(877)( 1);                
  Ctrl.MGT.MGT(107).TX_RESETS.reset_datapath          <=  reg_data(877)( 2);                
  Ctrl.MGT.MGT(107).TX_RESETS.reset_bufbypass         <=  reg_data(877)( 3);                
  Ctrl.MGT.MGT(107).RX_RESETS.reset_pll_and_datapath  <=  reg_data(878)( 1);                
  Ctrl.MGT.MGT(107).RX_RESETS.reset_datapath          <=  reg_data(878)( 2);                
  Ctrl.MGT.MGT(107).RX_RESETS.reset_bufbypass         <=  reg_data(878)( 3);                
  Ctrl.MGT.MGT(108).RESET_ALL                         <=  reg_data(880)( 0);                
  Ctrl.MGT.MGT(108).DRP.wr_en                         <=  reg_data(882)( 0);                
  Ctrl.MGT.MGT(108).DRP.wr_addr                       <=  reg_data(883)( 9 downto  0);      
  Ctrl.MGT.MGT(108).DRP.en                            <=  reg_data(883)(12);                
  Ctrl.MGT.MGT(108).DRP.wr_data                       <=  reg_data(884)(31 downto 16);      
  Ctrl.MGT.MGT(108).TX_RESETS.reset_pll_and_datapath  <=  reg_data(885)( 1);                
  Ctrl.MGT.MGT(108).TX_RESETS.reset_datapath          <=  reg_data(885)( 2);                
  Ctrl.MGT.MGT(108).TX_RESETS.reset_bufbypass         <=  reg_data(885)( 3);                
  Ctrl.MGT.MGT(108).RX_RESETS.reset_pll_and_datapath  <=  reg_data(886)( 1);                
  Ctrl.MGT.MGT(108).RX_RESETS.reset_datapath          <=  reg_data(886)( 2);                
  Ctrl.MGT.MGT(108).RX_RESETS.reset_bufbypass         <=  reg_data(886)( 3);                
  Ctrl.MGT.MGT(109).RESET_ALL                         <=  reg_data(888)( 0);                
  Ctrl.MGT.MGT(109).DRP.wr_en                         <=  reg_data(890)( 0);                
  Ctrl.MGT.MGT(109).DRP.wr_addr                       <=  reg_data(891)( 9 downto  0);      
  Ctrl.MGT.MGT(109).DRP.en                            <=  reg_data(891)(12);                
  Ctrl.MGT.MGT(109).DRP.wr_data                       <=  reg_data(892)(31 downto 16);      
  Ctrl.MGT.MGT(109).TX_RESETS.reset_pll_and_datapath  <=  reg_data(893)( 1);                
  Ctrl.MGT.MGT(109).TX_RESETS.reset_datapath          <=  reg_data(893)( 2);                
  Ctrl.MGT.MGT(109).TX_RESETS.reset_bufbypass         <=  reg_data(893)( 3);                
  Ctrl.MGT.MGT(109).RX_RESETS.reset_pll_and_datapath  <=  reg_data(894)( 1);                
  Ctrl.MGT.MGT(109).RX_RESETS.reset_datapath          <=  reg_data(894)( 2);                
  Ctrl.MGT.MGT(109).RX_RESETS.reset_bufbypass         <=  reg_data(894)( 3);                
  Ctrl.MGT.MGT(110).RESET_ALL                         <=  reg_data(896)( 0);                
  Ctrl.MGT.MGT(110).DRP.wr_en                         <=  reg_data(898)( 0);                
  Ctrl.MGT.MGT(110).DRP.wr_addr                       <=  reg_data(899)( 9 downto  0);      
  Ctrl.MGT.MGT(110).DRP.en                            <=  reg_data(899)(12);                
  Ctrl.MGT.MGT(110).DRP.wr_data                       <=  reg_data(900)(31 downto 16);      
  Ctrl.MGT.MGT(110).TX_RESETS.reset_pll_and_datapath  <=  reg_data(901)( 1);                
  Ctrl.MGT.MGT(110).TX_RESETS.reset_datapath          <=  reg_data(901)( 2);                
  Ctrl.MGT.MGT(110).TX_RESETS.reset_bufbypass         <=  reg_data(901)( 3);                
  Ctrl.MGT.MGT(110).RX_RESETS.reset_pll_and_datapath  <=  reg_data(902)( 1);                
  Ctrl.MGT.MGT(110).RX_RESETS.reset_datapath          <=  reg_data(902)( 2);                
  Ctrl.MGT.MGT(110).RX_RESETS.reset_bufbypass         <=  reg_data(902)( 3);                
  Ctrl.MGT.MGT(111).RESET_ALL                         <=  reg_data(904)( 0);                
  Ctrl.MGT.MGT(111).DRP.wr_en                         <=  reg_data(906)( 0);                
  Ctrl.MGT.MGT(111).DRP.wr_addr                       <=  reg_data(907)( 9 downto  0);      
  Ctrl.MGT.MGT(111).DRP.en                            <=  reg_data(907)(12);                
  Ctrl.MGT.MGT(111).DRP.wr_data                       <=  reg_data(908)(31 downto 16);      
  Ctrl.MGT.MGT(111).TX_RESETS.reset_pll_and_datapath  <=  reg_data(909)( 1);                
  Ctrl.MGT.MGT(111).TX_RESETS.reset_datapath          <=  reg_data(909)( 2);                
  Ctrl.MGT.MGT(111).TX_RESETS.reset_bufbypass         <=  reg_data(909)( 3);                
  Ctrl.MGT.MGT(111).RX_RESETS.reset_pll_and_datapath  <=  reg_data(910)( 1);                
  Ctrl.MGT.MGT(111).RX_RESETS.reset_datapath          <=  reg_data(910)( 2);                
  Ctrl.MGT.MGT(111).RX_RESETS.reset_bufbypass         <=  reg_data(910)( 3);                
  Ctrl.MGT.MGT(112).RESET_ALL                         <=  reg_data(912)( 0);                
  Ctrl.MGT.MGT(112).DRP.wr_en                         <=  reg_data(914)( 0);                
  Ctrl.MGT.MGT(112).DRP.wr_addr                       <=  reg_data(915)( 9 downto  0);      
  Ctrl.MGT.MGT(112).DRP.en                            <=  reg_data(915)(12);                
  Ctrl.MGT.MGT(112).DRP.wr_data                       <=  reg_data(916)(31 downto 16);      
  Ctrl.MGT.MGT(112).TX_RESETS.reset_pll_and_datapath  <=  reg_data(917)( 1);                
  Ctrl.MGT.MGT(112).TX_RESETS.reset_datapath          <=  reg_data(917)( 2);                
  Ctrl.MGT.MGT(112).TX_RESETS.reset_bufbypass         <=  reg_data(917)( 3);                
  Ctrl.MGT.MGT(112).RX_RESETS.reset_pll_and_datapath  <=  reg_data(918)( 1);                
  Ctrl.MGT.MGT(112).RX_RESETS.reset_datapath          <=  reg_data(918)( 2);                
  Ctrl.MGT.MGT(112).RX_RESETS.reset_bufbypass         <=  reg_data(918)( 3);                
  Ctrl.MGT.MGT(113).RESET_ALL                         <=  reg_data(920)( 0);                
  Ctrl.MGT.MGT(113).DRP.wr_en                         <=  reg_data(922)( 0);                
  Ctrl.MGT.MGT(113).DRP.wr_addr                       <=  reg_data(923)( 9 downto  0);      
  Ctrl.MGT.MGT(113).DRP.en                            <=  reg_data(923)(12);                
  Ctrl.MGT.MGT(113).DRP.wr_data                       <=  reg_data(924)(31 downto 16);      
  Ctrl.MGT.MGT(113).TX_RESETS.reset_pll_and_datapath  <=  reg_data(925)( 1);                
  Ctrl.MGT.MGT(113).TX_RESETS.reset_datapath          <=  reg_data(925)( 2);                
  Ctrl.MGT.MGT(113).TX_RESETS.reset_bufbypass         <=  reg_data(925)( 3);                
  Ctrl.MGT.MGT(113).RX_RESETS.reset_pll_and_datapath  <=  reg_data(926)( 1);                
  Ctrl.MGT.MGT(113).RX_RESETS.reset_datapath          <=  reg_data(926)( 2);                
  Ctrl.MGT.MGT(113).RX_RESETS.reset_bufbypass         <=  reg_data(926)( 3);                
  Ctrl.MGT.MGT(114).RESET_ALL                         <=  reg_data(928)( 0);                
  Ctrl.MGT.MGT(114).DRP.wr_en                         <=  reg_data(930)( 0);                
  Ctrl.MGT.MGT(114).DRP.wr_addr                       <=  reg_data(931)( 9 downto  0);      
  Ctrl.MGT.MGT(114).DRP.en                            <=  reg_data(931)(12);                
  Ctrl.MGT.MGT(114).DRP.wr_data                       <=  reg_data(932)(31 downto 16);      
  Ctrl.MGT.MGT(114).TX_RESETS.reset_pll_and_datapath  <=  reg_data(933)( 1);                
  Ctrl.MGT.MGT(114).TX_RESETS.reset_datapath          <=  reg_data(933)( 2);                
  Ctrl.MGT.MGT(114).TX_RESETS.reset_bufbypass         <=  reg_data(933)( 3);                
  Ctrl.MGT.MGT(114).RX_RESETS.reset_pll_and_datapath  <=  reg_data(934)( 1);                
  Ctrl.MGT.MGT(114).RX_RESETS.reset_datapath          <=  reg_data(934)( 2);                
  Ctrl.MGT.MGT(114).RX_RESETS.reset_bufbypass         <=  reg_data(934)( 3);                
  Ctrl.MGT.MGT(115).RESET_ALL                         <=  reg_data(936)( 0);                
  Ctrl.MGT.MGT(115).DRP.wr_en                         <=  reg_data(938)( 0);                
  Ctrl.MGT.MGT(115).DRP.wr_addr                       <=  reg_data(939)( 9 downto  0);      
  Ctrl.MGT.MGT(115).DRP.en                            <=  reg_data(939)(12);                
  Ctrl.MGT.MGT(115).DRP.wr_data                       <=  reg_data(940)(31 downto 16);      
  Ctrl.MGT.MGT(115).TX_RESETS.reset_pll_and_datapath  <=  reg_data(941)( 1);                
  Ctrl.MGT.MGT(115).TX_RESETS.reset_datapath          <=  reg_data(941)( 2);                
  Ctrl.MGT.MGT(115).TX_RESETS.reset_bufbypass         <=  reg_data(941)( 3);                
  Ctrl.MGT.MGT(115).RX_RESETS.reset_pll_and_datapath  <=  reg_data(942)( 1);                
  Ctrl.MGT.MGT(115).RX_RESETS.reset_datapath          <=  reg_data(942)( 2);                
  Ctrl.MGT.MGT(115).RX_RESETS.reset_bufbypass         <=  reg_data(942)( 3);                
  Ctrl.MGT.MGT(116).RESET_ALL                         <=  reg_data(944)( 0);                
  Ctrl.MGT.MGT(116).DRP.wr_en                         <=  reg_data(946)( 0);                
  Ctrl.MGT.MGT(116).DRP.wr_addr                       <=  reg_data(947)( 9 downto  0);      
  Ctrl.MGT.MGT(116).DRP.en                            <=  reg_data(947)(12);                
  Ctrl.MGT.MGT(116).DRP.wr_data                       <=  reg_data(948)(31 downto 16);      
  Ctrl.MGT.MGT(116).TX_RESETS.reset_pll_and_datapath  <=  reg_data(949)( 1);                
  Ctrl.MGT.MGT(116).TX_RESETS.reset_datapath          <=  reg_data(949)( 2);                
  Ctrl.MGT.MGT(116).TX_RESETS.reset_bufbypass         <=  reg_data(949)( 3);                
  Ctrl.MGT.MGT(116).RX_RESETS.reset_pll_and_datapath  <=  reg_data(950)( 1);                
  Ctrl.MGT.MGT(116).RX_RESETS.reset_datapath          <=  reg_data(950)( 2);                
  Ctrl.MGT.MGT(116).RX_RESETS.reset_bufbypass         <=  reg_data(950)( 3);                
  Ctrl.MGT.MGT(117).RESET_ALL                         <=  reg_data(952)( 0);                
  Ctrl.MGT.MGT(117).DRP.wr_en                         <=  reg_data(954)( 0);                
  Ctrl.MGT.MGT(117).DRP.wr_addr                       <=  reg_data(955)( 9 downto  0);      
  Ctrl.MGT.MGT(117).DRP.en                            <=  reg_data(955)(12);                
  Ctrl.MGT.MGT(117).DRP.wr_data                       <=  reg_data(956)(31 downto 16);      
  Ctrl.MGT.MGT(117).TX_RESETS.reset_pll_and_datapath  <=  reg_data(957)( 1);                
  Ctrl.MGT.MGT(117).TX_RESETS.reset_datapath          <=  reg_data(957)( 2);                
  Ctrl.MGT.MGT(117).TX_RESETS.reset_bufbypass         <=  reg_data(957)( 3);                
  Ctrl.MGT.MGT(117).RX_RESETS.reset_pll_and_datapath  <=  reg_data(958)( 1);                
  Ctrl.MGT.MGT(117).RX_RESETS.reset_datapath          <=  reg_data(958)( 2);                
  Ctrl.MGT.MGT(117).RX_RESETS.reset_bufbypass         <=  reg_data(958)( 3);                
  Ctrl.MGT.MGT(118).RESET_ALL                         <=  reg_data(960)( 0);                
  Ctrl.MGT.MGT(118).DRP.wr_en                         <=  reg_data(962)( 0);                
  Ctrl.MGT.MGT(118).DRP.wr_addr                       <=  reg_data(963)( 9 downto  0);      
  Ctrl.MGT.MGT(118).DRP.en                            <=  reg_data(963)(12);                
  Ctrl.MGT.MGT(118).DRP.wr_data                       <=  reg_data(964)(31 downto 16);      
  Ctrl.MGT.MGT(118).TX_RESETS.reset_pll_and_datapath  <=  reg_data(965)( 1);                
  Ctrl.MGT.MGT(118).TX_RESETS.reset_datapath          <=  reg_data(965)( 2);                
  Ctrl.MGT.MGT(118).TX_RESETS.reset_bufbypass         <=  reg_data(965)( 3);                
  Ctrl.MGT.MGT(118).RX_RESETS.reset_pll_and_datapath  <=  reg_data(966)( 1);                
  Ctrl.MGT.MGT(118).RX_RESETS.reset_datapath          <=  reg_data(966)( 2);                
  Ctrl.MGT.MGT(118).RX_RESETS.reset_bufbypass         <=  reg_data(966)( 3);                
  Ctrl.MGT.MGT(119).RESET_ALL                         <=  reg_data(968)( 0);                
  Ctrl.MGT.MGT(119).DRP.wr_en                         <=  reg_data(970)( 0);                
  Ctrl.MGT.MGT(119).DRP.wr_addr                       <=  reg_data(971)( 9 downto  0);      
  Ctrl.MGT.MGT(119).DRP.en                            <=  reg_data(971)(12);                
  Ctrl.MGT.MGT(119).DRP.wr_data                       <=  reg_data(972)(31 downto 16);      
  Ctrl.MGT.MGT(119).TX_RESETS.reset_pll_and_datapath  <=  reg_data(973)( 1);                
  Ctrl.MGT.MGT(119).TX_RESETS.reset_datapath          <=  reg_data(973)( 2);                
  Ctrl.MGT.MGT(119).TX_RESETS.reset_bufbypass         <=  reg_data(973)( 3);                
  Ctrl.MGT.MGT(119).RX_RESETS.reset_pll_and_datapath  <=  reg_data(974)( 1);                
  Ctrl.MGT.MGT(119).RX_RESETS.reset_datapath          <=  reg_data(974)( 2);                
  Ctrl.MGT.MGT(119).RX_RESETS.reset_bufbypass         <=  reg_data(974)( 3);                
  Ctrl.MGT.MGT(120).RESET_ALL                         <=  reg_data(976)( 0);                
  Ctrl.MGT.MGT(120).DRP.wr_en                         <=  reg_data(978)( 0);                
  Ctrl.MGT.MGT(120).DRP.wr_addr                       <=  reg_data(979)( 9 downto  0);      
  Ctrl.MGT.MGT(120).DRP.en                            <=  reg_data(979)(12);                
  Ctrl.MGT.MGT(120).DRP.wr_data                       <=  reg_data(980)(31 downto 16);      
  Ctrl.MGT.MGT(120).TX_RESETS.reset_pll_and_datapath  <=  reg_data(981)( 1);                
  Ctrl.MGT.MGT(120).TX_RESETS.reset_datapath          <=  reg_data(981)( 2);                
  Ctrl.MGT.MGT(120).TX_RESETS.reset_bufbypass         <=  reg_data(981)( 3);                
  Ctrl.MGT.MGT(120).RX_RESETS.reset_pll_and_datapath  <=  reg_data(982)( 1);                
  Ctrl.MGT.MGT(120).RX_RESETS.reset_datapath          <=  reg_data(982)( 2);                
  Ctrl.MGT.MGT(120).RX_RESETS.reset_bufbypass         <=  reg_data(982)( 3);                
  Ctrl.MGT.MGT(121).RESET_ALL                         <=  reg_data(984)( 0);                
  Ctrl.MGT.MGT(121).DRP.wr_en                         <=  reg_data(986)( 0);                
  Ctrl.MGT.MGT(121).DRP.wr_addr                       <=  reg_data(987)( 9 downto  0);      
  Ctrl.MGT.MGT(121).DRP.en                            <=  reg_data(987)(12);                
  Ctrl.MGT.MGT(121).DRP.wr_data                       <=  reg_data(988)(31 downto 16);      
  Ctrl.MGT.MGT(121).TX_RESETS.reset_pll_and_datapath  <=  reg_data(989)( 1);                
  Ctrl.MGT.MGT(121).TX_RESETS.reset_datapath          <=  reg_data(989)( 2);                
  Ctrl.MGT.MGT(121).TX_RESETS.reset_bufbypass         <=  reg_data(989)( 3);                
  Ctrl.MGT.MGT(121).RX_RESETS.reset_pll_and_datapath  <=  reg_data(990)( 1);                
  Ctrl.MGT.MGT(121).RX_RESETS.reset_datapath          <=  reg_data(990)( 2);                
  Ctrl.MGT.MGT(121).RX_RESETS.reset_bufbypass         <=  reg_data(990)( 3);                
  Ctrl.MGT.MGT(122).RESET_ALL                         <=  reg_data(992)( 0);                
  Ctrl.MGT.MGT(122).DRP.wr_en                         <=  reg_data(994)( 0);                
  Ctrl.MGT.MGT(122).DRP.wr_addr                       <=  reg_data(995)( 9 downto  0);      
  Ctrl.MGT.MGT(122).DRP.en                            <=  reg_data(995)(12);                
  Ctrl.MGT.MGT(122).DRP.wr_data                       <=  reg_data(996)(31 downto 16);      
  Ctrl.MGT.MGT(122).TX_RESETS.reset_pll_and_datapath  <=  reg_data(997)( 1);                
  Ctrl.MGT.MGT(122).TX_RESETS.reset_datapath          <=  reg_data(997)( 2);                
  Ctrl.MGT.MGT(122).TX_RESETS.reset_bufbypass         <=  reg_data(997)( 3);                
  Ctrl.MGT.MGT(122).RX_RESETS.reset_pll_and_datapath  <=  reg_data(998)( 1);                
  Ctrl.MGT.MGT(122).RX_RESETS.reset_datapath          <=  reg_data(998)( 2);                
  Ctrl.MGT.MGT(122).RX_RESETS.reset_bufbypass         <=  reg_data(998)( 3);                
  Ctrl.MGT.MGT(123).RESET_ALL                         <=  reg_data(1000)( 0);               
  Ctrl.MGT.MGT(123).DRP.wr_en                         <=  reg_data(1002)( 0);               
  Ctrl.MGT.MGT(123).DRP.wr_addr                       <=  reg_data(1003)( 9 downto  0);     
  Ctrl.MGT.MGT(123).DRP.en                            <=  reg_data(1003)(12);               
  Ctrl.MGT.MGT(123).DRP.wr_data                       <=  reg_data(1004)(31 downto 16);     
  Ctrl.MGT.MGT(123).TX_RESETS.reset_pll_and_datapath  <=  reg_data(1005)( 1);               
  Ctrl.MGT.MGT(123).TX_RESETS.reset_datapath          <=  reg_data(1005)( 2);               
  Ctrl.MGT.MGT(123).TX_RESETS.reset_bufbypass         <=  reg_data(1005)( 3);               
  Ctrl.MGT.MGT(123).RX_RESETS.reset_pll_and_datapath  <=  reg_data(1006)( 1);               
  Ctrl.MGT.MGT(123).RX_RESETS.reset_datapath          <=  reg_data(1006)( 2);               
  Ctrl.MGT.MGT(123).RX_RESETS.reset_bufbypass         <=  reg_data(1006)( 3);               
  Ctrl.MGT.MGT(124).RESET_ALL                         <=  reg_data(1008)( 0);               
  Ctrl.MGT.MGT(124).DRP.wr_en                         <=  reg_data(1010)( 0);               
  Ctrl.MGT.MGT(124).DRP.wr_addr                       <=  reg_data(1011)( 9 downto  0);     
  Ctrl.MGT.MGT(124).DRP.en                            <=  reg_data(1011)(12);               
  Ctrl.MGT.MGT(124).DRP.wr_data                       <=  reg_data(1012)(31 downto 16);     
  Ctrl.MGT.MGT(124).TX_RESETS.reset_pll_and_datapath  <=  reg_data(1013)( 1);               
  Ctrl.MGT.MGT(124).TX_RESETS.reset_datapath          <=  reg_data(1013)( 2);               
  Ctrl.MGT.MGT(124).TX_RESETS.reset_bufbypass         <=  reg_data(1013)( 3);               
  Ctrl.MGT.MGT(124).RX_RESETS.reset_pll_and_datapath  <=  reg_data(1014)( 1);               
  Ctrl.MGT.MGT(124).RX_RESETS.reset_datapath          <=  reg_data(1014)( 2);               
  Ctrl.MGT.MGT(124).RX_RESETS.reset_bufbypass         <=  reg_data(1014)( 3);               
  Ctrl.MGT.MGT(125).RESET_ALL                         <=  reg_data(1016)( 0);               
  Ctrl.MGT.MGT(125).DRP.wr_en                         <=  reg_data(1018)( 0);               
  Ctrl.MGT.MGT(125).DRP.wr_addr                       <=  reg_data(1019)( 9 downto  0);     
  Ctrl.MGT.MGT(125).DRP.en                            <=  reg_data(1019)(12);               
  Ctrl.MGT.MGT(125).DRP.wr_data                       <=  reg_data(1020)(31 downto 16);     
  Ctrl.MGT.MGT(125).TX_RESETS.reset_pll_and_datapath  <=  reg_data(1021)( 1);               
  Ctrl.MGT.MGT(125).TX_RESETS.reset_datapath          <=  reg_data(1021)( 2);               
  Ctrl.MGT.MGT(125).TX_RESETS.reset_bufbypass         <=  reg_data(1021)( 3);               
  Ctrl.MGT.MGT(125).RX_RESETS.reset_pll_and_datapath  <=  reg_data(1022)( 1);               
  Ctrl.MGT.MGT(125).RX_RESETS.reset_datapath          <=  reg_data(1022)( 2);               
  Ctrl.MGT.MGT(125).RX_RESETS.reset_bufbypass         <=  reg_data(1022)( 3);               
  Ctrl.MGT.MGT(126).RESET_ALL                         <=  reg_data(1024)( 0);               
  Ctrl.MGT.MGT(126).DRP.wr_en                         <=  reg_data(1026)( 0);               
  Ctrl.MGT.MGT(126).DRP.wr_addr                       <=  reg_data(1027)( 9 downto  0);     
  Ctrl.MGT.MGT(126).DRP.en                            <=  reg_data(1027)(12);               
  Ctrl.MGT.MGT(126).DRP.wr_data                       <=  reg_data(1028)(31 downto 16);     
  Ctrl.MGT.MGT(126).TX_RESETS.reset_pll_and_datapath  <=  reg_data(1029)( 1);               
  Ctrl.MGT.MGT(126).TX_RESETS.reset_datapath          <=  reg_data(1029)( 2);               
  Ctrl.MGT.MGT(126).TX_RESETS.reset_bufbypass         <=  reg_data(1029)( 3);               
  Ctrl.MGT.MGT(126).RX_RESETS.reset_pll_and_datapath  <=  reg_data(1030)( 1);               
  Ctrl.MGT.MGT(126).RX_RESETS.reset_datapath          <=  reg_data(1030)( 2);               
  Ctrl.MGT.MGT(126).RX_RESETS.reset_bufbypass         <=  reg_data(1030)( 3);               
  Ctrl.MGT.MGT(127).RESET_ALL                         <=  reg_data(1032)( 0);               
  Ctrl.MGT.MGT(127).DRP.wr_en                         <=  reg_data(1034)( 0);               
  Ctrl.MGT.MGT(127).DRP.wr_addr                       <=  reg_data(1035)( 9 downto  0);     
  Ctrl.MGT.MGT(127).DRP.en                            <=  reg_data(1035)(12);               
  Ctrl.MGT.MGT(127).DRP.wr_data                       <=  reg_data(1036)(31 downto 16);     
  Ctrl.MGT.MGT(127).TX_RESETS.reset_pll_and_datapath  <=  reg_data(1037)( 1);               
  Ctrl.MGT.MGT(127).TX_RESETS.reset_datapath          <=  reg_data(1037)( 2);               
  Ctrl.MGT.MGT(127).TX_RESETS.reset_bufbypass         <=  reg_data(1037)( 3);               
  Ctrl.MGT.MGT(127).RX_RESETS.reset_pll_and_datapath  <=  reg_data(1038)( 1);               
  Ctrl.MGT.MGT(127).RX_RESETS.reset_datapath          <=  reg_data(1038)( 2);               
  Ctrl.MGT.MGT(127).RX_RESETS.reset_bufbypass         <=  reg_data(1038)( 3);               


  reg_writes: process (clk_axi, reset_axi_n) is
  begin  -- process reg_writes
    if reset_axi_n = '0' then                 -- asynchronous reset (active low)
      reg_data( 1)( 1)  <= DEFAULT_CORE_CTRL_t.CLOCKING.RESET_MMCM;
      reg_data(16)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(0).RESET_ALL;
      reg_data(18)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(0).DRP.wr_en;
      reg_data(19)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(0).DRP.wr_addr;
      reg_data(19)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(0).DRP.en;
      reg_data(20)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(0).DRP.wr_data;
      reg_data(21)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(0).TX_RESETS.reset_pll_and_datapath;
      reg_data(21)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(0).TX_RESETS.reset_datapath;
      reg_data(21)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(0).TX_RESETS.reset_bufbypass;
      reg_data(22)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(0).RX_RESETS.reset_pll_and_datapath;
      reg_data(22)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(0).RX_RESETS.reset_datapath;
      reg_data(22)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(0).RX_RESETS.reset_bufbypass;
      reg_data(24)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(1).RESET_ALL;
      reg_data(26)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(1).DRP.wr_en;
      reg_data(27)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(1).DRP.wr_addr;
      reg_data(27)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(1).DRP.en;
      reg_data(28)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(1).DRP.wr_data;
      reg_data(29)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(1).TX_RESETS.reset_pll_and_datapath;
      reg_data(29)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(1).TX_RESETS.reset_datapath;
      reg_data(29)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(1).TX_RESETS.reset_bufbypass;
      reg_data(30)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(1).RX_RESETS.reset_pll_and_datapath;
      reg_data(30)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(1).RX_RESETS.reset_datapath;
      reg_data(30)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(1).RX_RESETS.reset_bufbypass;
      reg_data(32)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(2).RESET_ALL;
      reg_data(34)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(2).DRP.wr_en;
      reg_data(35)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(2).DRP.wr_addr;
      reg_data(35)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(2).DRP.en;
      reg_data(36)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(2).DRP.wr_data;
      reg_data(37)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(2).TX_RESETS.reset_pll_and_datapath;
      reg_data(37)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(2).TX_RESETS.reset_datapath;
      reg_data(37)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(2).TX_RESETS.reset_bufbypass;
      reg_data(38)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(2).RX_RESETS.reset_pll_and_datapath;
      reg_data(38)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(2).RX_RESETS.reset_datapath;
      reg_data(38)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(2).RX_RESETS.reset_bufbypass;
      reg_data(40)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(3).RESET_ALL;
      reg_data(42)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(3).DRP.wr_en;
      reg_data(43)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(3).DRP.wr_addr;
      reg_data(43)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(3).DRP.en;
      reg_data(44)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(3).DRP.wr_data;
      reg_data(45)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(3).TX_RESETS.reset_pll_and_datapath;
      reg_data(45)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(3).TX_RESETS.reset_datapath;
      reg_data(45)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(3).TX_RESETS.reset_bufbypass;
      reg_data(46)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(3).RX_RESETS.reset_pll_and_datapath;
      reg_data(46)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(3).RX_RESETS.reset_datapath;
      reg_data(46)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(3).RX_RESETS.reset_bufbypass;
      reg_data(48)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(4).RESET_ALL;
      reg_data(50)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(4).DRP.wr_en;
      reg_data(51)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(4).DRP.wr_addr;
      reg_data(51)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(4).DRP.en;
      reg_data(52)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(4).DRP.wr_data;
      reg_data(53)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(4).TX_RESETS.reset_pll_and_datapath;
      reg_data(53)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(4).TX_RESETS.reset_datapath;
      reg_data(53)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(4).TX_RESETS.reset_bufbypass;
      reg_data(54)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(4).RX_RESETS.reset_pll_and_datapath;
      reg_data(54)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(4).RX_RESETS.reset_datapath;
      reg_data(54)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(4).RX_RESETS.reset_bufbypass;
      reg_data(56)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(5).RESET_ALL;
      reg_data(58)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(5).DRP.wr_en;
      reg_data(59)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(5).DRP.wr_addr;
      reg_data(59)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(5).DRP.en;
      reg_data(60)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(5).DRP.wr_data;
      reg_data(61)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(5).TX_RESETS.reset_pll_and_datapath;
      reg_data(61)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(5).TX_RESETS.reset_datapath;
      reg_data(61)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(5).TX_RESETS.reset_bufbypass;
      reg_data(62)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(5).RX_RESETS.reset_pll_and_datapath;
      reg_data(62)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(5).RX_RESETS.reset_datapath;
      reg_data(62)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(5).RX_RESETS.reset_bufbypass;
      reg_data(64)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(6).RESET_ALL;
      reg_data(66)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(6).DRP.wr_en;
      reg_data(67)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(6).DRP.wr_addr;
      reg_data(67)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(6).DRP.en;
      reg_data(68)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(6).DRP.wr_data;
      reg_data(69)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(6).TX_RESETS.reset_pll_and_datapath;
      reg_data(69)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(6).TX_RESETS.reset_datapath;
      reg_data(69)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(6).TX_RESETS.reset_bufbypass;
      reg_data(70)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(6).RX_RESETS.reset_pll_and_datapath;
      reg_data(70)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(6).RX_RESETS.reset_datapath;
      reg_data(70)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(6).RX_RESETS.reset_bufbypass;
      reg_data(72)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(7).RESET_ALL;
      reg_data(74)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(7).DRP.wr_en;
      reg_data(75)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(7).DRP.wr_addr;
      reg_data(75)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(7).DRP.en;
      reg_data(76)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(7).DRP.wr_data;
      reg_data(77)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(7).TX_RESETS.reset_pll_and_datapath;
      reg_data(77)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(7).TX_RESETS.reset_datapath;
      reg_data(77)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(7).TX_RESETS.reset_bufbypass;
      reg_data(78)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(7).RX_RESETS.reset_pll_and_datapath;
      reg_data(78)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(7).RX_RESETS.reset_datapath;
      reg_data(78)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(7).RX_RESETS.reset_bufbypass;
      reg_data(80)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(8).RESET_ALL;
      reg_data(82)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(8).DRP.wr_en;
      reg_data(83)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(8).DRP.wr_addr;
      reg_data(83)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(8).DRP.en;
      reg_data(84)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(8).DRP.wr_data;
      reg_data(85)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(8).TX_RESETS.reset_pll_and_datapath;
      reg_data(85)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(8).TX_RESETS.reset_datapath;
      reg_data(85)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(8).TX_RESETS.reset_bufbypass;
      reg_data(86)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(8).RX_RESETS.reset_pll_and_datapath;
      reg_data(86)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(8).RX_RESETS.reset_datapath;
      reg_data(86)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(8).RX_RESETS.reset_bufbypass;
      reg_data(88)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(9).RESET_ALL;
      reg_data(90)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(9).DRP.wr_en;
      reg_data(91)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(9).DRP.wr_addr;
      reg_data(91)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(9).DRP.en;
      reg_data(92)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(9).DRP.wr_data;
      reg_data(93)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(9).TX_RESETS.reset_pll_and_datapath;
      reg_data(93)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(9).TX_RESETS.reset_datapath;
      reg_data(93)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(9).TX_RESETS.reset_bufbypass;
      reg_data(94)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(9).RX_RESETS.reset_pll_and_datapath;
      reg_data(94)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(9).RX_RESETS.reset_datapath;
      reg_data(94)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(9).RX_RESETS.reset_bufbypass;
      reg_data(96)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(10).RESET_ALL;
      reg_data(98)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(10).DRP.wr_en;
      reg_data(99)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(10).DRP.wr_addr;
      reg_data(99)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(10).DRP.en;
      reg_data(100)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(10).DRP.wr_data;
      reg_data(101)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(10).TX_RESETS.reset_pll_and_datapath;
      reg_data(101)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(10).TX_RESETS.reset_datapath;
      reg_data(101)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(10).TX_RESETS.reset_bufbypass;
      reg_data(102)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(10).RX_RESETS.reset_pll_and_datapath;
      reg_data(102)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(10).RX_RESETS.reset_datapath;
      reg_data(102)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(10).RX_RESETS.reset_bufbypass;
      reg_data(104)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(11).RESET_ALL;
      reg_data(106)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(11).DRP.wr_en;
      reg_data(107)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(11).DRP.wr_addr;
      reg_data(107)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(11).DRP.en;
      reg_data(108)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(11).DRP.wr_data;
      reg_data(109)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(11).TX_RESETS.reset_pll_and_datapath;
      reg_data(109)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(11).TX_RESETS.reset_datapath;
      reg_data(109)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(11).TX_RESETS.reset_bufbypass;
      reg_data(110)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(11).RX_RESETS.reset_pll_and_datapath;
      reg_data(110)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(11).RX_RESETS.reset_datapath;
      reg_data(110)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(11).RX_RESETS.reset_bufbypass;
      reg_data(112)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(12).RESET_ALL;
      reg_data(114)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(12).DRP.wr_en;
      reg_data(115)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(12).DRP.wr_addr;
      reg_data(115)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(12).DRP.en;
      reg_data(116)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(12).DRP.wr_data;
      reg_data(117)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(12).TX_RESETS.reset_pll_and_datapath;
      reg_data(117)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(12).TX_RESETS.reset_datapath;
      reg_data(117)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(12).TX_RESETS.reset_bufbypass;
      reg_data(118)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(12).RX_RESETS.reset_pll_and_datapath;
      reg_data(118)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(12).RX_RESETS.reset_datapath;
      reg_data(118)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(12).RX_RESETS.reset_bufbypass;
      reg_data(120)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(13).RESET_ALL;
      reg_data(122)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(13).DRP.wr_en;
      reg_data(123)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(13).DRP.wr_addr;
      reg_data(123)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(13).DRP.en;
      reg_data(124)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(13).DRP.wr_data;
      reg_data(125)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(13).TX_RESETS.reset_pll_and_datapath;
      reg_data(125)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(13).TX_RESETS.reset_datapath;
      reg_data(125)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(13).TX_RESETS.reset_bufbypass;
      reg_data(126)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(13).RX_RESETS.reset_pll_and_datapath;
      reg_data(126)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(13).RX_RESETS.reset_datapath;
      reg_data(126)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(13).RX_RESETS.reset_bufbypass;
      reg_data(128)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(14).RESET_ALL;
      reg_data(130)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(14).DRP.wr_en;
      reg_data(131)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(14).DRP.wr_addr;
      reg_data(131)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(14).DRP.en;
      reg_data(132)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(14).DRP.wr_data;
      reg_data(133)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(14).TX_RESETS.reset_pll_and_datapath;
      reg_data(133)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(14).TX_RESETS.reset_datapath;
      reg_data(133)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(14).TX_RESETS.reset_bufbypass;
      reg_data(134)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(14).RX_RESETS.reset_pll_and_datapath;
      reg_data(134)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(14).RX_RESETS.reset_datapath;
      reg_data(134)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(14).RX_RESETS.reset_bufbypass;
      reg_data(136)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(15).RESET_ALL;
      reg_data(138)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(15).DRP.wr_en;
      reg_data(139)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(15).DRP.wr_addr;
      reg_data(139)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(15).DRP.en;
      reg_data(140)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(15).DRP.wr_data;
      reg_data(141)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(15).TX_RESETS.reset_pll_and_datapath;
      reg_data(141)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(15).TX_RESETS.reset_datapath;
      reg_data(141)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(15).TX_RESETS.reset_bufbypass;
      reg_data(142)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(15).RX_RESETS.reset_pll_and_datapath;
      reg_data(142)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(15).RX_RESETS.reset_datapath;
      reg_data(142)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(15).RX_RESETS.reset_bufbypass;
      reg_data(144)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(16).RESET_ALL;
      reg_data(146)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(16).DRP.wr_en;
      reg_data(147)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(16).DRP.wr_addr;
      reg_data(147)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(16).DRP.en;
      reg_data(148)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(16).DRP.wr_data;
      reg_data(149)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(16).TX_RESETS.reset_pll_and_datapath;
      reg_data(149)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(16).TX_RESETS.reset_datapath;
      reg_data(149)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(16).TX_RESETS.reset_bufbypass;
      reg_data(150)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(16).RX_RESETS.reset_pll_and_datapath;
      reg_data(150)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(16).RX_RESETS.reset_datapath;
      reg_data(150)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(16).RX_RESETS.reset_bufbypass;
      reg_data(152)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(17).RESET_ALL;
      reg_data(154)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(17).DRP.wr_en;
      reg_data(155)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(17).DRP.wr_addr;
      reg_data(155)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(17).DRP.en;
      reg_data(156)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(17).DRP.wr_data;
      reg_data(157)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(17).TX_RESETS.reset_pll_and_datapath;
      reg_data(157)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(17).TX_RESETS.reset_datapath;
      reg_data(157)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(17).TX_RESETS.reset_bufbypass;
      reg_data(158)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(17).RX_RESETS.reset_pll_and_datapath;
      reg_data(158)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(17).RX_RESETS.reset_datapath;
      reg_data(158)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(17).RX_RESETS.reset_bufbypass;
      reg_data(160)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(18).RESET_ALL;
      reg_data(162)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(18).DRP.wr_en;
      reg_data(163)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(18).DRP.wr_addr;
      reg_data(163)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(18).DRP.en;
      reg_data(164)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(18).DRP.wr_data;
      reg_data(165)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(18).TX_RESETS.reset_pll_and_datapath;
      reg_data(165)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(18).TX_RESETS.reset_datapath;
      reg_data(165)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(18).TX_RESETS.reset_bufbypass;
      reg_data(166)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(18).RX_RESETS.reset_pll_and_datapath;
      reg_data(166)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(18).RX_RESETS.reset_datapath;
      reg_data(166)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(18).RX_RESETS.reset_bufbypass;
      reg_data(168)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(19).RESET_ALL;
      reg_data(170)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(19).DRP.wr_en;
      reg_data(171)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(19).DRP.wr_addr;
      reg_data(171)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(19).DRP.en;
      reg_data(172)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(19).DRP.wr_data;
      reg_data(173)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(19).TX_RESETS.reset_pll_and_datapath;
      reg_data(173)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(19).TX_RESETS.reset_datapath;
      reg_data(173)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(19).TX_RESETS.reset_bufbypass;
      reg_data(174)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(19).RX_RESETS.reset_pll_and_datapath;
      reg_data(174)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(19).RX_RESETS.reset_datapath;
      reg_data(174)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(19).RX_RESETS.reset_bufbypass;
      reg_data(176)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(20).RESET_ALL;
      reg_data(178)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(20).DRP.wr_en;
      reg_data(179)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(20).DRP.wr_addr;
      reg_data(179)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(20).DRP.en;
      reg_data(180)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(20).DRP.wr_data;
      reg_data(181)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(20).TX_RESETS.reset_pll_and_datapath;
      reg_data(181)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(20).TX_RESETS.reset_datapath;
      reg_data(181)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(20).TX_RESETS.reset_bufbypass;
      reg_data(182)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(20).RX_RESETS.reset_pll_and_datapath;
      reg_data(182)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(20).RX_RESETS.reset_datapath;
      reg_data(182)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(20).RX_RESETS.reset_bufbypass;
      reg_data(184)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(21).RESET_ALL;
      reg_data(186)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(21).DRP.wr_en;
      reg_data(187)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(21).DRP.wr_addr;
      reg_data(187)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(21).DRP.en;
      reg_data(188)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(21).DRP.wr_data;
      reg_data(189)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(21).TX_RESETS.reset_pll_and_datapath;
      reg_data(189)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(21).TX_RESETS.reset_datapath;
      reg_data(189)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(21).TX_RESETS.reset_bufbypass;
      reg_data(190)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(21).RX_RESETS.reset_pll_and_datapath;
      reg_data(190)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(21).RX_RESETS.reset_datapath;
      reg_data(190)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(21).RX_RESETS.reset_bufbypass;
      reg_data(192)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(22).RESET_ALL;
      reg_data(194)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(22).DRP.wr_en;
      reg_data(195)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(22).DRP.wr_addr;
      reg_data(195)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(22).DRP.en;
      reg_data(196)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(22).DRP.wr_data;
      reg_data(197)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(22).TX_RESETS.reset_pll_and_datapath;
      reg_data(197)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(22).TX_RESETS.reset_datapath;
      reg_data(197)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(22).TX_RESETS.reset_bufbypass;
      reg_data(198)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(22).RX_RESETS.reset_pll_and_datapath;
      reg_data(198)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(22).RX_RESETS.reset_datapath;
      reg_data(198)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(22).RX_RESETS.reset_bufbypass;
      reg_data(200)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(23).RESET_ALL;
      reg_data(202)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(23).DRP.wr_en;
      reg_data(203)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(23).DRP.wr_addr;
      reg_data(203)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(23).DRP.en;
      reg_data(204)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(23).DRP.wr_data;
      reg_data(205)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(23).TX_RESETS.reset_pll_and_datapath;
      reg_data(205)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(23).TX_RESETS.reset_datapath;
      reg_data(205)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(23).TX_RESETS.reset_bufbypass;
      reg_data(206)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(23).RX_RESETS.reset_pll_and_datapath;
      reg_data(206)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(23).RX_RESETS.reset_datapath;
      reg_data(206)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(23).RX_RESETS.reset_bufbypass;
      reg_data(208)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(24).RESET_ALL;
      reg_data(210)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(24).DRP.wr_en;
      reg_data(211)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(24).DRP.wr_addr;
      reg_data(211)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(24).DRP.en;
      reg_data(212)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(24).DRP.wr_data;
      reg_data(213)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(24).TX_RESETS.reset_pll_and_datapath;
      reg_data(213)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(24).TX_RESETS.reset_datapath;
      reg_data(213)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(24).TX_RESETS.reset_bufbypass;
      reg_data(214)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(24).RX_RESETS.reset_pll_and_datapath;
      reg_data(214)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(24).RX_RESETS.reset_datapath;
      reg_data(214)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(24).RX_RESETS.reset_bufbypass;
      reg_data(216)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(25).RESET_ALL;
      reg_data(218)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(25).DRP.wr_en;
      reg_data(219)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(25).DRP.wr_addr;
      reg_data(219)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(25).DRP.en;
      reg_data(220)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(25).DRP.wr_data;
      reg_data(221)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(25).TX_RESETS.reset_pll_and_datapath;
      reg_data(221)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(25).TX_RESETS.reset_datapath;
      reg_data(221)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(25).TX_RESETS.reset_bufbypass;
      reg_data(222)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(25).RX_RESETS.reset_pll_and_datapath;
      reg_data(222)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(25).RX_RESETS.reset_datapath;
      reg_data(222)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(25).RX_RESETS.reset_bufbypass;
      reg_data(224)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(26).RESET_ALL;
      reg_data(226)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(26).DRP.wr_en;
      reg_data(227)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(26).DRP.wr_addr;
      reg_data(227)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(26).DRP.en;
      reg_data(228)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(26).DRP.wr_data;
      reg_data(229)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(26).TX_RESETS.reset_pll_and_datapath;
      reg_data(229)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(26).TX_RESETS.reset_datapath;
      reg_data(229)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(26).TX_RESETS.reset_bufbypass;
      reg_data(230)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(26).RX_RESETS.reset_pll_and_datapath;
      reg_data(230)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(26).RX_RESETS.reset_datapath;
      reg_data(230)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(26).RX_RESETS.reset_bufbypass;
      reg_data(232)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(27).RESET_ALL;
      reg_data(234)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(27).DRP.wr_en;
      reg_data(235)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(27).DRP.wr_addr;
      reg_data(235)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(27).DRP.en;
      reg_data(236)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(27).DRP.wr_data;
      reg_data(237)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(27).TX_RESETS.reset_pll_and_datapath;
      reg_data(237)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(27).TX_RESETS.reset_datapath;
      reg_data(237)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(27).TX_RESETS.reset_bufbypass;
      reg_data(238)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(27).RX_RESETS.reset_pll_and_datapath;
      reg_data(238)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(27).RX_RESETS.reset_datapath;
      reg_data(238)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(27).RX_RESETS.reset_bufbypass;
      reg_data(240)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(28).RESET_ALL;
      reg_data(242)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(28).DRP.wr_en;
      reg_data(243)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(28).DRP.wr_addr;
      reg_data(243)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(28).DRP.en;
      reg_data(244)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(28).DRP.wr_data;
      reg_data(245)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(28).TX_RESETS.reset_pll_and_datapath;
      reg_data(245)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(28).TX_RESETS.reset_datapath;
      reg_data(245)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(28).TX_RESETS.reset_bufbypass;
      reg_data(246)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(28).RX_RESETS.reset_pll_and_datapath;
      reg_data(246)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(28).RX_RESETS.reset_datapath;
      reg_data(246)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(28).RX_RESETS.reset_bufbypass;
      reg_data(248)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(29).RESET_ALL;
      reg_data(250)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(29).DRP.wr_en;
      reg_data(251)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(29).DRP.wr_addr;
      reg_data(251)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(29).DRP.en;
      reg_data(252)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(29).DRP.wr_data;
      reg_data(253)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(29).TX_RESETS.reset_pll_and_datapath;
      reg_data(253)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(29).TX_RESETS.reset_datapath;
      reg_data(253)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(29).TX_RESETS.reset_bufbypass;
      reg_data(254)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(29).RX_RESETS.reset_pll_and_datapath;
      reg_data(254)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(29).RX_RESETS.reset_datapath;
      reg_data(254)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(29).RX_RESETS.reset_bufbypass;
      reg_data(256)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(30).RESET_ALL;
      reg_data(258)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(30).DRP.wr_en;
      reg_data(259)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(30).DRP.wr_addr;
      reg_data(259)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(30).DRP.en;
      reg_data(260)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(30).DRP.wr_data;
      reg_data(261)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(30).TX_RESETS.reset_pll_and_datapath;
      reg_data(261)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(30).TX_RESETS.reset_datapath;
      reg_data(261)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(30).TX_RESETS.reset_bufbypass;
      reg_data(262)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(30).RX_RESETS.reset_pll_and_datapath;
      reg_data(262)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(30).RX_RESETS.reset_datapath;
      reg_data(262)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(30).RX_RESETS.reset_bufbypass;
      reg_data(264)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(31).RESET_ALL;
      reg_data(266)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(31).DRP.wr_en;
      reg_data(267)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(31).DRP.wr_addr;
      reg_data(267)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(31).DRP.en;
      reg_data(268)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(31).DRP.wr_data;
      reg_data(269)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(31).TX_RESETS.reset_pll_and_datapath;
      reg_data(269)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(31).TX_RESETS.reset_datapath;
      reg_data(269)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(31).TX_RESETS.reset_bufbypass;
      reg_data(270)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(31).RX_RESETS.reset_pll_and_datapath;
      reg_data(270)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(31).RX_RESETS.reset_datapath;
      reg_data(270)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(31).RX_RESETS.reset_bufbypass;
      reg_data(272)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(32).RESET_ALL;
      reg_data(274)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(32).DRP.wr_en;
      reg_data(275)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(32).DRP.wr_addr;
      reg_data(275)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(32).DRP.en;
      reg_data(276)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(32).DRP.wr_data;
      reg_data(277)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(32).TX_RESETS.reset_pll_and_datapath;
      reg_data(277)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(32).TX_RESETS.reset_datapath;
      reg_data(277)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(32).TX_RESETS.reset_bufbypass;
      reg_data(278)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(32).RX_RESETS.reset_pll_and_datapath;
      reg_data(278)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(32).RX_RESETS.reset_datapath;
      reg_data(278)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(32).RX_RESETS.reset_bufbypass;
      reg_data(280)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(33).RESET_ALL;
      reg_data(282)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(33).DRP.wr_en;
      reg_data(283)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(33).DRP.wr_addr;
      reg_data(283)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(33).DRP.en;
      reg_data(284)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(33).DRP.wr_data;
      reg_data(285)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(33).TX_RESETS.reset_pll_and_datapath;
      reg_data(285)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(33).TX_RESETS.reset_datapath;
      reg_data(285)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(33).TX_RESETS.reset_bufbypass;
      reg_data(286)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(33).RX_RESETS.reset_pll_and_datapath;
      reg_data(286)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(33).RX_RESETS.reset_datapath;
      reg_data(286)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(33).RX_RESETS.reset_bufbypass;
      reg_data(288)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(34).RESET_ALL;
      reg_data(290)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(34).DRP.wr_en;
      reg_data(291)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(34).DRP.wr_addr;
      reg_data(291)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(34).DRP.en;
      reg_data(292)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(34).DRP.wr_data;
      reg_data(293)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(34).TX_RESETS.reset_pll_and_datapath;
      reg_data(293)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(34).TX_RESETS.reset_datapath;
      reg_data(293)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(34).TX_RESETS.reset_bufbypass;
      reg_data(294)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(34).RX_RESETS.reset_pll_and_datapath;
      reg_data(294)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(34).RX_RESETS.reset_datapath;
      reg_data(294)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(34).RX_RESETS.reset_bufbypass;
      reg_data(296)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(35).RESET_ALL;
      reg_data(298)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(35).DRP.wr_en;
      reg_data(299)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(35).DRP.wr_addr;
      reg_data(299)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(35).DRP.en;
      reg_data(300)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(35).DRP.wr_data;
      reg_data(301)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(35).TX_RESETS.reset_pll_and_datapath;
      reg_data(301)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(35).TX_RESETS.reset_datapath;
      reg_data(301)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(35).TX_RESETS.reset_bufbypass;
      reg_data(302)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(35).RX_RESETS.reset_pll_and_datapath;
      reg_data(302)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(35).RX_RESETS.reset_datapath;
      reg_data(302)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(35).RX_RESETS.reset_bufbypass;
      reg_data(304)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(36).RESET_ALL;
      reg_data(306)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(36).DRP.wr_en;
      reg_data(307)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(36).DRP.wr_addr;
      reg_data(307)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(36).DRP.en;
      reg_data(308)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(36).DRP.wr_data;
      reg_data(309)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(36).TX_RESETS.reset_pll_and_datapath;
      reg_data(309)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(36).TX_RESETS.reset_datapath;
      reg_data(309)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(36).TX_RESETS.reset_bufbypass;
      reg_data(310)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(36).RX_RESETS.reset_pll_and_datapath;
      reg_data(310)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(36).RX_RESETS.reset_datapath;
      reg_data(310)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(36).RX_RESETS.reset_bufbypass;
      reg_data(312)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(37).RESET_ALL;
      reg_data(314)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(37).DRP.wr_en;
      reg_data(315)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(37).DRP.wr_addr;
      reg_data(315)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(37).DRP.en;
      reg_data(316)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(37).DRP.wr_data;
      reg_data(317)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(37).TX_RESETS.reset_pll_and_datapath;
      reg_data(317)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(37).TX_RESETS.reset_datapath;
      reg_data(317)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(37).TX_RESETS.reset_bufbypass;
      reg_data(318)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(37).RX_RESETS.reset_pll_and_datapath;
      reg_data(318)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(37).RX_RESETS.reset_datapath;
      reg_data(318)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(37).RX_RESETS.reset_bufbypass;
      reg_data(320)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(38).RESET_ALL;
      reg_data(322)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(38).DRP.wr_en;
      reg_data(323)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(38).DRP.wr_addr;
      reg_data(323)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(38).DRP.en;
      reg_data(324)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(38).DRP.wr_data;
      reg_data(325)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(38).TX_RESETS.reset_pll_and_datapath;
      reg_data(325)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(38).TX_RESETS.reset_datapath;
      reg_data(325)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(38).TX_RESETS.reset_bufbypass;
      reg_data(326)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(38).RX_RESETS.reset_pll_and_datapath;
      reg_data(326)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(38).RX_RESETS.reset_datapath;
      reg_data(326)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(38).RX_RESETS.reset_bufbypass;
      reg_data(328)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(39).RESET_ALL;
      reg_data(330)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(39).DRP.wr_en;
      reg_data(331)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(39).DRP.wr_addr;
      reg_data(331)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(39).DRP.en;
      reg_data(332)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(39).DRP.wr_data;
      reg_data(333)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(39).TX_RESETS.reset_pll_and_datapath;
      reg_data(333)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(39).TX_RESETS.reset_datapath;
      reg_data(333)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(39).TX_RESETS.reset_bufbypass;
      reg_data(334)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(39).RX_RESETS.reset_pll_and_datapath;
      reg_data(334)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(39).RX_RESETS.reset_datapath;
      reg_data(334)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(39).RX_RESETS.reset_bufbypass;
      reg_data(336)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(40).RESET_ALL;
      reg_data(338)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(40).DRP.wr_en;
      reg_data(339)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(40).DRP.wr_addr;
      reg_data(339)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(40).DRP.en;
      reg_data(340)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(40).DRP.wr_data;
      reg_data(341)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(40).TX_RESETS.reset_pll_and_datapath;
      reg_data(341)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(40).TX_RESETS.reset_datapath;
      reg_data(341)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(40).TX_RESETS.reset_bufbypass;
      reg_data(342)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(40).RX_RESETS.reset_pll_and_datapath;
      reg_data(342)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(40).RX_RESETS.reset_datapath;
      reg_data(342)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(40).RX_RESETS.reset_bufbypass;
      reg_data(344)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(41).RESET_ALL;
      reg_data(346)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(41).DRP.wr_en;
      reg_data(347)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(41).DRP.wr_addr;
      reg_data(347)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(41).DRP.en;
      reg_data(348)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(41).DRP.wr_data;
      reg_data(349)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(41).TX_RESETS.reset_pll_and_datapath;
      reg_data(349)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(41).TX_RESETS.reset_datapath;
      reg_data(349)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(41).TX_RESETS.reset_bufbypass;
      reg_data(350)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(41).RX_RESETS.reset_pll_and_datapath;
      reg_data(350)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(41).RX_RESETS.reset_datapath;
      reg_data(350)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(41).RX_RESETS.reset_bufbypass;
      reg_data(352)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(42).RESET_ALL;
      reg_data(354)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(42).DRP.wr_en;
      reg_data(355)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(42).DRP.wr_addr;
      reg_data(355)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(42).DRP.en;
      reg_data(356)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(42).DRP.wr_data;
      reg_data(357)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(42).TX_RESETS.reset_pll_and_datapath;
      reg_data(357)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(42).TX_RESETS.reset_datapath;
      reg_data(357)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(42).TX_RESETS.reset_bufbypass;
      reg_data(358)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(42).RX_RESETS.reset_pll_and_datapath;
      reg_data(358)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(42).RX_RESETS.reset_datapath;
      reg_data(358)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(42).RX_RESETS.reset_bufbypass;
      reg_data(360)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(43).RESET_ALL;
      reg_data(362)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(43).DRP.wr_en;
      reg_data(363)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(43).DRP.wr_addr;
      reg_data(363)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(43).DRP.en;
      reg_data(364)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(43).DRP.wr_data;
      reg_data(365)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(43).TX_RESETS.reset_pll_and_datapath;
      reg_data(365)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(43).TX_RESETS.reset_datapath;
      reg_data(365)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(43).TX_RESETS.reset_bufbypass;
      reg_data(366)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(43).RX_RESETS.reset_pll_and_datapath;
      reg_data(366)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(43).RX_RESETS.reset_datapath;
      reg_data(366)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(43).RX_RESETS.reset_bufbypass;
      reg_data(368)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(44).RESET_ALL;
      reg_data(370)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(44).DRP.wr_en;
      reg_data(371)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(44).DRP.wr_addr;
      reg_data(371)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(44).DRP.en;
      reg_data(372)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(44).DRP.wr_data;
      reg_data(373)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(44).TX_RESETS.reset_pll_and_datapath;
      reg_data(373)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(44).TX_RESETS.reset_datapath;
      reg_data(373)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(44).TX_RESETS.reset_bufbypass;
      reg_data(374)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(44).RX_RESETS.reset_pll_and_datapath;
      reg_data(374)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(44).RX_RESETS.reset_datapath;
      reg_data(374)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(44).RX_RESETS.reset_bufbypass;
      reg_data(376)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(45).RESET_ALL;
      reg_data(378)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(45).DRP.wr_en;
      reg_data(379)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(45).DRP.wr_addr;
      reg_data(379)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(45).DRP.en;
      reg_data(380)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(45).DRP.wr_data;
      reg_data(381)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(45).TX_RESETS.reset_pll_and_datapath;
      reg_data(381)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(45).TX_RESETS.reset_datapath;
      reg_data(381)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(45).TX_RESETS.reset_bufbypass;
      reg_data(382)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(45).RX_RESETS.reset_pll_and_datapath;
      reg_data(382)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(45).RX_RESETS.reset_datapath;
      reg_data(382)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(45).RX_RESETS.reset_bufbypass;
      reg_data(384)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(46).RESET_ALL;
      reg_data(386)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(46).DRP.wr_en;
      reg_data(387)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(46).DRP.wr_addr;
      reg_data(387)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(46).DRP.en;
      reg_data(388)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(46).DRP.wr_data;
      reg_data(389)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(46).TX_RESETS.reset_pll_and_datapath;
      reg_data(389)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(46).TX_RESETS.reset_datapath;
      reg_data(389)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(46).TX_RESETS.reset_bufbypass;
      reg_data(390)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(46).RX_RESETS.reset_pll_and_datapath;
      reg_data(390)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(46).RX_RESETS.reset_datapath;
      reg_data(390)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(46).RX_RESETS.reset_bufbypass;
      reg_data(392)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(47).RESET_ALL;
      reg_data(394)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(47).DRP.wr_en;
      reg_data(395)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(47).DRP.wr_addr;
      reg_data(395)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(47).DRP.en;
      reg_data(396)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(47).DRP.wr_data;
      reg_data(397)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(47).TX_RESETS.reset_pll_and_datapath;
      reg_data(397)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(47).TX_RESETS.reset_datapath;
      reg_data(397)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(47).TX_RESETS.reset_bufbypass;
      reg_data(398)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(47).RX_RESETS.reset_pll_and_datapath;
      reg_data(398)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(47).RX_RESETS.reset_datapath;
      reg_data(398)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(47).RX_RESETS.reset_bufbypass;
      reg_data(400)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(48).RESET_ALL;
      reg_data(402)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(48).DRP.wr_en;
      reg_data(403)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(48).DRP.wr_addr;
      reg_data(403)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(48).DRP.en;
      reg_data(404)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(48).DRP.wr_data;
      reg_data(405)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(48).TX_RESETS.reset_pll_and_datapath;
      reg_data(405)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(48).TX_RESETS.reset_datapath;
      reg_data(405)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(48).TX_RESETS.reset_bufbypass;
      reg_data(406)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(48).RX_RESETS.reset_pll_and_datapath;
      reg_data(406)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(48).RX_RESETS.reset_datapath;
      reg_data(406)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(48).RX_RESETS.reset_bufbypass;
      reg_data(408)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(49).RESET_ALL;
      reg_data(410)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(49).DRP.wr_en;
      reg_data(411)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(49).DRP.wr_addr;
      reg_data(411)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(49).DRP.en;
      reg_data(412)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(49).DRP.wr_data;
      reg_data(413)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(49).TX_RESETS.reset_pll_and_datapath;
      reg_data(413)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(49).TX_RESETS.reset_datapath;
      reg_data(413)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(49).TX_RESETS.reset_bufbypass;
      reg_data(414)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(49).RX_RESETS.reset_pll_and_datapath;
      reg_data(414)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(49).RX_RESETS.reset_datapath;
      reg_data(414)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(49).RX_RESETS.reset_bufbypass;
      reg_data(416)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(50).RESET_ALL;
      reg_data(418)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(50).DRP.wr_en;
      reg_data(419)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(50).DRP.wr_addr;
      reg_data(419)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(50).DRP.en;
      reg_data(420)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(50).DRP.wr_data;
      reg_data(421)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(50).TX_RESETS.reset_pll_and_datapath;
      reg_data(421)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(50).TX_RESETS.reset_datapath;
      reg_data(421)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(50).TX_RESETS.reset_bufbypass;
      reg_data(422)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(50).RX_RESETS.reset_pll_and_datapath;
      reg_data(422)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(50).RX_RESETS.reset_datapath;
      reg_data(422)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(50).RX_RESETS.reset_bufbypass;
      reg_data(424)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(51).RESET_ALL;
      reg_data(426)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(51).DRP.wr_en;
      reg_data(427)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(51).DRP.wr_addr;
      reg_data(427)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(51).DRP.en;
      reg_data(428)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(51).DRP.wr_data;
      reg_data(429)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(51).TX_RESETS.reset_pll_and_datapath;
      reg_data(429)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(51).TX_RESETS.reset_datapath;
      reg_data(429)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(51).TX_RESETS.reset_bufbypass;
      reg_data(430)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(51).RX_RESETS.reset_pll_and_datapath;
      reg_data(430)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(51).RX_RESETS.reset_datapath;
      reg_data(430)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(51).RX_RESETS.reset_bufbypass;
      reg_data(432)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(52).RESET_ALL;
      reg_data(434)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(52).DRP.wr_en;
      reg_data(435)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(52).DRP.wr_addr;
      reg_data(435)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(52).DRP.en;
      reg_data(436)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(52).DRP.wr_data;
      reg_data(437)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(52).TX_RESETS.reset_pll_and_datapath;
      reg_data(437)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(52).TX_RESETS.reset_datapath;
      reg_data(437)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(52).TX_RESETS.reset_bufbypass;
      reg_data(438)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(52).RX_RESETS.reset_pll_and_datapath;
      reg_data(438)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(52).RX_RESETS.reset_datapath;
      reg_data(438)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(52).RX_RESETS.reset_bufbypass;
      reg_data(440)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(53).RESET_ALL;
      reg_data(442)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(53).DRP.wr_en;
      reg_data(443)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(53).DRP.wr_addr;
      reg_data(443)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(53).DRP.en;
      reg_data(444)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(53).DRP.wr_data;
      reg_data(445)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(53).TX_RESETS.reset_pll_and_datapath;
      reg_data(445)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(53).TX_RESETS.reset_datapath;
      reg_data(445)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(53).TX_RESETS.reset_bufbypass;
      reg_data(446)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(53).RX_RESETS.reset_pll_and_datapath;
      reg_data(446)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(53).RX_RESETS.reset_datapath;
      reg_data(446)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(53).RX_RESETS.reset_bufbypass;
      reg_data(448)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(54).RESET_ALL;
      reg_data(450)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(54).DRP.wr_en;
      reg_data(451)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(54).DRP.wr_addr;
      reg_data(451)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(54).DRP.en;
      reg_data(452)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(54).DRP.wr_data;
      reg_data(453)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(54).TX_RESETS.reset_pll_and_datapath;
      reg_data(453)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(54).TX_RESETS.reset_datapath;
      reg_data(453)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(54).TX_RESETS.reset_bufbypass;
      reg_data(454)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(54).RX_RESETS.reset_pll_and_datapath;
      reg_data(454)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(54).RX_RESETS.reset_datapath;
      reg_data(454)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(54).RX_RESETS.reset_bufbypass;
      reg_data(456)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(55).RESET_ALL;
      reg_data(458)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(55).DRP.wr_en;
      reg_data(459)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(55).DRP.wr_addr;
      reg_data(459)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(55).DRP.en;
      reg_data(460)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(55).DRP.wr_data;
      reg_data(461)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(55).TX_RESETS.reset_pll_and_datapath;
      reg_data(461)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(55).TX_RESETS.reset_datapath;
      reg_data(461)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(55).TX_RESETS.reset_bufbypass;
      reg_data(462)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(55).RX_RESETS.reset_pll_and_datapath;
      reg_data(462)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(55).RX_RESETS.reset_datapath;
      reg_data(462)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(55).RX_RESETS.reset_bufbypass;
      reg_data(464)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(56).RESET_ALL;
      reg_data(466)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(56).DRP.wr_en;
      reg_data(467)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(56).DRP.wr_addr;
      reg_data(467)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(56).DRP.en;
      reg_data(468)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(56).DRP.wr_data;
      reg_data(469)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(56).TX_RESETS.reset_pll_and_datapath;
      reg_data(469)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(56).TX_RESETS.reset_datapath;
      reg_data(469)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(56).TX_RESETS.reset_bufbypass;
      reg_data(470)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(56).RX_RESETS.reset_pll_and_datapath;
      reg_data(470)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(56).RX_RESETS.reset_datapath;
      reg_data(470)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(56).RX_RESETS.reset_bufbypass;
      reg_data(472)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(57).RESET_ALL;
      reg_data(474)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(57).DRP.wr_en;
      reg_data(475)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(57).DRP.wr_addr;
      reg_data(475)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(57).DRP.en;
      reg_data(476)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(57).DRP.wr_data;
      reg_data(477)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(57).TX_RESETS.reset_pll_and_datapath;
      reg_data(477)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(57).TX_RESETS.reset_datapath;
      reg_data(477)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(57).TX_RESETS.reset_bufbypass;
      reg_data(478)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(57).RX_RESETS.reset_pll_and_datapath;
      reg_data(478)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(57).RX_RESETS.reset_datapath;
      reg_data(478)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(57).RX_RESETS.reset_bufbypass;
      reg_data(480)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(58).RESET_ALL;
      reg_data(482)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(58).DRP.wr_en;
      reg_data(483)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(58).DRP.wr_addr;
      reg_data(483)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(58).DRP.en;
      reg_data(484)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(58).DRP.wr_data;
      reg_data(485)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(58).TX_RESETS.reset_pll_and_datapath;
      reg_data(485)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(58).TX_RESETS.reset_datapath;
      reg_data(485)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(58).TX_RESETS.reset_bufbypass;
      reg_data(486)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(58).RX_RESETS.reset_pll_and_datapath;
      reg_data(486)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(58).RX_RESETS.reset_datapath;
      reg_data(486)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(58).RX_RESETS.reset_bufbypass;
      reg_data(488)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(59).RESET_ALL;
      reg_data(490)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(59).DRP.wr_en;
      reg_data(491)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(59).DRP.wr_addr;
      reg_data(491)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(59).DRP.en;
      reg_data(492)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(59).DRP.wr_data;
      reg_data(493)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(59).TX_RESETS.reset_pll_and_datapath;
      reg_data(493)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(59).TX_RESETS.reset_datapath;
      reg_data(493)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(59).TX_RESETS.reset_bufbypass;
      reg_data(494)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(59).RX_RESETS.reset_pll_and_datapath;
      reg_data(494)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(59).RX_RESETS.reset_datapath;
      reg_data(494)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(59).RX_RESETS.reset_bufbypass;
      reg_data(496)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(60).RESET_ALL;
      reg_data(498)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(60).DRP.wr_en;
      reg_data(499)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(60).DRP.wr_addr;
      reg_data(499)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(60).DRP.en;
      reg_data(500)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(60).DRP.wr_data;
      reg_data(501)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(60).TX_RESETS.reset_pll_and_datapath;
      reg_data(501)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(60).TX_RESETS.reset_datapath;
      reg_data(501)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(60).TX_RESETS.reset_bufbypass;
      reg_data(502)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(60).RX_RESETS.reset_pll_and_datapath;
      reg_data(502)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(60).RX_RESETS.reset_datapath;
      reg_data(502)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(60).RX_RESETS.reset_bufbypass;
      reg_data(504)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(61).RESET_ALL;
      reg_data(506)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(61).DRP.wr_en;
      reg_data(507)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(61).DRP.wr_addr;
      reg_data(507)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(61).DRP.en;
      reg_data(508)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(61).DRP.wr_data;
      reg_data(509)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(61).TX_RESETS.reset_pll_and_datapath;
      reg_data(509)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(61).TX_RESETS.reset_datapath;
      reg_data(509)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(61).TX_RESETS.reset_bufbypass;
      reg_data(510)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(61).RX_RESETS.reset_pll_and_datapath;
      reg_data(510)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(61).RX_RESETS.reset_datapath;
      reg_data(510)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(61).RX_RESETS.reset_bufbypass;
      reg_data(512)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(62).RESET_ALL;
      reg_data(514)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(62).DRP.wr_en;
      reg_data(515)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(62).DRP.wr_addr;
      reg_data(515)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(62).DRP.en;
      reg_data(516)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(62).DRP.wr_data;
      reg_data(517)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(62).TX_RESETS.reset_pll_and_datapath;
      reg_data(517)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(62).TX_RESETS.reset_datapath;
      reg_data(517)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(62).TX_RESETS.reset_bufbypass;
      reg_data(518)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(62).RX_RESETS.reset_pll_and_datapath;
      reg_data(518)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(62).RX_RESETS.reset_datapath;
      reg_data(518)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(62).RX_RESETS.reset_bufbypass;
      reg_data(520)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(63).RESET_ALL;
      reg_data(522)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(63).DRP.wr_en;
      reg_data(523)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(63).DRP.wr_addr;
      reg_data(523)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(63).DRP.en;
      reg_data(524)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(63).DRP.wr_data;
      reg_data(525)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(63).TX_RESETS.reset_pll_and_datapath;
      reg_data(525)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(63).TX_RESETS.reset_datapath;
      reg_data(525)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(63).TX_RESETS.reset_bufbypass;
      reg_data(526)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(63).RX_RESETS.reset_pll_and_datapath;
      reg_data(526)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(63).RX_RESETS.reset_datapath;
      reg_data(526)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(63).RX_RESETS.reset_bufbypass;
      reg_data(528)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(64).RESET_ALL;
      reg_data(530)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(64).DRP.wr_en;
      reg_data(531)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(64).DRP.wr_addr;
      reg_data(531)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(64).DRP.en;
      reg_data(532)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(64).DRP.wr_data;
      reg_data(533)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(64).TX_RESETS.reset_pll_and_datapath;
      reg_data(533)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(64).TX_RESETS.reset_datapath;
      reg_data(533)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(64).TX_RESETS.reset_bufbypass;
      reg_data(534)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(64).RX_RESETS.reset_pll_and_datapath;
      reg_data(534)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(64).RX_RESETS.reset_datapath;
      reg_data(534)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(64).RX_RESETS.reset_bufbypass;
      reg_data(536)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(65).RESET_ALL;
      reg_data(538)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(65).DRP.wr_en;
      reg_data(539)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(65).DRP.wr_addr;
      reg_data(539)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(65).DRP.en;
      reg_data(540)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(65).DRP.wr_data;
      reg_data(541)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(65).TX_RESETS.reset_pll_and_datapath;
      reg_data(541)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(65).TX_RESETS.reset_datapath;
      reg_data(541)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(65).TX_RESETS.reset_bufbypass;
      reg_data(542)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(65).RX_RESETS.reset_pll_and_datapath;
      reg_data(542)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(65).RX_RESETS.reset_datapath;
      reg_data(542)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(65).RX_RESETS.reset_bufbypass;
      reg_data(544)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(66).RESET_ALL;
      reg_data(546)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(66).DRP.wr_en;
      reg_data(547)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(66).DRP.wr_addr;
      reg_data(547)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(66).DRP.en;
      reg_data(548)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(66).DRP.wr_data;
      reg_data(549)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(66).TX_RESETS.reset_pll_and_datapath;
      reg_data(549)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(66).TX_RESETS.reset_datapath;
      reg_data(549)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(66).TX_RESETS.reset_bufbypass;
      reg_data(550)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(66).RX_RESETS.reset_pll_and_datapath;
      reg_data(550)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(66).RX_RESETS.reset_datapath;
      reg_data(550)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(66).RX_RESETS.reset_bufbypass;
      reg_data(552)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(67).RESET_ALL;
      reg_data(554)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(67).DRP.wr_en;
      reg_data(555)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(67).DRP.wr_addr;
      reg_data(555)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(67).DRP.en;
      reg_data(556)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(67).DRP.wr_data;
      reg_data(557)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(67).TX_RESETS.reset_pll_and_datapath;
      reg_data(557)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(67).TX_RESETS.reset_datapath;
      reg_data(557)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(67).TX_RESETS.reset_bufbypass;
      reg_data(558)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(67).RX_RESETS.reset_pll_and_datapath;
      reg_data(558)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(67).RX_RESETS.reset_datapath;
      reg_data(558)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(67).RX_RESETS.reset_bufbypass;
      reg_data(560)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(68).RESET_ALL;
      reg_data(562)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(68).DRP.wr_en;
      reg_data(563)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(68).DRP.wr_addr;
      reg_data(563)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(68).DRP.en;
      reg_data(564)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(68).DRP.wr_data;
      reg_data(565)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(68).TX_RESETS.reset_pll_and_datapath;
      reg_data(565)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(68).TX_RESETS.reset_datapath;
      reg_data(565)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(68).TX_RESETS.reset_bufbypass;
      reg_data(566)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(68).RX_RESETS.reset_pll_and_datapath;
      reg_data(566)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(68).RX_RESETS.reset_datapath;
      reg_data(566)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(68).RX_RESETS.reset_bufbypass;
      reg_data(568)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(69).RESET_ALL;
      reg_data(570)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(69).DRP.wr_en;
      reg_data(571)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(69).DRP.wr_addr;
      reg_data(571)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(69).DRP.en;
      reg_data(572)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(69).DRP.wr_data;
      reg_data(573)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(69).TX_RESETS.reset_pll_and_datapath;
      reg_data(573)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(69).TX_RESETS.reset_datapath;
      reg_data(573)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(69).TX_RESETS.reset_bufbypass;
      reg_data(574)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(69).RX_RESETS.reset_pll_and_datapath;
      reg_data(574)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(69).RX_RESETS.reset_datapath;
      reg_data(574)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(69).RX_RESETS.reset_bufbypass;
      reg_data(576)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(70).RESET_ALL;
      reg_data(578)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(70).DRP.wr_en;
      reg_data(579)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(70).DRP.wr_addr;
      reg_data(579)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(70).DRP.en;
      reg_data(580)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(70).DRP.wr_data;
      reg_data(581)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(70).TX_RESETS.reset_pll_and_datapath;
      reg_data(581)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(70).TX_RESETS.reset_datapath;
      reg_data(581)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(70).TX_RESETS.reset_bufbypass;
      reg_data(582)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(70).RX_RESETS.reset_pll_and_datapath;
      reg_data(582)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(70).RX_RESETS.reset_datapath;
      reg_data(582)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(70).RX_RESETS.reset_bufbypass;
      reg_data(584)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(71).RESET_ALL;
      reg_data(586)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(71).DRP.wr_en;
      reg_data(587)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(71).DRP.wr_addr;
      reg_data(587)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(71).DRP.en;
      reg_data(588)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(71).DRP.wr_data;
      reg_data(589)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(71).TX_RESETS.reset_pll_and_datapath;
      reg_data(589)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(71).TX_RESETS.reset_datapath;
      reg_data(589)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(71).TX_RESETS.reset_bufbypass;
      reg_data(590)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(71).RX_RESETS.reset_pll_and_datapath;
      reg_data(590)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(71).RX_RESETS.reset_datapath;
      reg_data(590)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(71).RX_RESETS.reset_bufbypass;
      reg_data(592)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(72).RESET_ALL;
      reg_data(594)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(72).DRP.wr_en;
      reg_data(595)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(72).DRP.wr_addr;
      reg_data(595)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(72).DRP.en;
      reg_data(596)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(72).DRP.wr_data;
      reg_data(597)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(72).TX_RESETS.reset_pll_and_datapath;
      reg_data(597)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(72).TX_RESETS.reset_datapath;
      reg_data(597)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(72).TX_RESETS.reset_bufbypass;
      reg_data(598)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(72).RX_RESETS.reset_pll_and_datapath;
      reg_data(598)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(72).RX_RESETS.reset_datapath;
      reg_data(598)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(72).RX_RESETS.reset_bufbypass;
      reg_data(600)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(73).RESET_ALL;
      reg_data(602)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(73).DRP.wr_en;
      reg_data(603)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(73).DRP.wr_addr;
      reg_data(603)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(73).DRP.en;
      reg_data(604)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(73).DRP.wr_data;
      reg_data(605)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(73).TX_RESETS.reset_pll_and_datapath;
      reg_data(605)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(73).TX_RESETS.reset_datapath;
      reg_data(605)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(73).TX_RESETS.reset_bufbypass;
      reg_data(606)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(73).RX_RESETS.reset_pll_and_datapath;
      reg_data(606)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(73).RX_RESETS.reset_datapath;
      reg_data(606)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(73).RX_RESETS.reset_bufbypass;
      reg_data(608)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(74).RESET_ALL;
      reg_data(610)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(74).DRP.wr_en;
      reg_data(611)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(74).DRP.wr_addr;
      reg_data(611)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(74).DRP.en;
      reg_data(612)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(74).DRP.wr_data;
      reg_data(613)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(74).TX_RESETS.reset_pll_and_datapath;
      reg_data(613)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(74).TX_RESETS.reset_datapath;
      reg_data(613)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(74).TX_RESETS.reset_bufbypass;
      reg_data(614)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(74).RX_RESETS.reset_pll_and_datapath;
      reg_data(614)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(74).RX_RESETS.reset_datapath;
      reg_data(614)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(74).RX_RESETS.reset_bufbypass;
      reg_data(616)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(75).RESET_ALL;
      reg_data(618)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(75).DRP.wr_en;
      reg_data(619)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(75).DRP.wr_addr;
      reg_data(619)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(75).DRP.en;
      reg_data(620)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(75).DRP.wr_data;
      reg_data(621)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(75).TX_RESETS.reset_pll_and_datapath;
      reg_data(621)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(75).TX_RESETS.reset_datapath;
      reg_data(621)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(75).TX_RESETS.reset_bufbypass;
      reg_data(622)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(75).RX_RESETS.reset_pll_and_datapath;
      reg_data(622)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(75).RX_RESETS.reset_datapath;
      reg_data(622)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(75).RX_RESETS.reset_bufbypass;
      reg_data(624)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(76).RESET_ALL;
      reg_data(626)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(76).DRP.wr_en;
      reg_data(627)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(76).DRP.wr_addr;
      reg_data(627)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(76).DRP.en;
      reg_data(628)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(76).DRP.wr_data;
      reg_data(629)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(76).TX_RESETS.reset_pll_and_datapath;
      reg_data(629)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(76).TX_RESETS.reset_datapath;
      reg_data(629)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(76).TX_RESETS.reset_bufbypass;
      reg_data(630)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(76).RX_RESETS.reset_pll_and_datapath;
      reg_data(630)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(76).RX_RESETS.reset_datapath;
      reg_data(630)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(76).RX_RESETS.reset_bufbypass;
      reg_data(632)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(77).RESET_ALL;
      reg_data(634)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(77).DRP.wr_en;
      reg_data(635)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(77).DRP.wr_addr;
      reg_data(635)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(77).DRP.en;
      reg_data(636)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(77).DRP.wr_data;
      reg_data(637)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(77).TX_RESETS.reset_pll_and_datapath;
      reg_data(637)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(77).TX_RESETS.reset_datapath;
      reg_data(637)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(77).TX_RESETS.reset_bufbypass;
      reg_data(638)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(77).RX_RESETS.reset_pll_and_datapath;
      reg_data(638)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(77).RX_RESETS.reset_datapath;
      reg_data(638)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(77).RX_RESETS.reset_bufbypass;
      reg_data(640)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(78).RESET_ALL;
      reg_data(642)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(78).DRP.wr_en;
      reg_data(643)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(78).DRP.wr_addr;
      reg_data(643)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(78).DRP.en;
      reg_data(644)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(78).DRP.wr_data;
      reg_data(645)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(78).TX_RESETS.reset_pll_and_datapath;
      reg_data(645)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(78).TX_RESETS.reset_datapath;
      reg_data(645)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(78).TX_RESETS.reset_bufbypass;
      reg_data(646)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(78).RX_RESETS.reset_pll_and_datapath;
      reg_data(646)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(78).RX_RESETS.reset_datapath;
      reg_data(646)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(78).RX_RESETS.reset_bufbypass;
      reg_data(648)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(79).RESET_ALL;
      reg_data(650)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(79).DRP.wr_en;
      reg_data(651)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(79).DRP.wr_addr;
      reg_data(651)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(79).DRP.en;
      reg_data(652)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(79).DRP.wr_data;
      reg_data(653)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(79).TX_RESETS.reset_pll_and_datapath;
      reg_data(653)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(79).TX_RESETS.reset_datapath;
      reg_data(653)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(79).TX_RESETS.reset_bufbypass;
      reg_data(654)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(79).RX_RESETS.reset_pll_and_datapath;
      reg_data(654)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(79).RX_RESETS.reset_datapath;
      reg_data(654)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(79).RX_RESETS.reset_bufbypass;
      reg_data(656)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(80).RESET_ALL;
      reg_data(658)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(80).DRP.wr_en;
      reg_data(659)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(80).DRP.wr_addr;
      reg_data(659)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(80).DRP.en;
      reg_data(660)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(80).DRP.wr_data;
      reg_data(661)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(80).TX_RESETS.reset_pll_and_datapath;
      reg_data(661)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(80).TX_RESETS.reset_datapath;
      reg_data(661)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(80).TX_RESETS.reset_bufbypass;
      reg_data(662)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(80).RX_RESETS.reset_pll_and_datapath;
      reg_data(662)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(80).RX_RESETS.reset_datapath;
      reg_data(662)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(80).RX_RESETS.reset_bufbypass;
      reg_data(664)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(81).RESET_ALL;
      reg_data(666)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(81).DRP.wr_en;
      reg_data(667)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(81).DRP.wr_addr;
      reg_data(667)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(81).DRP.en;
      reg_data(668)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(81).DRP.wr_data;
      reg_data(669)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(81).TX_RESETS.reset_pll_and_datapath;
      reg_data(669)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(81).TX_RESETS.reset_datapath;
      reg_data(669)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(81).TX_RESETS.reset_bufbypass;
      reg_data(670)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(81).RX_RESETS.reset_pll_and_datapath;
      reg_data(670)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(81).RX_RESETS.reset_datapath;
      reg_data(670)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(81).RX_RESETS.reset_bufbypass;
      reg_data(672)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(82).RESET_ALL;
      reg_data(674)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(82).DRP.wr_en;
      reg_data(675)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(82).DRP.wr_addr;
      reg_data(675)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(82).DRP.en;
      reg_data(676)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(82).DRP.wr_data;
      reg_data(677)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(82).TX_RESETS.reset_pll_and_datapath;
      reg_data(677)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(82).TX_RESETS.reset_datapath;
      reg_data(677)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(82).TX_RESETS.reset_bufbypass;
      reg_data(678)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(82).RX_RESETS.reset_pll_and_datapath;
      reg_data(678)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(82).RX_RESETS.reset_datapath;
      reg_data(678)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(82).RX_RESETS.reset_bufbypass;
      reg_data(680)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(83).RESET_ALL;
      reg_data(682)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(83).DRP.wr_en;
      reg_data(683)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(83).DRP.wr_addr;
      reg_data(683)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(83).DRP.en;
      reg_data(684)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(83).DRP.wr_data;
      reg_data(685)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(83).TX_RESETS.reset_pll_and_datapath;
      reg_data(685)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(83).TX_RESETS.reset_datapath;
      reg_data(685)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(83).TX_RESETS.reset_bufbypass;
      reg_data(686)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(83).RX_RESETS.reset_pll_and_datapath;
      reg_data(686)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(83).RX_RESETS.reset_datapath;
      reg_data(686)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(83).RX_RESETS.reset_bufbypass;
      reg_data(688)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(84).RESET_ALL;
      reg_data(690)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(84).DRP.wr_en;
      reg_data(691)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(84).DRP.wr_addr;
      reg_data(691)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(84).DRP.en;
      reg_data(692)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(84).DRP.wr_data;
      reg_data(693)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(84).TX_RESETS.reset_pll_and_datapath;
      reg_data(693)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(84).TX_RESETS.reset_datapath;
      reg_data(693)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(84).TX_RESETS.reset_bufbypass;
      reg_data(694)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(84).RX_RESETS.reset_pll_and_datapath;
      reg_data(694)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(84).RX_RESETS.reset_datapath;
      reg_data(694)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(84).RX_RESETS.reset_bufbypass;
      reg_data(696)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(85).RESET_ALL;
      reg_data(698)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(85).DRP.wr_en;
      reg_data(699)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(85).DRP.wr_addr;
      reg_data(699)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(85).DRP.en;
      reg_data(700)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(85).DRP.wr_data;
      reg_data(701)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(85).TX_RESETS.reset_pll_and_datapath;
      reg_data(701)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(85).TX_RESETS.reset_datapath;
      reg_data(701)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(85).TX_RESETS.reset_bufbypass;
      reg_data(702)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(85).RX_RESETS.reset_pll_and_datapath;
      reg_data(702)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(85).RX_RESETS.reset_datapath;
      reg_data(702)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(85).RX_RESETS.reset_bufbypass;
      reg_data(704)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(86).RESET_ALL;
      reg_data(706)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(86).DRP.wr_en;
      reg_data(707)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(86).DRP.wr_addr;
      reg_data(707)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(86).DRP.en;
      reg_data(708)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(86).DRP.wr_data;
      reg_data(709)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(86).TX_RESETS.reset_pll_and_datapath;
      reg_data(709)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(86).TX_RESETS.reset_datapath;
      reg_data(709)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(86).TX_RESETS.reset_bufbypass;
      reg_data(710)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(86).RX_RESETS.reset_pll_and_datapath;
      reg_data(710)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(86).RX_RESETS.reset_datapath;
      reg_data(710)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(86).RX_RESETS.reset_bufbypass;
      reg_data(712)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(87).RESET_ALL;
      reg_data(714)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(87).DRP.wr_en;
      reg_data(715)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(87).DRP.wr_addr;
      reg_data(715)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(87).DRP.en;
      reg_data(716)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(87).DRP.wr_data;
      reg_data(717)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(87).TX_RESETS.reset_pll_and_datapath;
      reg_data(717)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(87).TX_RESETS.reset_datapath;
      reg_data(717)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(87).TX_RESETS.reset_bufbypass;
      reg_data(718)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(87).RX_RESETS.reset_pll_and_datapath;
      reg_data(718)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(87).RX_RESETS.reset_datapath;
      reg_data(718)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(87).RX_RESETS.reset_bufbypass;
      reg_data(720)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(88).RESET_ALL;
      reg_data(722)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(88).DRP.wr_en;
      reg_data(723)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(88).DRP.wr_addr;
      reg_data(723)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(88).DRP.en;
      reg_data(724)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(88).DRP.wr_data;
      reg_data(725)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(88).TX_RESETS.reset_pll_and_datapath;
      reg_data(725)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(88).TX_RESETS.reset_datapath;
      reg_data(725)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(88).TX_RESETS.reset_bufbypass;
      reg_data(726)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(88).RX_RESETS.reset_pll_and_datapath;
      reg_data(726)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(88).RX_RESETS.reset_datapath;
      reg_data(726)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(88).RX_RESETS.reset_bufbypass;
      reg_data(728)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(89).RESET_ALL;
      reg_data(730)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(89).DRP.wr_en;
      reg_data(731)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(89).DRP.wr_addr;
      reg_data(731)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(89).DRP.en;
      reg_data(732)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(89).DRP.wr_data;
      reg_data(733)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(89).TX_RESETS.reset_pll_and_datapath;
      reg_data(733)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(89).TX_RESETS.reset_datapath;
      reg_data(733)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(89).TX_RESETS.reset_bufbypass;
      reg_data(734)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(89).RX_RESETS.reset_pll_and_datapath;
      reg_data(734)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(89).RX_RESETS.reset_datapath;
      reg_data(734)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(89).RX_RESETS.reset_bufbypass;
      reg_data(736)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(90).RESET_ALL;
      reg_data(738)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(90).DRP.wr_en;
      reg_data(739)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(90).DRP.wr_addr;
      reg_data(739)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(90).DRP.en;
      reg_data(740)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(90).DRP.wr_data;
      reg_data(741)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(90).TX_RESETS.reset_pll_and_datapath;
      reg_data(741)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(90).TX_RESETS.reset_datapath;
      reg_data(741)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(90).TX_RESETS.reset_bufbypass;
      reg_data(742)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(90).RX_RESETS.reset_pll_and_datapath;
      reg_data(742)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(90).RX_RESETS.reset_datapath;
      reg_data(742)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(90).RX_RESETS.reset_bufbypass;
      reg_data(744)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(91).RESET_ALL;
      reg_data(746)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(91).DRP.wr_en;
      reg_data(747)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(91).DRP.wr_addr;
      reg_data(747)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(91).DRP.en;
      reg_data(748)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(91).DRP.wr_data;
      reg_data(749)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(91).TX_RESETS.reset_pll_and_datapath;
      reg_data(749)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(91).TX_RESETS.reset_datapath;
      reg_data(749)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(91).TX_RESETS.reset_bufbypass;
      reg_data(750)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(91).RX_RESETS.reset_pll_and_datapath;
      reg_data(750)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(91).RX_RESETS.reset_datapath;
      reg_data(750)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(91).RX_RESETS.reset_bufbypass;
      reg_data(752)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(92).RESET_ALL;
      reg_data(754)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(92).DRP.wr_en;
      reg_data(755)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(92).DRP.wr_addr;
      reg_data(755)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(92).DRP.en;
      reg_data(756)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(92).DRP.wr_data;
      reg_data(757)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(92).TX_RESETS.reset_pll_and_datapath;
      reg_data(757)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(92).TX_RESETS.reset_datapath;
      reg_data(757)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(92).TX_RESETS.reset_bufbypass;
      reg_data(758)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(92).RX_RESETS.reset_pll_and_datapath;
      reg_data(758)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(92).RX_RESETS.reset_datapath;
      reg_data(758)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(92).RX_RESETS.reset_bufbypass;
      reg_data(760)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(93).RESET_ALL;
      reg_data(762)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(93).DRP.wr_en;
      reg_data(763)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(93).DRP.wr_addr;
      reg_data(763)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(93).DRP.en;
      reg_data(764)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(93).DRP.wr_data;
      reg_data(765)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(93).TX_RESETS.reset_pll_and_datapath;
      reg_data(765)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(93).TX_RESETS.reset_datapath;
      reg_data(765)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(93).TX_RESETS.reset_bufbypass;
      reg_data(766)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(93).RX_RESETS.reset_pll_and_datapath;
      reg_data(766)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(93).RX_RESETS.reset_datapath;
      reg_data(766)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(93).RX_RESETS.reset_bufbypass;
      reg_data(768)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(94).RESET_ALL;
      reg_data(770)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(94).DRP.wr_en;
      reg_data(771)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(94).DRP.wr_addr;
      reg_data(771)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(94).DRP.en;
      reg_data(772)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(94).DRP.wr_data;
      reg_data(773)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(94).TX_RESETS.reset_pll_and_datapath;
      reg_data(773)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(94).TX_RESETS.reset_datapath;
      reg_data(773)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(94).TX_RESETS.reset_bufbypass;
      reg_data(774)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(94).RX_RESETS.reset_pll_and_datapath;
      reg_data(774)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(94).RX_RESETS.reset_datapath;
      reg_data(774)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(94).RX_RESETS.reset_bufbypass;
      reg_data(776)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(95).RESET_ALL;
      reg_data(778)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(95).DRP.wr_en;
      reg_data(779)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(95).DRP.wr_addr;
      reg_data(779)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(95).DRP.en;
      reg_data(780)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(95).DRP.wr_data;
      reg_data(781)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(95).TX_RESETS.reset_pll_and_datapath;
      reg_data(781)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(95).TX_RESETS.reset_datapath;
      reg_data(781)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(95).TX_RESETS.reset_bufbypass;
      reg_data(782)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(95).RX_RESETS.reset_pll_and_datapath;
      reg_data(782)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(95).RX_RESETS.reset_datapath;
      reg_data(782)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(95).RX_RESETS.reset_bufbypass;
      reg_data(784)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(96).RESET_ALL;
      reg_data(786)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(96).DRP.wr_en;
      reg_data(787)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(96).DRP.wr_addr;
      reg_data(787)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(96).DRP.en;
      reg_data(788)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(96).DRP.wr_data;
      reg_data(789)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(96).TX_RESETS.reset_pll_and_datapath;
      reg_data(789)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(96).TX_RESETS.reset_datapath;
      reg_data(789)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(96).TX_RESETS.reset_bufbypass;
      reg_data(790)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(96).RX_RESETS.reset_pll_and_datapath;
      reg_data(790)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(96).RX_RESETS.reset_datapath;
      reg_data(790)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(96).RX_RESETS.reset_bufbypass;
      reg_data(792)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(97).RESET_ALL;
      reg_data(794)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(97).DRP.wr_en;
      reg_data(795)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(97).DRP.wr_addr;
      reg_data(795)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(97).DRP.en;
      reg_data(796)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(97).DRP.wr_data;
      reg_data(797)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(97).TX_RESETS.reset_pll_and_datapath;
      reg_data(797)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(97).TX_RESETS.reset_datapath;
      reg_data(797)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(97).TX_RESETS.reset_bufbypass;
      reg_data(798)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(97).RX_RESETS.reset_pll_and_datapath;
      reg_data(798)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(97).RX_RESETS.reset_datapath;
      reg_data(798)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(97).RX_RESETS.reset_bufbypass;
      reg_data(800)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(98).RESET_ALL;
      reg_data(802)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(98).DRP.wr_en;
      reg_data(803)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(98).DRP.wr_addr;
      reg_data(803)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(98).DRP.en;
      reg_data(804)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(98).DRP.wr_data;
      reg_data(805)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(98).TX_RESETS.reset_pll_and_datapath;
      reg_data(805)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(98).TX_RESETS.reset_datapath;
      reg_data(805)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(98).TX_RESETS.reset_bufbypass;
      reg_data(806)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(98).RX_RESETS.reset_pll_and_datapath;
      reg_data(806)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(98).RX_RESETS.reset_datapath;
      reg_data(806)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(98).RX_RESETS.reset_bufbypass;
      reg_data(808)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(99).RESET_ALL;
      reg_data(810)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(99).DRP.wr_en;
      reg_data(811)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(99).DRP.wr_addr;
      reg_data(811)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(99).DRP.en;
      reg_data(812)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(99).DRP.wr_data;
      reg_data(813)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(99).TX_RESETS.reset_pll_and_datapath;
      reg_data(813)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(99).TX_RESETS.reset_datapath;
      reg_data(813)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(99).TX_RESETS.reset_bufbypass;
      reg_data(814)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(99).RX_RESETS.reset_pll_and_datapath;
      reg_data(814)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(99).RX_RESETS.reset_datapath;
      reg_data(814)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(99).RX_RESETS.reset_bufbypass;
      reg_data(816)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(100).RESET_ALL;
      reg_data(818)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(100).DRP.wr_en;
      reg_data(819)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(100).DRP.wr_addr;
      reg_data(819)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(100).DRP.en;
      reg_data(820)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(100).DRP.wr_data;
      reg_data(821)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(100).TX_RESETS.reset_pll_and_datapath;
      reg_data(821)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(100).TX_RESETS.reset_datapath;
      reg_data(821)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(100).TX_RESETS.reset_bufbypass;
      reg_data(822)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(100).RX_RESETS.reset_pll_and_datapath;
      reg_data(822)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(100).RX_RESETS.reset_datapath;
      reg_data(822)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(100).RX_RESETS.reset_bufbypass;
      reg_data(824)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(101).RESET_ALL;
      reg_data(826)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(101).DRP.wr_en;
      reg_data(827)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(101).DRP.wr_addr;
      reg_data(827)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(101).DRP.en;
      reg_data(828)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(101).DRP.wr_data;
      reg_data(829)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(101).TX_RESETS.reset_pll_and_datapath;
      reg_data(829)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(101).TX_RESETS.reset_datapath;
      reg_data(829)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(101).TX_RESETS.reset_bufbypass;
      reg_data(830)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(101).RX_RESETS.reset_pll_and_datapath;
      reg_data(830)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(101).RX_RESETS.reset_datapath;
      reg_data(830)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(101).RX_RESETS.reset_bufbypass;
      reg_data(832)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(102).RESET_ALL;
      reg_data(834)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(102).DRP.wr_en;
      reg_data(835)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(102).DRP.wr_addr;
      reg_data(835)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(102).DRP.en;
      reg_data(836)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(102).DRP.wr_data;
      reg_data(837)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(102).TX_RESETS.reset_pll_and_datapath;
      reg_data(837)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(102).TX_RESETS.reset_datapath;
      reg_data(837)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(102).TX_RESETS.reset_bufbypass;
      reg_data(838)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(102).RX_RESETS.reset_pll_and_datapath;
      reg_data(838)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(102).RX_RESETS.reset_datapath;
      reg_data(838)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(102).RX_RESETS.reset_bufbypass;
      reg_data(840)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(103).RESET_ALL;
      reg_data(842)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(103).DRP.wr_en;
      reg_data(843)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(103).DRP.wr_addr;
      reg_data(843)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(103).DRP.en;
      reg_data(844)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(103).DRP.wr_data;
      reg_data(845)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(103).TX_RESETS.reset_pll_and_datapath;
      reg_data(845)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(103).TX_RESETS.reset_datapath;
      reg_data(845)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(103).TX_RESETS.reset_bufbypass;
      reg_data(846)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(103).RX_RESETS.reset_pll_and_datapath;
      reg_data(846)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(103).RX_RESETS.reset_datapath;
      reg_data(846)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(103).RX_RESETS.reset_bufbypass;
      reg_data(848)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(104).RESET_ALL;
      reg_data(850)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(104).DRP.wr_en;
      reg_data(851)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(104).DRP.wr_addr;
      reg_data(851)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(104).DRP.en;
      reg_data(852)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(104).DRP.wr_data;
      reg_data(853)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(104).TX_RESETS.reset_pll_and_datapath;
      reg_data(853)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(104).TX_RESETS.reset_datapath;
      reg_data(853)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(104).TX_RESETS.reset_bufbypass;
      reg_data(854)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(104).RX_RESETS.reset_pll_and_datapath;
      reg_data(854)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(104).RX_RESETS.reset_datapath;
      reg_data(854)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(104).RX_RESETS.reset_bufbypass;
      reg_data(856)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(105).RESET_ALL;
      reg_data(858)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(105).DRP.wr_en;
      reg_data(859)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(105).DRP.wr_addr;
      reg_data(859)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(105).DRP.en;
      reg_data(860)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(105).DRP.wr_data;
      reg_data(861)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(105).TX_RESETS.reset_pll_and_datapath;
      reg_data(861)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(105).TX_RESETS.reset_datapath;
      reg_data(861)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(105).TX_RESETS.reset_bufbypass;
      reg_data(862)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(105).RX_RESETS.reset_pll_and_datapath;
      reg_data(862)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(105).RX_RESETS.reset_datapath;
      reg_data(862)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(105).RX_RESETS.reset_bufbypass;
      reg_data(864)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(106).RESET_ALL;
      reg_data(866)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(106).DRP.wr_en;
      reg_data(867)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(106).DRP.wr_addr;
      reg_data(867)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(106).DRP.en;
      reg_data(868)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(106).DRP.wr_data;
      reg_data(869)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(106).TX_RESETS.reset_pll_and_datapath;
      reg_data(869)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(106).TX_RESETS.reset_datapath;
      reg_data(869)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(106).TX_RESETS.reset_bufbypass;
      reg_data(870)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(106).RX_RESETS.reset_pll_and_datapath;
      reg_data(870)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(106).RX_RESETS.reset_datapath;
      reg_data(870)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(106).RX_RESETS.reset_bufbypass;
      reg_data(872)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(107).RESET_ALL;
      reg_data(874)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(107).DRP.wr_en;
      reg_data(875)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(107).DRP.wr_addr;
      reg_data(875)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(107).DRP.en;
      reg_data(876)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(107).DRP.wr_data;
      reg_data(877)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(107).TX_RESETS.reset_pll_and_datapath;
      reg_data(877)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(107).TX_RESETS.reset_datapath;
      reg_data(877)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(107).TX_RESETS.reset_bufbypass;
      reg_data(878)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(107).RX_RESETS.reset_pll_and_datapath;
      reg_data(878)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(107).RX_RESETS.reset_datapath;
      reg_data(878)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(107).RX_RESETS.reset_bufbypass;
      reg_data(880)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(108).RESET_ALL;
      reg_data(882)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(108).DRP.wr_en;
      reg_data(883)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(108).DRP.wr_addr;
      reg_data(883)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(108).DRP.en;
      reg_data(884)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(108).DRP.wr_data;
      reg_data(885)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(108).TX_RESETS.reset_pll_and_datapath;
      reg_data(885)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(108).TX_RESETS.reset_datapath;
      reg_data(885)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(108).TX_RESETS.reset_bufbypass;
      reg_data(886)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(108).RX_RESETS.reset_pll_and_datapath;
      reg_data(886)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(108).RX_RESETS.reset_datapath;
      reg_data(886)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(108).RX_RESETS.reset_bufbypass;
      reg_data(888)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(109).RESET_ALL;
      reg_data(890)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(109).DRP.wr_en;
      reg_data(891)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(109).DRP.wr_addr;
      reg_data(891)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(109).DRP.en;
      reg_data(892)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(109).DRP.wr_data;
      reg_data(893)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(109).TX_RESETS.reset_pll_and_datapath;
      reg_data(893)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(109).TX_RESETS.reset_datapath;
      reg_data(893)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(109).TX_RESETS.reset_bufbypass;
      reg_data(894)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(109).RX_RESETS.reset_pll_and_datapath;
      reg_data(894)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(109).RX_RESETS.reset_datapath;
      reg_data(894)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(109).RX_RESETS.reset_bufbypass;
      reg_data(896)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(110).RESET_ALL;
      reg_data(898)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(110).DRP.wr_en;
      reg_data(899)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(110).DRP.wr_addr;
      reg_data(899)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(110).DRP.en;
      reg_data(900)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(110).DRP.wr_data;
      reg_data(901)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(110).TX_RESETS.reset_pll_and_datapath;
      reg_data(901)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(110).TX_RESETS.reset_datapath;
      reg_data(901)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(110).TX_RESETS.reset_bufbypass;
      reg_data(902)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(110).RX_RESETS.reset_pll_and_datapath;
      reg_data(902)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(110).RX_RESETS.reset_datapath;
      reg_data(902)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(110).RX_RESETS.reset_bufbypass;
      reg_data(904)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(111).RESET_ALL;
      reg_data(906)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(111).DRP.wr_en;
      reg_data(907)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(111).DRP.wr_addr;
      reg_data(907)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(111).DRP.en;
      reg_data(908)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(111).DRP.wr_data;
      reg_data(909)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(111).TX_RESETS.reset_pll_and_datapath;
      reg_data(909)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(111).TX_RESETS.reset_datapath;
      reg_data(909)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(111).TX_RESETS.reset_bufbypass;
      reg_data(910)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(111).RX_RESETS.reset_pll_and_datapath;
      reg_data(910)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(111).RX_RESETS.reset_datapath;
      reg_data(910)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(111).RX_RESETS.reset_bufbypass;
      reg_data(912)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(112).RESET_ALL;
      reg_data(914)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(112).DRP.wr_en;
      reg_data(915)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(112).DRP.wr_addr;
      reg_data(915)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(112).DRP.en;
      reg_data(916)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(112).DRP.wr_data;
      reg_data(917)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(112).TX_RESETS.reset_pll_and_datapath;
      reg_data(917)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(112).TX_RESETS.reset_datapath;
      reg_data(917)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(112).TX_RESETS.reset_bufbypass;
      reg_data(918)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(112).RX_RESETS.reset_pll_and_datapath;
      reg_data(918)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(112).RX_RESETS.reset_datapath;
      reg_data(918)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(112).RX_RESETS.reset_bufbypass;
      reg_data(920)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(113).RESET_ALL;
      reg_data(922)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(113).DRP.wr_en;
      reg_data(923)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(113).DRP.wr_addr;
      reg_data(923)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(113).DRP.en;
      reg_data(924)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(113).DRP.wr_data;
      reg_data(925)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(113).TX_RESETS.reset_pll_and_datapath;
      reg_data(925)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(113).TX_RESETS.reset_datapath;
      reg_data(925)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(113).TX_RESETS.reset_bufbypass;
      reg_data(926)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(113).RX_RESETS.reset_pll_and_datapath;
      reg_data(926)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(113).RX_RESETS.reset_datapath;
      reg_data(926)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(113).RX_RESETS.reset_bufbypass;
      reg_data(928)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(114).RESET_ALL;
      reg_data(930)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(114).DRP.wr_en;
      reg_data(931)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(114).DRP.wr_addr;
      reg_data(931)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(114).DRP.en;
      reg_data(932)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(114).DRP.wr_data;
      reg_data(933)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(114).TX_RESETS.reset_pll_and_datapath;
      reg_data(933)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(114).TX_RESETS.reset_datapath;
      reg_data(933)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(114).TX_RESETS.reset_bufbypass;
      reg_data(934)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(114).RX_RESETS.reset_pll_and_datapath;
      reg_data(934)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(114).RX_RESETS.reset_datapath;
      reg_data(934)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(114).RX_RESETS.reset_bufbypass;
      reg_data(936)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(115).RESET_ALL;
      reg_data(938)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(115).DRP.wr_en;
      reg_data(939)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(115).DRP.wr_addr;
      reg_data(939)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(115).DRP.en;
      reg_data(940)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(115).DRP.wr_data;
      reg_data(941)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(115).TX_RESETS.reset_pll_and_datapath;
      reg_data(941)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(115).TX_RESETS.reset_datapath;
      reg_data(941)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(115).TX_RESETS.reset_bufbypass;
      reg_data(942)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(115).RX_RESETS.reset_pll_and_datapath;
      reg_data(942)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(115).RX_RESETS.reset_datapath;
      reg_data(942)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(115).RX_RESETS.reset_bufbypass;
      reg_data(944)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(116).RESET_ALL;
      reg_data(946)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(116).DRP.wr_en;
      reg_data(947)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(116).DRP.wr_addr;
      reg_data(947)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(116).DRP.en;
      reg_data(948)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(116).DRP.wr_data;
      reg_data(949)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(116).TX_RESETS.reset_pll_and_datapath;
      reg_data(949)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(116).TX_RESETS.reset_datapath;
      reg_data(949)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(116).TX_RESETS.reset_bufbypass;
      reg_data(950)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(116).RX_RESETS.reset_pll_and_datapath;
      reg_data(950)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(116).RX_RESETS.reset_datapath;
      reg_data(950)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(116).RX_RESETS.reset_bufbypass;
      reg_data(952)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(117).RESET_ALL;
      reg_data(954)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(117).DRP.wr_en;
      reg_data(955)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(117).DRP.wr_addr;
      reg_data(955)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(117).DRP.en;
      reg_data(956)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(117).DRP.wr_data;
      reg_data(957)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(117).TX_RESETS.reset_pll_and_datapath;
      reg_data(957)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(117).TX_RESETS.reset_datapath;
      reg_data(957)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(117).TX_RESETS.reset_bufbypass;
      reg_data(958)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(117).RX_RESETS.reset_pll_and_datapath;
      reg_data(958)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(117).RX_RESETS.reset_datapath;
      reg_data(958)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(117).RX_RESETS.reset_bufbypass;
      reg_data(960)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(118).RESET_ALL;
      reg_data(962)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(118).DRP.wr_en;
      reg_data(963)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(118).DRP.wr_addr;
      reg_data(963)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(118).DRP.en;
      reg_data(964)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(118).DRP.wr_data;
      reg_data(965)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(118).TX_RESETS.reset_pll_and_datapath;
      reg_data(965)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(118).TX_RESETS.reset_datapath;
      reg_data(965)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(118).TX_RESETS.reset_bufbypass;
      reg_data(966)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(118).RX_RESETS.reset_pll_and_datapath;
      reg_data(966)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(118).RX_RESETS.reset_datapath;
      reg_data(966)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(118).RX_RESETS.reset_bufbypass;
      reg_data(968)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(119).RESET_ALL;
      reg_data(970)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(119).DRP.wr_en;
      reg_data(971)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(119).DRP.wr_addr;
      reg_data(971)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(119).DRP.en;
      reg_data(972)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(119).DRP.wr_data;
      reg_data(973)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(119).TX_RESETS.reset_pll_and_datapath;
      reg_data(973)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(119).TX_RESETS.reset_datapath;
      reg_data(973)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(119).TX_RESETS.reset_bufbypass;
      reg_data(974)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(119).RX_RESETS.reset_pll_and_datapath;
      reg_data(974)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(119).RX_RESETS.reset_datapath;
      reg_data(974)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(119).RX_RESETS.reset_bufbypass;
      reg_data(976)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(120).RESET_ALL;
      reg_data(978)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(120).DRP.wr_en;
      reg_data(979)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(120).DRP.wr_addr;
      reg_data(979)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(120).DRP.en;
      reg_data(980)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(120).DRP.wr_data;
      reg_data(981)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(120).TX_RESETS.reset_pll_and_datapath;
      reg_data(981)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(120).TX_RESETS.reset_datapath;
      reg_data(981)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(120).TX_RESETS.reset_bufbypass;
      reg_data(982)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(120).RX_RESETS.reset_pll_and_datapath;
      reg_data(982)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(120).RX_RESETS.reset_datapath;
      reg_data(982)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(120).RX_RESETS.reset_bufbypass;
      reg_data(984)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(121).RESET_ALL;
      reg_data(986)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(121).DRP.wr_en;
      reg_data(987)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(121).DRP.wr_addr;
      reg_data(987)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(121).DRP.en;
      reg_data(988)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(121).DRP.wr_data;
      reg_data(989)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(121).TX_RESETS.reset_pll_and_datapath;
      reg_data(989)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(121).TX_RESETS.reset_datapath;
      reg_data(989)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(121).TX_RESETS.reset_bufbypass;
      reg_data(990)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(121).RX_RESETS.reset_pll_and_datapath;
      reg_data(990)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(121).RX_RESETS.reset_datapath;
      reg_data(990)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(121).RX_RESETS.reset_bufbypass;
      reg_data(992)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(122).RESET_ALL;
      reg_data(994)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(122).DRP.wr_en;
      reg_data(995)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(122).DRP.wr_addr;
      reg_data(995)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(122).DRP.en;
      reg_data(996)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(122).DRP.wr_data;
      reg_data(997)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(122).TX_RESETS.reset_pll_and_datapath;
      reg_data(997)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(122).TX_RESETS.reset_datapath;
      reg_data(997)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(122).TX_RESETS.reset_bufbypass;
      reg_data(998)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(122).RX_RESETS.reset_pll_and_datapath;
      reg_data(998)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(122).RX_RESETS.reset_datapath;
      reg_data(998)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(122).RX_RESETS.reset_bufbypass;
      reg_data(1000)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(123).RESET_ALL;
      reg_data(1002)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(123).DRP.wr_en;
      reg_data(1003)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(123).DRP.wr_addr;
      reg_data(1003)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(123).DRP.en;
      reg_data(1004)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(123).DRP.wr_data;
      reg_data(1005)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(123).TX_RESETS.reset_pll_and_datapath;
      reg_data(1005)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(123).TX_RESETS.reset_datapath;
      reg_data(1005)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(123).TX_RESETS.reset_bufbypass;
      reg_data(1006)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(123).RX_RESETS.reset_pll_and_datapath;
      reg_data(1006)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(123).RX_RESETS.reset_datapath;
      reg_data(1006)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(123).RX_RESETS.reset_bufbypass;
      reg_data(1008)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(124).RESET_ALL;
      reg_data(1010)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(124).DRP.wr_en;
      reg_data(1011)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(124).DRP.wr_addr;
      reg_data(1011)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(124).DRP.en;
      reg_data(1012)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(124).DRP.wr_data;
      reg_data(1013)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(124).TX_RESETS.reset_pll_and_datapath;
      reg_data(1013)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(124).TX_RESETS.reset_datapath;
      reg_data(1013)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(124).TX_RESETS.reset_bufbypass;
      reg_data(1014)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(124).RX_RESETS.reset_pll_and_datapath;
      reg_data(1014)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(124).RX_RESETS.reset_datapath;
      reg_data(1014)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(124).RX_RESETS.reset_bufbypass;
      reg_data(1016)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(125).RESET_ALL;
      reg_data(1018)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(125).DRP.wr_en;
      reg_data(1019)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(125).DRP.wr_addr;
      reg_data(1019)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(125).DRP.en;
      reg_data(1020)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(125).DRP.wr_data;
      reg_data(1021)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(125).TX_RESETS.reset_pll_and_datapath;
      reg_data(1021)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(125).TX_RESETS.reset_datapath;
      reg_data(1021)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(125).TX_RESETS.reset_bufbypass;
      reg_data(1022)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(125).RX_RESETS.reset_pll_and_datapath;
      reg_data(1022)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(125).RX_RESETS.reset_datapath;
      reg_data(1022)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(125).RX_RESETS.reset_bufbypass;
      reg_data(1024)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(126).RESET_ALL;
      reg_data(1026)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(126).DRP.wr_en;
      reg_data(1027)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(126).DRP.wr_addr;
      reg_data(1027)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(126).DRP.en;
      reg_data(1028)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(126).DRP.wr_data;
      reg_data(1029)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(126).TX_RESETS.reset_pll_and_datapath;
      reg_data(1029)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(126).TX_RESETS.reset_datapath;
      reg_data(1029)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(126).TX_RESETS.reset_bufbypass;
      reg_data(1030)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(126).RX_RESETS.reset_pll_and_datapath;
      reg_data(1030)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(126).RX_RESETS.reset_datapath;
      reg_data(1030)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(126).RX_RESETS.reset_bufbypass;
      reg_data(1032)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(127).RESET_ALL;
      reg_data(1034)( 0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(127).DRP.wr_en;
      reg_data(1035)( 9 downto  0)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(127).DRP.wr_addr;
      reg_data(1035)(12)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(127).DRP.en;
      reg_data(1036)(31 downto 16)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(127).DRP.wr_data;
      reg_data(1037)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(127).TX_RESETS.reset_pll_and_datapath;
      reg_data(1037)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(127).TX_RESETS.reset_datapath;
      reg_data(1037)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(127).TX_RESETS.reset_bufbypass;
      reg_data(1038)( 1)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(127).RX_RESETS.reset_pll_and_datapath;
      reg_data(1038)( 2)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(127).RX_RESETS.reset_datapath;
      reg_data(1038)( 3)  <= DEFAULT_CORE_CTRL_t.MGT.MGT(127).RX_RESETS.reset_bufbypass;

    elsif clk_axi'event and clk_axi = '1' then  -- rising clock edge
      

      
      if localWrEn = '1' then
        case to_integer(unsigned(localAddress(10 downto 0))) is
        when 1 => --0x1
          reg_data( 1)( 1)              <=  localWrData( 1);                --LHC MMCM: Set 1 to reset the MMCM
        when 16 => --0x10
          reg_data(16)( 0)              <=  localWrData( 0);                --Reset transceiver
        when 18 => --0x12
          reg_data(18)( 0)              <=  localWrData( 0);                --DRP Write Enable
        when 19 => --0x13
          reg_data(19)( 9 downto  0)    <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(19)(12)              <=  localWrData(12);                --DRP Enable
        when 20 => --0x14
          reg_data(20)(31 downto 16)    <=  localWrData(31 downto 16);      --DRP Write Data
        when 21 => --0x15
          reg_data(21)( 1)              <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(21)( 2)              <=  localWrData( 2);                --tx reset_datapath
          reg_data(21)( 3)              <=  localWrData( 3);                --tx reset_bufbypass
        when 22 => --0x16
          reg_data(22)( 1)              <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(22)( 2)              <=  localWrData( 2);                --rx reset_datapath
          reg_data(22)( 3)              <=  localWrData( 3);                --rx reset_bufbypass
        when 24 => --0x18
          reg_data(24)( 0)              <=  localWrData( 0);                --Reset transceiver
        when 26 => --0x1a
          reg_data(26)( 0)              <=  localWrData( 0);                --DRP Write Enable
        when 27 => --0x1b
          reg_data(27)( 9 downto  0)    <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(27)(12)              <=  localWrData(12);                --DRP Enable
        when 28 => --0x1c
          reg_data(28)(31 downto 16)    <=  localWrData(31 downto 16);      --DRP Write Data
        when 29 => --0x1d
          reg_data(29)( 1)              <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(29)( 2)              <=  localWrData( 2);                --tx reset_datapath
          reg_data(29)( 3)              <=  localWrData( 3);                --tx reset_bufbypass
        when 30 => --0x1e
          reg_data(30)( 1)              <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(30)( 2)              <=  localWrData( 2);                --rx reset_datapath
          reg_data(30)( 3)              <=  localWrData( 3);                --rx reset_bufbypass
        when 32 => --0x20
          reg_data(32)( 0)              <=  localWrData( 0);                --Reset transceiver
        when 34 => --0x22
          reg_data(34)( 0)              <=  localWrData( 0);                --DRP Write Enable
        when 35 => --0x23
          reg_data(35)( 9 downto  0)    <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(35)(12)              <=  localWrData(12);                --DRP Enable
        when 36 => --0x24
          reg_data(36)(31 downto 16)    <=  localWrData(31 downto 16);      --DRP Write Data
        when 37 => --0x25
          reg_data(37)( 1)              <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(37)( 2)              <=  localWrData( 2);                --tx reset_datapath
          reg_data(37)( 3)              <=  localWrData( 3);                --tx reset_bufbypass
        when 38 => --0x26
          reg_data(38)( 1)              <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(38)( 2)              <=  localWrData( 2);                --rx reset_datapath
          reg_data(38)( 3)              <=  localWrData( 3);                --rx reset_bufbypass
        when 40 => --0x28
          reg_data(40)( 0)              <=  localWrData( 0);                --Reset transceiver
        when 42 => --0x2a
          reg_data(42)( 0)              <=  localWrData( 0);                --DRP Write Enable
        when 43 => --0x2b
          reg_data(43)( 9 downto  0)    <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(43)(12)              <=  localWrData(12);                --DRP Enable
        when 44 => --0x2c
          reg_data(44)(31 downto 16)    <=  localWrData(31 downto 16);      --DRP Write Data
        when 45 => --0x2d
          reg_data(45)( 1)              <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(45)( 2)              <=  localWrData( 2);                --tx reset_datapath
          reg_data(45)( 3)              <=  localWrData( 3);                --tx reset_bufbypass
        when 46 => --0x2e
          reg_data(46)( 1)              <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(46)( 2)              <=  localWrData( 2);                --rx reset_datapath
          reg_data(46)( 3)              <=  localWrData( 3);                --rx reset_bufbypass
        when 48 => --0x30
          reg_data(48)( 0)              <=  localWrData( 0);                --Reset transceiver
        when 50 => --0x32
          reg_data(50)( 0)              <=  localWrData( 0);                --DRP Write Enable
        when 51 => --0x33
          reg_data(51)( 9 downto  0)    <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(51)(12)              <=  localWrData(12);                --DRP Enable
        when 52 => --0x34
          reg_data(52)(31 downto 16)    <=  localWrData(31 downto 16);      --DRP Write Data
        when 53 => --0x35
          reg_data(53)( 1)              <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(53)( 2)              <=  localWrData( 2);                --tx reset_datapath
          reg_data(53)( 3)              <=  localWrData( 3);                --tx reset_bufbypass
        when 54 => --0x36
          reg_data(54)( 1)              <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(54)( 2)              <=  localWrData( 2);                --rx reset_datapath
          reg_data(54)( 3)              <=  localWrData( 3);                --rx reset_bufbypass
        when 56 => --0x38
          reg_data(56)( 0)              <=  localWrData( 0);                --Reset transceiver
        when 58 => --0x3a
          reg_data(58)( 0)              <=  localWrData( 0);                --DRP Write Enable
        when 59 => --0x3b
          reg_data(59)( 9 downto  0)    <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(59)(12)              <=  localWrData(12);                --DRP Enable
        when 60 => --0x3c
          reg_data(60)(31 downto 16)    <=  localWrData(31 downto 16);      --DRP Write Data
        when 61 => --0x3d
          reg_data(61)( 1)              <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(61)( 2)              <=  localWrData( 2);                --tx reset_datapath
          reg_data(61)( 3)              <=  localWrData( 3);                --tx reset_bufbypass
        when 62 => --0x3e
          reg_data(62)( 1)              <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(62)( 2)              <=  localWrData( 2);                --rx reset_datapath
          reg_data(62)( 3)              <=  localWrData( 3);                --rx reset_bufbypass
        when 64 => --0x40
          reg_data(64)( 0)              <=  localWrData( 0);                --Reset transceiver
        when 66 => --0x42
          reg_data(66)( 0)              <=  localWrData( 0);                --DRP Write Enable
        when 67 => --0x43
          reg_data(67)( 9 downto  0)    <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(67)(12)              <=  localWrData(12);                --DRP Enable
        when 68 => --0x44
          reg_data(68)(31 downto 16)    <=  localWrData(31 downto 16);      --DRP Write Data
        when 69 => --0x45
          reg_data(69)( 1)              <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(69)( 2)              <=  localWrData( 2);                --tx reset_datapath
          reg_data(69)( 3)              <=  localWrData( 3);                --tx reset_bufbypass
        when 70 => --0x46
          reg_data(70)( 1)              <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(70)( 2)              <=  localWrData( 2);                --rx reset_datapath
          reg_data(70)( 3)              <=  localWrData( 3);                --rx reset_bufbypass
        when 72 => --0x48
          reg_data(72)( 0)              <=  localWrData( 0);                --Reset transceiver
        when 74 => --0x4a
          reg_data(74)( 0)              <=  localWrData( 0);                --DRP Write Enable
        when 75 => --0x4b
          reg_data(75)( 9 downto  0)    <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(75)(12)              <=  localWrData(12);                --DRP Enable
        when 76 => --0x4c
          reg_data(76)(31 downto 16)    <=  localWrData(31 downto 16);      --DRP Write Data
        when 77 => --0x4d
          reg_data(77)( 1)              <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(77)( 2)              <=  localWrData( 2);                --tx reset_datapath
          reg_data(77)( 3)              <=  localWrData( 3);                --tx reset_bufbypass
        when 78 => --0x4e
          reg_data(78)( 1)              <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(78)( 2)              <=  localWrData( 2);                --rx reset_datapath
          reg_data(78)( 3)              <=  localWrData( 3);                --rx reset_bufbypass
        when 80 => --0x50
          reg_data(80)( 0)              <=  localWrData( 0);                --Reset transceiver
        when 82 => --0x52
          reg_data(82)( 0)              <=  localWrData( 0);                --DRP Write Enable
        when 83 => --0x53
          reg_data(83)( 9 downto  0)    <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(83)(12)              <=  localWrData(12);                --DRP Enable
        when 84 => --0x54
          reg_data(84)(31 downto 16)    <=  localWrData(31 downto 16);      --DRP Write Data
        when 85 => --0x55
          reg_data(85)( 1)              <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(85)( 2)              <=  localWrData( 2);                --tx reset_datapath
          reg_data(85)( 3)              <=  localWrData( 3);                --tx reset_bufbypass
        when 86 => --0x56
          reg_data(86)( 1)              <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(86)( 2)              <=  localWrData( 2);                --rx reset_datapath
          reg_data(86)( 3)              <=  localWrData( 3);                --rx reset_bufbypass
        when 88 => --0x58
          reg_data(88)( 0)              <=  localWrData( 0);                --Reset transceiver
        when 90 => --0x5a
          reg_data(90)( 0)              <=  localWrData( 0);                --DRP Write Enable
        when 91 => --0x5b
          reg_data(91)( 9 downto  0)    <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(91)(12)              <=  localWrData(12);                --DRP Enable
        when 92 => --0x5c
          reg_data(92)(31 downto 16)    <=  localWrData(31 downto 16);      --DRP Write Data
        when 93 => --0x5d
          reg_data(93)( 1)              <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(93)( 2)              <=  localWrData( 2);                --tx reset_datapath
          reg_data(93)( 3)              <=  localWrData( 3);                --tx reset_bufbypass
        when 94 => --0x5e
          reg_data(94)( 1)              <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(94)( 2)              <=  localWrData( 2);                --rx reset_datapath
          reg_data(94)( 3)              <=  localWrData( 3);                --rx reset_bufbypass
        when 96 => --0x60
          reg_data(96)( 0)              <=  localWrData( 0);                --Reset transceiver
        when 98 => --0x62
          reg_data(98)( 0)              <=  localWrData( 0);                --DRP Write Enable
        when 99 => --0x63
          reg_data(99)( 9 downto  0)    <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(99)(12)              <=  localWrData(12);                --DRP Enable
        when 100 => --0x64
          reg_data(100)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 101 => --0x65
          reg_data(101)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(101)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(101)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 102 => --0x66
          reg_data(102)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(102)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(102)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 104 => --0x68
          reg_data(104)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 106 => --0x6a
          reg_data(106)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 107 => --0x6b
          reg_data(107)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(107)(12)             <=  localWrData(12);                --DRP Enable
        when 108 => --0x6c
          reg_data(108)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 109 => --0x6d
          reg_data(109)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(109)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(109)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 110 => --0x6e
          reg_data(110)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(110)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(110)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 112 => --0x70
          reg_data(112)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 114 => --0x72
          reg_data(114)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 115 => --0x73
          reg_data(115)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(115)(12)             <=  localWrData(12);                --DRP Enable
        when 116 => --0x74
          reg_data(116)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 117 => --0x75
          reg_data(117)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(117)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(117)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 118 => --0x76
          reg_data(118)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(118)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(118)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 120 => --0x78
          reg_data(120)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 122 => --0x7a
          reg_data(122)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 123 => --0x7b
          reg_data(123)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(123)(12)             <=  localWrData(12);                --DRP Enable
        when 124 => --0x7c
          reg_data(124)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 125 => --0x7d
          reg_data(125)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(125)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(125)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 126 => --0x7e
          reg_data(126)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(126)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(126)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 128 => --0x80
          reg_data(128)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 130 => --0x82
          reg_data(130)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 131 => --0x83
          reg_data(131)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(131)(12)             <=  localWrData(12);                --DRP Enable
        when 132 => --0x84
          reg_data(132)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 133 => --0x85
          reg_data(133)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(133)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(133)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 134 => --0x86
          reg_data(134)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(134)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(134)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 136 => --0x88
          reg_data(136)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 138 => --0x8a
          reg_data(138)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 139 => --0x8b
          reg_data(139)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(139)(12)             <=  localWrData(12);                --DRP Enable
        when 140 => --0x8c
          reg_data(140)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 141 => --0x8d
          reg_data(141)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(141)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(141)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 142 => --0x8e
          reg_data(142)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(142)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(142)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 144 => --0x90
          reg_data(144)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 146 => --0x92
          reg_data(146)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 147 => --0x93
          reg_data(147)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(147)(12)             <=  localWrData(12);                --DRP Enable
        when 148 => --0x94
          reg_data(148)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 149 => --0x95
          reg_data(149)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(149)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(149)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 150 => --0x96
          reg_data(150)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(150)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(150)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 152 => --0x98
          reg_data(152)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 154 => --0x9a
          reg_data(154)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 155 => --0x9b
          reg_data(155)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(155)(12)             <=  localWrData(12);                --DRP Enable
        when 156 => --0x9c
          reg_data(156)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 157 => --0x9d
          reg_data(157)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(157)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(157)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 158 => --0x9e
          reg_data(158)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(158)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(158)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 160 => --0xa0
          reg_data(160)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 162 => --0xa2
          reg_data(162)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 163 => --0xa3
          reg_data(163)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(163)(12)             <=  localWrData(12);                --DRP Enable
        when 164 => --0xa4
          reg_data(164)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 165 => --0xa5
          reg_data(165)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(165)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(165)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 166 => --0xa6
          reg_data(166)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(166)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(166)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 168 => --0xa8
          reg_data(168)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 170 => --0xaa
          reg_data(170)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 171 => --0xab
          reg_data(171)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(171)(12)             <=  localWrData(12);                --DRP Enable
        when 172 => --0xac
          reg_data(172)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 173 => --0xad
          reg_data(173)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(173)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(173)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 174 => --0xae
          reg_data(174)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(174)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(174)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 176 => --0xb0
          reg_data(176)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 178 => --0xb2
          reg_data(178)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 179 => --0xb3
          reg_data(179)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(179)(12)             <=  localWrData(12);                --DRP Enable
        when 180 => --0xb4
          reg_data(180)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 181 => --0xb5
          reg_data(181)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(181)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(181)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 182 => --0xb6
          reg_data(182)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(182)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(182)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 184 => --0xb8
          reg_data(184)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 186 => --0xba
          reg_data(186)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 187 => --0xbb
          reg_data(187)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(187)(12)             <=  localWrData(12);                --DRP Enable
        when 188 => --0xbc
          reg_data(188)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 189 => --0xbd
          reg_data(189)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(189)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(189)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 190 => --0xbe
          reg_data(190)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(190)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(190)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 192 => --0xc0
          reg_data(192)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 194 => --0xc2
          reg_data(194)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 195 => --0xc3
          reg_data(195)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(195)(12)             <=  localWrData(12);                --DRP Enable
        when 196 => --0xc4
          reg_data(196)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 197 => --0xc5
          reg_data(197)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(197)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(197)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 198 => --0xc6
          reg_data(198)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(198)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(198)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 200 => --0xc8
          reg_data(200)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 202 => --0xca
          reg_data(202)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 203 => --0xcb
          reg_data(203)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(203)(12)             <=  localWrData(12);                --DRP Enable
        when 204 => --0xcc
          reg_data(204)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 205 => --0xcd
          reg_data(205)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(205)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(205)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 206 => --0xce
          reg_data(206)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(206)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(206)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 208 => --0xd0
          reg_data(208)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 210 => --0xd2
          reg_data(210)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 211 => --0xd3
          reg_data(211)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(211)(12)             <=  localWrData(12);                --DRP Enable
        when 212 => --0xd4
          reg_data(212)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 213 => --0xd5
          reg_data(213)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(213)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(213)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 214 => --0xd6
          reg_data(214)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(214)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(214)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 216 => --0xd8
          reg_data(216)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 218 => --0xda
          reg_data(218)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 219 => --0xdb
          reg_data(219)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(219)(12)             <=  localWrData(12);                --DRP Enable
        when 220 => --0xdc
          reg_data(220)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 221 => --0xdd
          reg_data(221)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(221)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(221)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 222 => --0xde
          reg_data(222)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(222)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(222)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 224 => --0xe0
          reg_data(224)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 226 => --0xe2
          reg_data(226)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 227 => --0xe3
          reg_data(227)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(227)(12)             <=  localWrData(12);                --DRP Enable
        when 228 => --0xe4
          reg_data(228)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 229 => --0xe5
          reg_data(229)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(229)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(229)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 230 => --0xe6
          reg_data(230)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(230)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(230)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 232 => --0xe8
          reg_data(232)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 234 => --0xea
          reg_data(234)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 235 => --0xeb
          reg_data(235)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(235)(12)             <=  localWrData(12);                --DRP Enable
        when 236 => --0xec
          reg_data(236)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 237 => --0xed
          reg_data(237)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(237)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(237)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 238 => --0xee
          reg_data(238)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(238)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(238)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 240 => --0xf0
          reg_data(240)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 242 => --0xf2
          reg_data(242)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 243 => --0xf3
          reg_data(243)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(243)(12)             <=  localWrData(12);                --DRP Enable
        when 244 => --0xf4
          reg_data(244)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 245 => --0xf5
          reg_data(245)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(245)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(245)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 246 => --0xf6
          reg_data(246)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(246)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(246)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 248 => --0xf8
          reg_data(248)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 250 => --0xfa
          reg_data(250)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 251 => --0xfb
          reg_data(251)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(251)(12)             <=  localWrData(12);                --DRP Enable
        when 252 => --0xfc
          reg_data(252)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 253 => --0xfd
          reg_data(253)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(253)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(253)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 254 => --0xfe
          reg_data(254)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(254)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(254)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 256 => --0x100
          reg_data(256)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 258 => --0x102
          reg_data(258)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 259 => --0x103
          reg_data(259)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(259)(12)             <=  localWrData(12);                --DRP Enable
        when 260 => --0x104
          reg_data(260)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 261 => --0x105
          reg_data(261)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(261)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(261)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 262 => --0x106
          reg_data(262)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(262)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(262)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 264 => --0x108
          reg_data(264)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 266 => --0x10a
          reg_data(266)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 267 => --0x10b
          reg_data(267)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(267)(12)             <=  localWrData(12);                --DRP Enable
        when 268 => --0x10c
          reg_data(268)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 269 => --0x10d
          reg_data(269)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(269)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(269)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 270 => --0x10e
          reg_data(270)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(270)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(270)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 272 => --0x110
          reg_data(272)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 274 => --0x112
          reg_data(274)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 275 => --0x113
          reg_data(275)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(275)(12)             <=  localWrData(12);                --DRP Enable
        when 276 => --0x114
          reg_data(276)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 277 => --0x115
          reg_data(277)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(277)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(277)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 278 => --0x116
          reg_data(278)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(278)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(278)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 280 => --0x118
          reg_data(280)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 282 => --0x11a
          reg_data(282)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 283 => --0x11b
          reg_data(283)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(283)(12)             <=  localWrData(12);                --DRP Enable
        when 284 => --0x11c
          reg_data(284)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 285 => --0x11d
          reg_data(285)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(285)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(285)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 286 => --0x11e
          reg_data(286)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(286)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(286)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 288 => --0x120
          reg_data(288)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 290 => --0x122
          reg_data(290)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 291 => --0x123
          reg_data(291)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(291)(12)             <=  localWrData(12);                --DRP Enable
        when 292 => --0x124
          reg_data(292)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 293 => --0x125
          reg_data(293)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(293)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(293)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 294 => --0x126
          reg_data(294)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(294)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(294)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 296 => --0x128
          reg_data(296)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 298 => --0x12a
          reg_data(298)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 299 => --0x12b
          reg_data(299)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(299)(12)             <=  localWrData(12);                --DRP Enable
        when 300 => --0x12c
          reg_data(300)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 301 => --0x12d
          reg_data(301)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(301)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(301)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 302 => --0x12e
          reg_data(302)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(302)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(302)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 304 => --0x130
          reg_data(304)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 306 => --0x132
          reg_data(306)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 307 => --0x133
          reg_data(307)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(307)(12)             <=  localWrData(12);                --DRP Enable
        when 308 => --0x134
          reg_data(308)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 309 => --0x135
          reg_data(309)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(309)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(309)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 310 => --0x136
          reg_data(310)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(310)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(310)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 312 => --0x138
          reg_data(312)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 314 => --0x13a
          reg_data(314)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 315 => --0x13b
          reg_data(315)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(315)(12)             <=  localWrData(12);                --DRP Enable
        when 316 => --0x13c
          reg_data(316)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 317 => --0x13d
          reg_data(317)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(317)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(317)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 318 => --0x13e
          reg_data(318)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(318)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(318)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 320 => --0x140
          reg_data(320)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 322 => --0x142
          reg_data(322)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 323 => --0x143
          reg_data(323)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(323)(12)             <=  localWrData(12);                --DRP Enable
        when 324 => --0x144
          reg_data(324)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 325 => --0x145
          reg_data(325)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(325)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(325)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 326 => --0x146
          reg_data(326)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(326)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(326)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 328 => --0x148
          reg_data(328)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 330 => --0x14a
          reg_data(330)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 331 => --0x14b
          reg_data(331)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(331)(12)             <=  localWrData(12);                --DRP Enable
        when 332 => --0x14c
          reg_data(332)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 333 => --0x14d
          reg_data(333)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(333)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(333)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 334 => --0x14e
          reg_data(334)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(334)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(334)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 336 => --0x150
          reg_data(336)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 338 => --0x152
          reg_data(338)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 339 => --0x153
          reg_data(339)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(339)(12)             <=  localWrData(12);                --DRP Enable
        when 340 => --0x154
          reg_data(340)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 341 => --0x155
          reg_data(341)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(341)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(341)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 342 => --0x156
          reg_data(342)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(342)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(342)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 344 => --0x158
          reg_data(344)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 346 => --0x15a
          reg_data(346)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 347 => --0x15b
          reg_data(347)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(347)(12)             <=  localWrData(12);                --DRP Enable
        when 348 => --0x15c
          reg_data(348)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 349 => --0x15d
          reg_data(349)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(349)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(349)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 350 => --0x15e
          reg_data(350)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(350)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(350)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 352 => --0x160
          reg_data(352)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 354 => --0x162
          reg_data(354)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 355 => --0x163
          reg_data(355)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(355)(12)             <=  localWrData(12);                --DRP Enable
        when 356 => --0x164
          reg_data(356)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 357 => --0x165
          reg_data(357)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(357)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(357)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 358 => --0x166
          reg_data(358)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(358)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(358)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 360 => --0x168
          reg_data(360)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 362 => --0x16a
          reg_data(362)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 363 => --0x16b
          reg_data(363)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(363)(12)             <=  localWrData(12);                --DRP Enable
        when 364 => --0x16c
          reg_data(364)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 365 => --0x16d
          reg_data(365)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(365)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(365)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 366 => --0x16e
          reg_data(366)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(366)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(366)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 368 => --0x170
          reg_data(368)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 370 => --0x172
          reg_data(370)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 371 => --0x173
          reg_data(371)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(371)(12)             <=  localWrData(12);                --DRP Enable
        when 372 => --0x174
          reg_data(372)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 373 => --0x175
          reg_data(373)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(373)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(373)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 374 => --0x176
          reg_data(374)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(374)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(374)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 376 => --0x178
          reg_data(376)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 378 => --0x17a
          reg_data(378)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 379 => --0x17b
          reg_data(379)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(379)(12)             <=  localWrData(12);                --DRP Enable
        when 380 => --0x17c
          reg_data(380)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 381 => --0x17d
          reg_data(381)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(381)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(381)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 382 => --0x17e
          reg_data(382)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(382)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(382)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 384 => --0x180
          reg_data(384)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 386 => --0x182
          reg_data(386)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 387 => --0x183
          reg_data(387)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(387)(12)             <=  localWrData(12);                --DRP Enable
        when 388 => --0x184
          reg_data(388)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 389 => --0x185
          reg_data(389)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(389)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(389)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 390 => --0x186
          reg_data(390)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(390)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(390)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 392 => --0x188
          reg_data(392)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 394 => --0x18a
          reg_data(394)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 395 => --0x18b
          reg_data(395)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(395)(12)             <=  localWrData(12);                --DRP Enable
        when 396 => --0x18c
          reg_data(396)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 397 => --0x18d
          reg_data(397)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(397)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(397)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 398 => --0x18e
          reg_data(398)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(398)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(398)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 400 => --0x190
          reg_data(400)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 402 => --0x192
          reg_data(402)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 403 => --0x193
          reg_data(403)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(403)(12)             <=  localWrData(12);                --DRP Enable
        when 404 => --0x194
          reg_data(404)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 405 => --0x195
          reg_data(405)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(405)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(405)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 406 => --0x196
          reg_data(406)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(406)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(406)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 408 => --0x198
          reg_data(408)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 410 => --0x19a
          reg_data(410)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 411 => --0x19b
          reg_data(411)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(411)(12)             <=  localWrData(12);                --DRP Enable
        when 412 => --0x19c
          reg_data(412)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 413 => --0x19d
          reg_data(413)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(413)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(413)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 414 => --0x19e
          reg_data(414)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(414)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(414)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 416 => --0x1a0
          reg_data(416)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 418 => --0x1a2
          reg_data(418)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 419 => --0x1a3
          reg_data(419)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(419)(12)             <=  localWrData(12);                --DRP Enable
        when 420 => --0x1a4
          reg_data(420)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 421 => --0x1a5
          reg_data(421)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(421)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(421)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 422 => --0x1a6
          reg_data(422)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(422)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(422)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 424 => --0x1a8
          reg_data(424)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 426 => --0x1aa
          reg_data(426)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 427 => --0x1ab
          reg_data(427)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(427)(12)             <=  localWrData(12);                --DRP Enable
        when 428 => --0x1ac
          reg_data(428)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 429 => --0x1ad
          reg_data(429)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(429)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(429)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 430 => --0x1ae
          reg_data(430)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(430)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(430)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 432 => --0x1b0
          reg_data(432)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 434 => --0x1b2
          reg_data(434)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 435 => --0x1b3
          reg_data(435)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(435)(12)             <=  localWrData(12);                --DRP Enable
        when 436 => --0x1b4
          reg_data(436)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 437 => --0x1b5
          reg_data(437)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(437)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(437)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 438 => --0x1b6
          reg_data(438)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(438)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(438)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 440 => --0x1b8
          reg_data(440)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 442 => --0x1ba
          reg_data(442)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 443 => --0x1bb
          reg_data(443)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(443)(12)             <=  localWrData(12);                --DRP Enable
        when 444 => --0x1bc
          reg_data(444)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 445 => --0x1bd
          reg_data(445)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(445)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(445)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 446 => --0x1be
          reg_data(446)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(446)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(446)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 448 => --0x1c0
          reg_data(448)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 450 => --0x1c2
          reg_data(450)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 451 => --0x1c3
          reg_data(451)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(451)(12)             <=  localWrData(12);                --DRP Enable
        when 452 => --0x1c4
          reg_data(452)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 453 => --0x1c5
          reg_data(453)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(453)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(453)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 454 => --0x1c6
          reg_data(454)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(454)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(454)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 456 => --0x1c8
          reg_data(456)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 458 => --0x1ca
          reg_data(458)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 459 => --0x1cb
          reg_data(459)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(459)(12)             <=  localWrData(12);                --DRP Enable
        when 460 => --0x1cc
          reg_data(460)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 461 => --0x1cd
          reg_data(461)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(461)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(461)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 462 => --0x1ce
          reg_data(462)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(462)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(462)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 464 => --0x1d0
          reg_data(464)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 466 => --0x1d2
          reg_data(466)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 467 => --0x1d3
          reg_data(467)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(467)(12)             <=  localWrData(12);                --DRP Enable
        when 468 => --0x1d4
          reg_data(468)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 469 => --0x1d5
          reg_data(469)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(469)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(469)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 470 => --0x1d6
          reg_data(470)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(470)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(470)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 472 => --0x1d8
          reg_data(472)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 474 => --0x1da
          reg_data(474)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 475 => --0x1db
          reg_data(475)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(475)(12)             <=  localWrData(12);                --DRP Enable
        when 476 => --0x1dc
          reg_data(476)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 477 => --0x1dd
          reg_data(477)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(477)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(477)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 478 => --0x1de
          reg_data(478)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(478)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(478)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 480 => --0x1e0
          reg_data(480)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 482 => --0x1e2
          reg_data(482)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 483 => --0x1e3
          reg_data(483)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(483)(12)             <=  localWrData(12);                --DRP Enable
        when 484 => --0x1e4
          reg_data(484)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 485 => --0x1e5
          reg_data(485)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(485)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(485)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 486 => --0x1e6
          reg_data(486)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(486)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(486)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 488 => --0x1e8
          reg_data(488)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 490 => --0x1ea
          reg_data(490)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 491 => --0x1eb
          reg_data(491)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(491)(12)             <=  localWrData(12);                --DRP Enable
        when 492 => --0x1ec
          reg_data(492)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 493 => --0x1ed
          reg_data(493)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(493)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(493)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 494 => --0x1ee
          reg_data(494)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(494)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(494)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 496 => --0x1f0
          reg_data(496)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 498 => --0x1f2
          reg_data(498)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 499 => --0x1f3
          reg_data(499)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(499)(12)             <=  localWrData(12);                --DRP Enable
        when 500 => --0x1f4
          reg_data(500)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 501 => --0x1f5
          reg_data(501)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(501)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(501)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 502 => --0x1f6
          reg_data(502)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(502)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(502)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 504 => --0x1f8
          reg_data(504)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 506 => --0x1fa
          reg_data(506)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 507 => --0x1fb
          reg_data(507)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(507)(12)             <=  localWrData(12);                --DRP Enable
        when 508 => --0x1fc
          reg_data(508)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 509 => --0x1fd
          reg_data(509)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(509)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(509)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 510 => --0x1fe
          reg_data(510)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(510)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(510)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 512 => --0x200
          reg_data(512)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 514 => --0x202
          reg_data(514)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 515 => --0x203
          reg_data(515)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(515)(12)             <=  localWrData(12);                --DRP Enable
        when 516 => --0x204
          reg_data(516)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 517 => --0x205
          reg_data(517)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(517)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(517)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 518 => --0x206
          reg_data(518)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(518)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(518)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 520 => --0x208
          reg_data(520)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 522 => --0x20a
          reg_data(522)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 523 => --0x20b
          reg_data(523)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(523)(12)             <=  localWrData(12);                --DRP Enable
        when 524 => --0x20c
          reg_data(524)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 525 => --0x20d
          reg_data(525)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(525)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(525)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 526 => --0x20e
          reg_data(526)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(526)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(526)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 528 => --0x210
          reg_data(528)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 530 => --0x212
          reg_data(530)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 531 => --0x213
          reg_data(531)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(531)(12)             <=  localWrData(12);                --DRP Enable
        when 532 => --0x214
          reg_data(532)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 533 => --0x215
          reg_data(533)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(533)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(533)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 534 => --0x216
          reg_data(534)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(534)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(534)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 536 => --0x218
          reg_data(536)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 538 => --0x21a
          reg_data(538)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 539 => --0x21b
          reg_data(539)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(539)(12)             <=  localWrData(12);                --DRP Enable
        when 540 => --0x21c
          reg_data(540)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 541 => --0x21d
          reg_data(541)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(541)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(541)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 542 => --0x21e
          reg_data(542)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(542)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(542)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 544 => --0x220
          reg_data(544)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 546 => --0x222
          reg_data(546)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 547 => --0x223
          reg_data(547)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(547)(12)             <=  localWrData(12);                --DRP Enable
        when 548 => --0x224
          reg_data(548)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 549 => --0x225
          reg_data(549)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(549)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(549)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 550 => --0x226
          reg_data(550)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(550)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(550)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 552 => --0x228
          reg_data(552)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 554 => --0x22a
          reg_data(554)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 555 => --0x22b
          reg_data(555)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(555)(12)             <=  localWrData(12);                --DRP Enable
        when 556 => --0x22c
          reg_data(556)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 557 => --0x22d
          reg_data(557)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(557)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(557)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 558 => --0x22e
          reg_data(558)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(558)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(558)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 560 => --0x230
          reg_data(560)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 562 => --0x232
          reg_data(562)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 563 => --0x233
          reg_data(563)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(563)(12)             <=  localWrData(12);                --DRP Enable
        when 564 => --0x234
          reg_data(564)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 565 => --0x235
          reg_data(565)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(565)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(565)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 566 => --0x236
          reg_data(566)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(566)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(566)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 568 => --0x238
          reg_data(568)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 570 => --0x23a
          reg_data(570)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 571 => --0x23b
          reg_data(571)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(571)(12)             <=  localWrData(12);                --DRP Enable
        when 572 => --0x23c
          reg_data(572)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 573 => --0x23d
          reg_data(573)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(573)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(573)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 574 => --0x23e
          reg_data(574)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(574)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(574)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 576 => --0x240
          reg_data(576)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 578 => --0x242
          reg_data(578)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 579 => --0x243
          reg_data(579)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(579)(12)             <=  localWrData(12);                --DRP Enable
        when 580 => --0x244
          reg_data(580)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 581 => --0x245
          reg_data(581)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(581)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(581)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 582 => --0x246
          reg_data(582)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(582)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(582)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 584 => --0x248
          reg_data(584)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 586 => --0x24a
          reg_data(586)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 587 => --0x24b
          reg_data(587)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(587)(12)             <=  localWrData(12);                --DRP Enable
        when 588 => --0x24c
          reg_data(588)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 589 => --0x24d
          reg_data(589)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(589)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(589)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 590 => --0x24e
          reg_data(590)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(590)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(590)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 592 => --0x250
          reg_data(592)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 594 => --0x252
          reg_data(594)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 595 => --0x253
          reg_data(595)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(595)(12)             <=  localWrData(12);                --DRP Enable
        when 596 => --0x254
          reg_data(596)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 597 => --0x255
          reg_data(597)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(597)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(597)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 598 => --0x256
          reg_data(598)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(598)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(598)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 600 => --0x258
          reg_data(600)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 602 => --0x25a
          reg_data(602)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 603 => --0x25b
          reg_data(603)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(603)(12)             <=  localWrData(12);                --DRP Enable
        when 604 => --0x25c
          reg_data(604)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 605 => --0x25d
          reg_data(605)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(605)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(605)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 606 => --0x25e
          reg_data(606)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(606)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(606)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 608 => --0x260
          reg_data(608)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 610 => --0x262
          reg_data(610)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 611 => --0x263
          reg_data(611)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(611)(12)             <=  localWrData(12);                --DRP Enable
        when 612 => --0x264
          reg_data(612)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 613 => --0x265
          reg_data(613)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(613)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(613)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 614 => --0x266
          reg_data(614)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(614)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(614)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 616 => --0x268
          reg_data(616)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 618 => --0x26a
          reg_data(618)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 619 => --0x26b
          reg_data(619)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(619)(12)             <=  localWrData(12);                --DRP Enable
        when 620 => --0x26c
          reg_data(620)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 621 => --0x26d
          reg_data(621)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(621)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(621)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 622 => --0x26e
          reg_data(622)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(622)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(622)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 624 => --0x270
          reg_data(624)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 626 => --0x272
          reg_data(626)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 627 => --0x273
          reg_data(627)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(627)(12)             <=  localWrData(12);                --DRP Enable
        when 628 => --0x274
          reg_data(628)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 629 => --0x275
          reg_data(629)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(629)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(629)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 630 => --0x276
          reg_data(630)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(630)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(630)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 632 => --0x278
          reg_data(632)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 634 => --0x27a
          reg_data(634)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 635 => --0x27b
          reg_data(635)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(635)(12)             <=  localWrData(12);                --DRP Enable
        when 636 => --0x27c
          reg_data(636)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 637 => --0x27d
          reg_data(637)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(637)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(637)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 638 => --0x27e
          reg_data(638)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(638)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(638)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 640 => --0x280
          reg_data(640)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 642 => --0x282
          reg_data(642)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 643 => --0x283
          reg_data(643)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(643)(12)             <=  localWrData(12);                --DRP Enable
        when 644 => --0x284
          reg_data(644)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 645 => --0x285
          reg_data(645)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(645)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(645)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 646 => --0x286
          reg_data(646)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(646)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(646)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 648 => --0x288
          reg_data(648)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 650 => --0x28a
          reg_data(650)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 651 => --0x28b
          reg_data(651)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(651)(12)             <=  localWrData(12);                --DRP Enable
        when 652 => --0x28c
          reg_data(652)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 653 => --0x28d
          reg_data(653)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(653)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(653)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 654 => --0x28e
          reg_data(654)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(654)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(654)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 656 => --0x290
          reg_data(656)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 658 => --0x292
          reg_data(658)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 659 => --0x293
          reg_data(659)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(659)(12)             <=  localWrData(12);                --DRP Enable
        when 660 => --0x294
          reg_data(660)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 661 => --0x295
          reg_data(661)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(661)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(661)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 662 => --0x296
          reg_data(662)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(662)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(662)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 664 => --0x298
          reg_data(664)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 666 => --0x29a
          reg_data(666)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 667 => --0x29b
          reg_data(667)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(667)(12)             <=  localWrData(12);                --DRP Enable
        when 668 => --0x29c
          reg_data(668)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 669 => --0x29d
          reg_data(669)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(669)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(669)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 670 => --0x29e
          reg_data(670)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(670)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(670)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 672 => --0x2a0
          reg_data(672)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 674 => --0x2a2
          reg_data(674)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 675 => --0x2a3
          reg_data(675)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(675)(12)             <=  localWrData(12);                --DRP Enable
        when 676 => --0x2a4
          reg_data(676)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 677 => --0x2a5
          reg_data(677)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(677)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(677)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 678 => --0x2a6
          reg_data(678)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(678)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(678)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 680 => --0x2a8
          reg_data(680)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 682 => --0x2aa
          reg_data(682)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 683 => --0x2ab
          reg_data(683)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(683)(12)             <=  localWrData(12);                --DRP Enable
        when 684 => --0x2ac
          reg_data(684)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 685 => --0x2ad
          reg_data(685)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(685)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(685)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 686 => --0x2ae
          reg_data(686)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(686)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(686)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 688 => --0x2b0
          reg_data(688)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 690 => --0x2b2
          reg_data(690)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 691 => --0x2b3
          reg_data(691)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(691)(12)             <=  localWrData(12);                --DRP Enable
        when 692 => --0x2b4
          reg_data(692)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 693 => --0x2b5
          reg_data(693)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(693)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(693)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 694 => --0x2b6
          reg_data(694)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(694)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(694)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 696 => --0x2b8
          reg_data(696)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 698 => --0x2ba
          reg_data(698)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 699 => --0x2bb
          reg_data(699)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(699)(12)             <=  localWrData(12);                --DRP Enable
        when 700 => --0x2bc
          reg_data(700)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 701 => --0x2bd
          reg_data(701)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(701)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(701)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 702 => --0x2be
          reg_data(702)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(702)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(702)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 704 => --0x2c0
          reg_data(704)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 706 => --0x2c2
          reg_data(706)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 707 => --0x2c3
          reg_data(707)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(707)(12)             <=  localWrData(12);                --DRP Enable
        when 708 => --0x2c4
          reg_data(708)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 709 => --0x2c5
          reg_data(709)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(709)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(709)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 710 => --0x2c6
          reg_data(710)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(710)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(710)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 712 => --0x2c8
          reg_data(712)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 714 => --0x2ca
          reg_data(714)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 715 => --0x2cb
          reg_data(715)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(715)(12)             <=  localWrData(12);                --DRP Enable
        when 716 => --0x2cc
          reg_data(716)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 717 => --0x2cd
          reg_data(717)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(717)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(717)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 718 => --0x2ce
          reg_data(718)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(718)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(718)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 720 => --0x2d0
          reg_data(720)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 722 => --0x2d2
          reg_data(722)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 723 => --0x2d3
          reg_data(723)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(723)(12)             <=  localWrData(12);                --DRP Enable
        when 724 => --0x2d4
          reg_data(724)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 725 => --0x2d5
          reg_data(725)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(725)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(725)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 726 => --0x2d6
          reg_data(726)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(726)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(726)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 728 => --0x2d8
          reg_data(728)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 730 => --0x2da
          reg_data(730)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 731 => --0x2db
          reg_data(731)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(731)(12)             <=  localWrData(12);                --DRP Enable
        when 732 => --0x2dc
          reg_data(732)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 733 => --0x2dd
          reg_data(733)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(733)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(733)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 734 => --0x2de
          reg_data(734)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(734)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(734)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 736 => --0x2e0
          reg_data(736)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 738 => --0x2e2
          reg_data(738)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 739 => --0x2e3
          reg_data(739)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(739)(12)             <=  localWrData(12);                --DRP Enable
        when 740 => --0x2e4
          reg_data(740)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 741 => --0x2e5
          reg_data(741)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(741)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(741)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 742 => --0x2e6
          reg_data(742)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(742)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(742)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 744 => --0x2e8
          reg_data(744)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 746 => --0x2ea
          reg_data(746)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 747 => --0x2eb
          reg_data(747)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(747)(12)             <=  localWrData(12);                --DRP Enable
        when 748 => --0x2ec
          reg_data(748)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 749 => --0x2ed
          reg_data(749)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(749)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(749)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 750 => --0x2ee
          reg_data(750)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(750)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(750)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 752 => --0x2f0
          reg_data(752)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 754 => --0x2f2
          reg_data(754)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 755 => --0x2f3
          reg_data(755)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(755)(12)             <=  localWrData(12);                --DRP Enable
        when 756 => --0x2f4
          reg_data(756)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 757 => --0x2f5
          reg_data(757)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(757)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(757)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 758 => --0x2f6
          reg_data(758)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(758)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(758)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 760 => --0x2f8
          reg_data(760)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 762 => --0x2fa
          reg_data(762)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 763 => --0x2fb
          reg_data(763)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(763)(12)             <=  localWrData(12);                --DRP Enable
        when 764 => --0x2fc
          reg_data(764)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 765 => --0x2fd
          reg_data(765)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(765)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(765)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 766 => --0x2fe
          reg_data(766)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(766)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(766)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 768 => --0x300
          reg_data(768)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 770 => --0x302
          reg_data(770)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 771 => --0x303
          reg_data(771)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(771)(12)             <=  localWrData(12);                --DRP Enable
        when 772 => --0x304
          reg_data(772)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 773 => --0x305
          reg_data(773)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(773)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(773)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 774 => --0x306
          reg_data(774)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(774)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(774)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 776 => --0x308
          reg_data(776)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 778 => --0x30a
          reg_data(778)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 779 => --0x30b
          reg_data(779)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(779)(12)             <=  localWrData(12);                --DRP Enable
        when 780 => --0x30c
          reg_data(780)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 781 => --0x30d
          reg_data(781)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(781)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(781)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 782 => --0x30e
          reg_data(782)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(782)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(782)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 784 => --0x310
          reg_data(784)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 786 => --0x312
          reg_data(786)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 787 => --0x313
          reg_data(787)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(787)(12)             <=  localWrData(12);                --DRP Enable
        when 788 => --0x314
          reg_data(788)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 789 => --0x315
          reg_data(789)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(789)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(789)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 790 => --0x316
          reg_data(790)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(790)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(790)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 792 => --0x318
          reg_data(792)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 794 => --0x31a
          reg_data(794)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 795 => --0x31b
          reg_data(795)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(795)(12)             <=  localWrData(12);                --DRP Enable
        when 796 => --0x31c
          reg_data(796)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 797 => --0x31d
          reg_data(797)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(797)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(797)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 798 => --0x31e
          reg_data(798)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(798)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(798)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 800 => --0x320
          reg_data(800)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 802 => --0x322
          reg_data(802)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 803 => --0x323
          reg_data(803)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(803)(12)             <=  localWrData(12);                --DRP Enable
        when 804 => --0x324
          reg_data(804)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 805 => --0x325
          reg_data(805)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(805)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(805)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 806 => --0x326
          reg_data(806)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(806)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(806)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 808 => --0x328
          reg_data(808)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 810 => --0x32a
          reg_data(810)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 811 => --0x32b
          reg_data(811)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(811)(12)             <=  localWrData(12);                --DRP Enable
        when 812 => --0x32c
          reg_data(812)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 813 => --0x32d
          reg_data(813)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(813)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(813)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 814 => --0x32e
          reg_data(814)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(814)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(814)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 816 => --0x330
          reg_data(816)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 818 => --0x332
          reg_data(818)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 819 => --0x333
          reg_data(819)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(819)(12)             <=  localWrData(12);                --DRP Enable
        when 820 => --0x334
          reg_data(820)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 821 => --0x335
          reg_data(821)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(821)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(821)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 822 => --0x336
          reg_data(822)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(822)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(822)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 824 => --0x338
          reg_data(824)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 826 => --0x33a
          reg_data(826)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 827 => --0x33b
          reg_data(827)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(827)(12)             <=  localWrData(12);                --DRP Enable
        when 828 => --0x33c
          reg_data(828)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 829 => --0x33d
          reg_data(829)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(829)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(829)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 830 => --0x33e
          reg_data(830)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(830)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(830)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 832 => --0x340
          reg_data(832)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 834 => --0x342
          reg_data(834)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 835 => --0x343
          reg_data(835)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(835)(12)             <=  localWrData(12);                --DRP Enable
        when 836 => --0x344
          reg_data(836)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 837 => --0x345
          reg_data(837)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(837)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(837)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 838 => --0x346
          reg_data(838)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(838)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(838)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 840 => --0x348
          reg_data(840)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 842 => --0x34a
          reg_data(842)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 843 => --0x34b
          reg_data(843)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(843)(12)             <=  localWrData(12);                --DRP Enable
        when 844 => --0x34c
          reg_data(844)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 845 => --0x34d
          reg_data(845)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(845)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(845)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 846 => --0x34e
          reg_data(846)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(846)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(846)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 848 => --0x350
          reg_data(848)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 850 => --0x352
          reg_data(850)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 851 => --0x353
          reg_data(851)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(851)(12)             <=  localWrData(12);                --DRP Enable
        when 852 => --0x354
          reg_data(852)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 853 => --0x355
          reg_data(853)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(853)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(853)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 854 => --0x356
          reg_data(854)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(854)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(854)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 856 => --0x358
          reg_data(856)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 858 => --0x35a
          reg_data(858)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 859 => --0x35b
          reg_data(859)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(859)(12)             <=  localWrData(12);                --DRP Enable
        when 860 => --0x35c
          reg_data(860)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 861 => --0x35d
          reg_data(861)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(861)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(861)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 862 => --0x35e
          reg_data(862)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(862)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(862)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 864 => --0x360
          reg_data(864)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 866 => --0x362
          reg_data(866)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 867 => --0x363
          reg_data(867)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(867)(12)             <=  localWrData(12);                --DRP Enable
        when 868 => --0x364
          reg_data(868)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 869 => --0x365
          reg_data(869)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(869)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(869)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 870 => --0x366
          reg_data(870)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(870)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(870)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 872 => --0x368
          reg_data(872)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 874 => --0x36a
          reg_data(874)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 875 => --0x36b
          reg_data(875)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(875)(12)             <=  localWrData(12);                --DRP Enable
        when 876 => --0x36c
          reg_data(876)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 877 => --0x36d
          reg_data(877)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(877)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(877)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 878 => --0x36e
          reg_data(878)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(878)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(878)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 880 => --0x370
          reg_data(880)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 882 => --0x372
          reg_data(882)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 883 => --0x373
          reg_data(883)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(883)(12)             <=  localWrData(12);                --DRP Enable
        when 884 => --0x374
          reg_data(884)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 885 => --0x375
          reg_data(885)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(885)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(885)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 886 => --0x376
          reg_data(886)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(886)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(886)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 888 => --0x378
          reg_data(888)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 890 => --0x37a
          reg_data(890)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 891 => --0x37b
          reg_data(891)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(891)(12)             <=  localWrData(12);                --DRP Enable
        when 892 => --0x37c
          reg_data(892)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 893 => --0x37d
          reg_data(893)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(893)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(893)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 894 => --0x37e
          reg_data(894)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(894)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(894)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 896 => --0x380
          reg_data(896)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 898 => --0x382
          reg_data(898)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 899 => --0x383
          reg_data(899)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(899)(12)             <=  localWrData(12);                --DRP Enable
        when 900 => --0x384
          reg_data(900)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 901 => --0x385
          reg_data(901)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(901)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(901)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 902 => --0x386
          reg_data(902)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(902)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(902)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 904 => --0x388
          reg_data(904)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 906 => --0x38a
          reg_data(906)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 907 => --0x38b
          reg_data(907)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(907)(12)             <=  localWrData(12);                --DRP Enable
        when 908 => --0x38c
          reg_data(908)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 909 => --0x38d
          reg_data(909)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(909)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(909)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 910 => --0x38e
          reg_data(910)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(910)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(910)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 912 => --0x390
          reg_data(912)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 914 => --0x392
          reg_data(914)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 915 => --0x393
          reg_data(915)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(915)(12)             <=  localWrData(12);                --DRP Enable
        when 916 => --0x394
          reg_data(916)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 917 => --0x395
          reg_data(917)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(917)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(917)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 918 => --0x396
          reg_data(918)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(918)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(918)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 920 => --0x398
          reg_data(920)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 922 => --0x39a
          reg_data(922)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 923 => --0x39b
          reg_data(923)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(923)(12)             <=  localWrData(12);                --DRP Enable
        when 924 => --0x39c
          reg_data(924)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 925 => --0x39d
          reg_data(925)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(925)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(925)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 926 => --0x39e
          reg_data(926)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(926)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(926)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 928 => --0x3a0
          reg_data(928)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 930 => --0x3a2
          reg_data(930)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 931 => --0x3a3
          reg_data(931)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(931)(12)             <=  localWrData(12);                --DRP Enable
        when 932 => --0x3a4
          reg_data(932)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 933 => --0x3a5
          reg_data(933)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(933)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(933)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 934 => --0x3a6
          reg_data(934)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(934)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(934)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 936 => --0x3a8
          reg_data(936)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 938 => --0x3aa
          reg_data(938)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 939 => --0x3ab
          reg_data(939)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(939)(12)             <=  localWrData(12);                --DRP Enable
        when 940 => --0x3ac
          reg_data(940)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 941 => --0x3ad
          reg_data(941)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(941)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(941)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 942 => --0x3ae
          reg_data(942)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(942)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(942)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 944 => --0x3b0
          reg_data(944)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 946 => --0x3b2
          reg_data(946)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 947 => --0x3b3
          reg_data(947)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(947)(12)             <=  localWrData(12);                --DRP Enable
        when 948 => --0x3b4
          reg_data(948)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 949 => --0x3b5
          reg_data(949)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(949)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(949)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 950 => --0x3b6
          reg_data(950)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(950)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(950)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 952 => --0x3b8
          reg_data(952)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 954 => --0x3ba
          reg_data(954)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 955 => --0x3bb
          reg_data(955)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(955)(12)             <=  localWrData(12);                --DRP Enable
        when 956 => --0x3bc
          reg_data(956)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 957 => --0x3bd
          reg_data(957)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(957)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(957)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 958 => --0x3be
          reg_data(958)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(958)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(958)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 960 => --0x3c0
          reg_data(960)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 962 => --0x3c2
          reg_data(962)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 963 => --0x3c3
          reg_data(963)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(963)(12)             <=  localWrData(12);                --DRP Enable
        when 964 => --0x3c4
          reg_data(964)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 965 => --0x3c5
          reg_data(965)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(965)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(965)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 966 => --0x3c6
          reg_data(966)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(966)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(966)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 968 => --0x3c8
          reg_data(968)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 970 => --0x3ca
          reg_data(970)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 971 => --0x3cb
          reg_data(971)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(971)(12)             <=  localWrData(12);                --DRP Enable
        when 972 => --0x3cc
          reg_data(972)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 973 => --0x3cd
          reg_data(973)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(973)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(973)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 974 => --0x3ce
          reg_data(974)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(974)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(974)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 976 => --0x3d0
          reg_data(976)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 978 => --0x3d2
          reg_data(978)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 979 => --0x3d3
          reg_data(979)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(979)(12)             <=  localWrData(12);                --DRP Enable
        when 980 => --0x3d4
          reg_data(980)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 981 => --0x3d5
          reg_data(981)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(981)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(981)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 982 => --0x3d6
          reg_data(982)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(982)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(982)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 984 => --0x3d8
          reg_data(984)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 986 => --0x3da
          reg_data(986)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 987 => --0x3db
          reg_data(987)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(987)(12)             <=  localWrData(12);                --DRP Enable
        when 988 => --0x3dc
          reg_data(988)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 989 => --0x3dd
          reg_data(989)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(989)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(989)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 990 => --0x3de
          reg_data(990)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(990)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(990)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 992 => --0x3e0
          reg_data(992)( 0)             <=  localWrData( 0);                --Reset transceiver
        when 994 => --0x3e2
          reg_data(994)( 0)             <=  localWrData( 0);                --DRP Write Enable
        when 995 => --0x3e3
          reg_data(995)( 9 downto  0)   <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(995)(12)             <=  localWrData(12);                --DRP Enable
        when 996 => --0x3e4
          reg_data(996)(31 downto 16)   <=  localWrData(31 downto 16);      --DRP Write Data
        when 997 => --0x3e5
          reg_data(997)( 1)             <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(997)( 2)             <=  localWrData( 2);                --tx reset_datapath
          reg_data(997)( 3)             <=  localWrData( 3);                --tx reset_bufbypass
        when 998 => --0x3e6
          reg_data(998)( 1)             <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(998)( 2)             <=  localWrData( 2);                --rx reset_datapath
          reg_data(998)( 3)             <=  localWrData( 3);                --rx reset_bufbypass
        when 1000 => --0x3e8
          reg_data(1000)( 0)            <=  localWrData( 0);                --Reset transceiver
        when 1002 => --0x3ea
          reg_data(1002)( 0)            <=  localWrData( 0);                --DRP Write Enable
        when 1003 => --0x3eb
          reg_data(1003)( 9 downto  0)  <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(1003)(12)            <=  localWrData(12);                --DRP Enable
        when 1004 => --0x3ec
          reg_data(1004)(31 downto 16)  <=  localWrData(31 downto 16);      --DRP Write Data
        when 1005 => --0x3ed
          reg_data(1005)( 1)            <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(1005)( 2)            <=  localWrData( 2);                --tx reset_datapath
          reg_data(1005)( 3)            <=  localWrData( 3);                --tx reset_bufbypass
        when 1006 => --0x3ee
          reg_data(1006)( 1)            <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(1006)( 2)            <=  localWrData( 2);                --rx reset_datapath
          reg_data(1006)( 3)            <=  localWrData( 3);                --rx reset_bufbypass
        when 1008 => --0x3f0
          reg_data(1008)( 0)            <=  localWrData( 0);                --Reset transceiver
        when 1010 => --0x3f2
          reg_data(1010)( 0)            <=  localWrData( 0);                --DRP Write Enable
        when 1011 => --0x3f3
          reg_data(1011)( 9 downto  0)  <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(1011)(12)            <=  localWrData(12);                --DRP Enable
        when 1012 => --0x3f4
          reg_data(1012)(31 downto 16)  <=  localWrData(31 downto 16);      --DRP Write Data
        when 1013 => --0x3f5
          reg_data(1013)( 1)            <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(1013)( 2)            <=  localWrData( 2);                --tx reset_datapath
          reg_data(1013)( 3)            <=  localWrData( 3);                --tx reset_bufbypass
        when 1014 => --0x3f6
          reg_data(1014)( 1)            <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(1014)( 2)            <=  localWrData( 2);                --rx reset_datapath
          reg_data(1014)( 3)            <=  localWrData( 3);                --rx reset_bufbypass
        when 1016 => --0x3f8
          reg_data(1016)( 0)            <=  localWrData( 0);                --Reset transceiver
        when 1018 => --0x3fa
          reg_data(1018)( 0)            <=  localWrData( 0);                --DRP Write Enable
        when 1019 => --0x3fb
          reg_data(1019)( 9 downto  0)  <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(1019)(12)            <=  localWrData(12);                --DRP Enable
        when 1020 => --0x3fc
          reg_data(1020)(31 downto 16)  <=  localWrData(31 downto 16);      --DRP Write Data
        when 1021 => --0x3fd
          reg_data(1021)( 1)            <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(1021)( 2)            <=  localWrData( 2);                --tx reset_datapath
          reg_data(1021)( 3)            <=  localWrData( 3);                --tx reset_bufbypass
        when 1022 => --0x3fe
          reg_data(1022)( 1)            <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(1022)( 2)            <=  localWrData( 2);                --rx reset_datapath
          reg_data(1022)( 3)            <=  localWrData( 3);                --rx reset_bufbypass
        when 1024 => --0x400
          reg_data(1024)( 0)            <=  localWrData( 0);                --Reset transceiver
        when 1026 => --0x402
          reg_data(1026)( 0)            <=  localWrData( 0);                --DRP Write Enable
        when 1027 => --0x403
          reg_data(1027)( 9 downto  0)  <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(1027)(12)            <=  localWrData(12);                --DRP Enable
        when 1028 => --0x404
          reg_data(1028)(31 downto 16)  <=  localWrData(31 downto 16);      --DRP Write Data
        when 1029 => --0x405
          reg_data(1029)( 1)            <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(1029)( 2)            <=  localWrData( 2);                --tx reset_datapath
          reg_data(1029)( 3)            <=  localWrData( 3);                --tx reset_bufbypass
        when 1030 => --0x406
          reg_data(1030)( 1)            <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(1030)( 2)            <=  localWrData( 2);                --rx reset_datapath
          reg_data(1030)( 3)            <=  localWrData( 3);                --rx reset_bufbypass
        when 1032 => --0x408
          reg_data(1032)( 0)            <=  localWrData( 0);                --Reset transceiver
        when 1034 => --0x40a
          reg_data(1034)( 0)            <=  localWrData( 0);                --DRP Write Enable
        when 1035 => --0x40b
          reg_data(1035)( 9 downto  0)  <=  localWrData( 9 downto  0);      --DRP Address
          reg_data(1035)(12)            <=  localWrData(12);                --DRP Enable
        when 1036 => --0x40c
          reg_data(1036)(31 downto 16)  <=  localWrData(31 downto 16);      --DRP Write Data
        when 1037 => --0x40d
          reg_data(1037)( 1)            <=  localWrData( 1);                --tx reset_pll_and_datapath
          reg_data(1037)( 2)            <=  localWrData( 2);                --tx reset_datapath
          reg_data(1037)( 3)            <=  localWrData( 3);                --tx reset_bufbypass
        when 1038 => --0x40e
          reg_data(1038)( 1)            <=  localWrData( 1);                --rx reset_pll_and_datapath
          reg_data(1038)( 2)            <=  localWrData( 2);                --rx reset_datapath
          reg_data(1038)( 3)            <=  localWrData( 3);                --rx reset_bufbypass

          when others => null;
        end case;
      end if;
    end if;
  end process reg_writes;







  
end architecture behavioral;