/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : conn_cfg_on.h
//[Revision time]   : Mon Oct 30 23:14:38 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.

#ifndef __CONN_CFG_ON_REGS_H__
#define __CONN_CFG_ON_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     CONN_CFG_ON CR Definitions                     
//
//****************************************************************************

#define CONN_CFG_ON_BASE                                       (0x18001000 + CONN_INFRA_REMAPPING_OFFSET)

#define CONN_CFG_ON_BOOT_ADDR                                  (CONN_CFG_ON_BASE + 0x000u) // 1000
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_XTAL_CTL_ADDR            (CONN_CFG_ON_BASE + 0x004u) // 1004
#define CONN_CFG_ON_ADIE_CTL_ADDR                              (CONN_CFG_ON_BASE + 0x010u) // 1010
#define CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_ADDR                (CONN_CFG_ON_BASE + 0x020u) // 1020
#define CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_ADDR         (CONN_CFG_ON_BASE + 0x024u) // 1024
#define CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_ADDR              (CONN_CFG_ON_BASE + 0x028u) // 1028
#define CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_ADDR             (CONN_CFG_ON_BASE + 0x02Cu) // 102C
#define CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_ADDR             (CONN_CFG_ON_BASE + 0x030u) // 1030
#define CONN_CFG_ON_CONN_INFRA_ZBSYS_SLP_CNT_ADDR              (CONN_CFG_ON_BASE + 0x034u) // 1034
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CTL_ADDR         (CONN_CFG_ON_BASE + 0x03Cu) // 103C
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_ADDR             (CONN_CFG_ON_BASE + 0x040u) // 1040
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_TIMER_ADDR           (CONN_CFG_ON_BASE + 0x044u) // 1044
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_COUNTER_ADDR         (CONN_CFG_ON_BASE + 0x048u) // 1048
#define CONN_CFG_ON_CONN_INFRA_SLP_TIMER_ADDR                  (CONN_CFG_ON_BASE + 0x04Cu) // 104C
#define CONN_CFG_ON_CONN_INFRA_SLP_COUNTER_ADDR                (CONN_CFG_ON_BASE + 0x050u) // 1050
#define CONN_CFG_ON_WF_SLP_TIMER_ADDR                          (CONN_CFG_ON_BASE + 0x054u) // 1054
#define CONN_CFG_ON_WF_SLP_COUNTER_ADDR                        (CONN_CFG_ON_BASE + 0x058u) // 1058
#define CONN_CFG_ON_BT_SLP_TIMER_ADDR                          (CONN_CFG_ON_BASE + 0x05Cu) // 105C
#define CONN_CFG_ON_BT_SLP_COUNTER_ADDR                        (CONN_CFG_ON_BASE + 0x060u) // 1060
#define CONN_CFG_ON_GPS_SLP_TIMER_ADDR                         (CONN_CFG_ON_BASE + 0x064u) // 1064
#define CONN_CFG_ON_GPS_SLP_COUNTER_ADDR                       (CONN_CFG_ON_BASE + 0x068u) // 1068
#define CONN_CFG_ON_ZB_SLP_TIMER_ADDR                          (CONN_CFG_ON_BASE + 0x06Cu) // 106C
#define CONN_CFG_ON_ZB_SLP_COUNTER_ADDR                        (CONN_CFG_ON_BASE + 0x070u) // 1070
#define CONN_CFG_ON_CONN_INFRA_CFG_CONN2AP_MAILBOX_ADDR        (CONN_CFG_ON_BASE + 0x100u) // 1100
#define CONN_CFG_ON_CONN_INFRA_CFG_AP2CONN_MAILBOX_ADDR        (CONN_CFG_ON_BASE + 0x104u) // 1104
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_ADDR         (CONN_CFG_ON_BASE + 0x108u) // 1108
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR        (CONN_CFG_ON_BASE + 0x10Cu) // 110C
#define CONN_CFG_ON_BGF_DUMMY_CR_0_ADDR                        (CONN_CFG_ON_BASE + 0x110u) // 1110
#define CONN_CFG_ON_BGF_DUMMY_CR_1_ADDR                        (CONN_CFG_ON_BASE + 0x114u) // 1114
#define CONN_CFG_ON_BGF_DUMMY_CR_2_ADDR                        (CONN_CFG_ON_BASE + 0x118u) // 1118
#define CONN_CFG_ON_BGF_DUMMY_CR_3_ADDR                        (CONN_CFG_ON_BASE + 0x11Cu) // 111C
#define CONN_CFG_ON_WF_DUMMY_CR_0_ADDR                         (CONN_CFG_ON_BASE + 0x120u) // 1120
#define CONN_CFG_ON_WF_DUMMY_CR_1_ADDR                         (CONN_CFG_ON_BASE + 0x124u) // 1124
#define CONN_CFG_ON_WF_DUMMY_CR_2_ADDR                         (CONN_CFG_ON_BASE + 0x128u) // 1128
#define CONN_CFG_ON_WF_DUMMY_CR_3_ADDR                         (CONN_CFG_ON_BASE + 0x12Cu) // 112C
#define CONN_CFG_ON_CONN_FPGA_DUMMY0_ADDR                      (CONN_CFG_ON_BASE + 0x130u) // 1130
#define CONN_CFG_ON_CONN_FPGA_DUMMY1_ADDR                      (CONN_CFG_ON_BASE + 0x134u) // 1134
#define CONN_CFG_ON_CONN_FPGA_DUMMY2_ADDR                      (CONN_CFG_ON_BASE + 0x138u) // 1138
#define CONN_CFG_ON_CONN_FPGA_DUMMY3_ADDR                      (CONN_CFG_ON_BASE + 0x13Cu) // 113C
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_ADDR         (CONN_CFG_ON_BASE + 0x140u) // 1140
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_EINT_MASK_ADDR          (CONN_CFG_ON_BASE + 0x150u) // 1150
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_CTL_CK_EN_ADDR           (CONN_CFG_ON_BASE + 0x160u) // 1160
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR               (CONN_CFG_ON_BASE + 0x200u) // 1200
#define CONN_CFG_ON_CONN_INFRA_CFG_FM_PWRCTRL0_ADDR            (CONN_CFG_ON_BASE + 0x204u) // 1204
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_ADDR            (CONN_CFG_ON_BASE + 0x208u) // 1208
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_PWRCTRL0_ADDR           (CONN_CFG_ON_BASE + 0x20Cu) // 120C
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL1_ADDR               (CONN_CFG_ON_BASE + 0x210u) // 1210
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_ADDR               (CONN_CFG_ON_BASE + 0x214u) // 1214
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_ADDR               (CONN_CFG_ON_BASE + 0x218u) // 1218
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL4_ADDR               (CONN_CFG_ON_BASE + 0x21Cu) // 121C
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_ADDR              (CONN_CFG_ON_BASE + 0x220u) // 1220
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_CMDBT_VERSION_ADDR       (CONN_CFG_ON_BASE + 0x224u) // 1224
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_ADDR                   (CONN_CFG_ON_BASE + 0x230u) // 1230
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_1_ADDR                 (CONN_CFG_ON_BASE + 0x234u) // 1234
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_PWRCTRL0_ADDR            (CONN_CFG_ON_BASE + 0x240u) // 1240
#define CONN_CFG_ON_OSC_CTL_0_ADDR                             (CONN_CFG_ON_BASE + 0x300u) // 1300
#define CONN_CFG_ON_OSC_CTL_1_ADDR                             (CONN_CFG_ON_BASE + 0x304u) // 1304
#define CONN_CFG_ON_OSC_MASK_ADDR                              (CONN_CFG_ON_BASE + 0x308u) // 1308
#define CONN_CFG_ON_OSC_STATUS_ADDR                            (CONN_CFG_ON_BASE + 0x30Cu) // 130C
#define CONN_CFG_ON_OSC_2X_CTL_0_ADDR                          (CONN_CFG_ON_BASE + 0x310u) // 1310
#define CONN_CFG_ON_OSC_2X_CTL_1_ADDR                          (CONN_CFG_ON_BASE + 0x314u) // 1314
#define CONN_CFG_ON_OSC_2X_MASK_ADDR                           (CONN_CFG_ON_BASE + 0x318u) // 1318
#define CONN_CFG_ON_OSC_2X_STATUS_ADDR                         (CONN_CFG_ON_BASE + 0x31Cu) // 131C
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_ADDR              (CONN_CFG_ON_BASE + 0x320u) // 1320
#define CONN_CFG_ON_CONN_INFRA_CFG_LP_OSC_MASK_ADDR            (CONN_CFG_ON_BASE + 0x324u) // 1324
#define CONN_CFG_ON_OSC_STATUS_2_ADDR                          (CONN_CFG_ON_BASE + 0x328u) // 1328
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_ADDR              (CONN_CFG_ON_BASE + 0x330u) // 1330
#define CONN_CFG_ON_LP_OSC_CTL_0_ADDR                          (CONN_CFG_ON_BASE + 0x334u) // 1334
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR               (CONN_CFG_ON_BASE + 0x340u) // 1340
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR              (CONN_CFG_ON_BASE + 0x344u) // 1344
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR               (CONN_CFG_ON_BASE + 0x348u) // 1348
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_ADDR               (CONN_CFG_ON_BASE + 0x34Cu) // 134C
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_ADDR                 (CONN_CFG_ON_BASE + 0x350u) // 1350
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR           (CONN_CFG_ON_BASE + 0x360u) // 1360
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_ADDR           (CONN_CFG_ON_BASE + 0x364u) // 1364
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_GPS_ADDR           (CONN_CFG_ON_BASE + 0x368u) // 1368
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR            (CONN_CFG_ON_BASE + 0x370u) // 1370
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_ADDR            (CONN_CFG_ON_BASE + 0x374u) // 1374
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_BT_ADDR            (CONN_CFG_ON_BASE + 0x378u) // 1378
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR            (CONN_CFG_ON_BASE + 0x380u) // 1380
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_ADDR            (CONN_CFG_ON_BASE + 0x384u) // 1384
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_WF_ADDR            (CONN_CFG_ON_BASE + 0x388u) // 1388
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR           (CONN_CFG_ON_BASE + 0x390u) // 1390
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_ADDR           (CONN_CFG_ON_BASE + 0x394u) // 1394
#define CONN_CFG_ON_EMI_CTL_0_ADDR                             (CONN_CFG_ON_BASE + 0x3A0u) // 13A0
#define CONN_CFG_ON_RF_LDO_CTRL_0_ADDR                         (CONN_CFG_ON_BASE + 0x3B0u) // 13B0
#define CONN_CFG_ON_RF_LDO_CTRL_1_ADDR                         (CONN_CFG_ON_BASE + 0x3B4u) // 13B4
#define CONN_CFG_ON_RF_LDO_STATUS_ADDR                         (CONN_CFG_ON_BASE + 0x3B8u) // 13B8
#define CONN_CFG_ON_RF_LDO_TIMER_0_ADDR                        (CONN_CFG_ON_BASE + 0x3C0u) // 13C0
#define CONN_CFG_ON_RF_LDO_TIMER_1_ADDR                        (CONN_CFG_ON_BASE + 0x3C4u) // 13C4
#define CONN_CFG_ON_RF_LDO_TIMER_2_ADDR                        (CONN_CFG_ON_BASE + 0x3C8u) // 13C8
#define CONN_CFG_ON_RF_LDO_TIMER_3_ADDR                        (CONN_CFG_ON_BASE + 0x3CCu) // 13CC
#define CONN_CFG_ON_GPS_LP_OSC_ACK_FORCE_ON_ADDR               (CONN_CFG_ON_BASE + 0x3D0u) // 13D0
#define CONN_CFG_ON_BGF_LP_OSC_ACK_FORCE_ON_ADDR               (CONN_CFG_ON_BASE + 0x3D4u) // 13D4
#define CONN_CFG_ON_WF_LP_OSC_ACK_FORCE_ON_ADDR                (CONN_CFG_ON_BASE + 0x3D8u) // 13D8
#define CONN_CFG_ON_CONN_INFRA_LP_OSC_ACK_FORCE_ON_ADDR        (CONN_CFG_ON_BASE + 0x3E0u) // 13E0
#define CONN_CFG_ON_ZB_LP_OSC_ACK_FORCE_ON_ADDR                (CONN_CFG_ON_BASE + 0x3E4u) // 13E4
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_ADDR           (CONN_CFG_ON_BASE + 0x410u) // 1410
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_ADDR            (CONN_CFG_ON_BASE + 0x420u) // 1420
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_STATUS_ADDR          (CONN_CFG_ON_BASE + 0x424u) // 1424
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR      (CONN_CFG_ON_BASE + 0x430u) // 1430
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_ADDR          (CONN_CFG_ON_BASE + 0x434u) // 1434
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR     (CONN_CFG_ON_BASE + 0x440u) // 1440
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_ADDR         (CONN_CFG_ON_BASE + 0x444u) // 1444
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR      (CONN_CFG_ON_BASE + 0x450u) // 1450
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_ADDR          (CONN_CFG_ON_BASE + 0x454u) // 1454
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_ADDR                       (CONN_CFG_ON_BASE + 0x600u) // 1600
#define CONN_CFG_ON_CSR_BGF_ON_FW_OWN_IRQ_ADDR                 (CONN_CFG_ON_BASE + 0x604u) // 1604
#define CONN_CFG_ON_CSR_MD_ON_IRQ_STATUS_ADDR                  (CONN_CFG_ON_BASE + 0x610u) // 1610
#define CONN_CFG_ON_CSR_MD_ON_HOST_CSR_MISC_ADDR               (CONN_CFG_ON_BASE + 0x614u) // 1614
#define CONN_CFG_ON_CSR_WF_B0_ON_IRQ_STATUS_ADDR               (CONN_CFG_ON_BASE + 0x620u) // 1620
#define CONN_CFG_ON_CSR_WF_B0_ON_HOST_CSR_MISC_ADDR            (CONN_CFG_ON_BASE + 0x624u) // 1624
#define CONN_CFG_ON_CSR_WF_B1_ON_IRQ_STATUS_ADDR               (CONN_CFG_ON_BASE + 0x630u) // 1630
#define CONN_CFG_ON_CSR_WF_B1_ON_HOST_CSR_MISC_ADDR            (CONN_CFG_ON_BASE + 0x634u) // 1634
#define CONN_CFG_ON_CSR_BGF_ON_IRQ_STATUS_ADDR                 (CONN_CFG_ON_BASE + 0x640u) // 1640
#define CONN_CFG_ON_CSR_BGF_ON_HOST_CSR_MISC_ADDR              (CONN_CFG_ON_BASE + 0x644u) // 1644
#define CONN_CFG_ON_CSR_GPS_ON_IRQ_STATUS_ADDR                 (CONN_CFG_ON_BASE + 0x650u) // 1650
#define CONN_CFG_ON_CSR_GPS_ON_HOST_CSR_MISC_ADDR              (CONN_CFG_ON_BASE + 0x654u) // 1654
#define CONN_CFG_ON_CONN_SENSORHUB_CFG0_ADDR                   (CONN_CFG_ON_BASE + 0x700u) // 1700
#define CONN_CFG_ON_CONN_SENSORHUB_CFG1_ADDR                   (CONN_CFG_ON_BASE + 0x704u) // 1704
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_ADDR               (CONN_CFG_ON_BASE + 0x708u) // 1708
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_ADDR               (CONN_CFG_ON_BASE + 0x710u) // 1710
#define CONN_CFG_ON_CONNSYS_XGF_EXTPLL_DE_GLITCH_MANUAL_MODE_ADDR (CONN_CFG_ON_BASE + 0x800u) // 1800
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_MET_CTL_ADDR             (CONN_CFG_ON_BASE + 0x900u) // 1900
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_SLP_COUNT_ADDR           (CONN_CFG_ON_BASE + 0x904u) // 1904
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_WAKE_COUNT_ADDR          (CONN_CFG_ON_BASE + 0x908u) // 1908




/* =====================================================================================

  ---BOOT (0x18001000 + 0x000u)---

    AP2CONN_BOOT_CPU_SEL[0]      - (RO) connsys boot by wfsys or bgfsys cpu selection
                                     1'h0: connsys is booted by wfsys cpu
                                     1'h1: connsys is booted by bgfsys cpu
    RESERVED1[28..1]             - (RO) Reserved bits
    ZB_CPU_BOOT_DONE[29]         - (RW) zbsys cpu boot done, this bit should be set to 1 by zbsys cpu when connsys boot is completed by zbsys cpu
                                     1'h0: not done
                                     1'h1: done
    BGF_CPU_BOOT_DONE[30]        - (RW) bgfsys cpu boot done, this bit should be set to 1 by bgfsys cpu when connsys boot is completed by bgfsys cpu
                                     1'h0: not done
                                     1'h1: done
    WF_CPU_BOOT_DONE[31]         - (RW) wfsys cpu boot done, this bit should be set to 1 by wfsys cpu when connsys boot is completed by wfsys cpu
                                     1'h0: not done
                                     1'h1: done

 =====================================================================================*/
#define CONN_CFG_ON_BOOT_WF_CPU_BOOT_DONE_ADDR                 CONN_CFG_ON_BOOT_ADDR
#define CONN_CFG_ON_BOOT_WF_CPU_BOOT_DONE_MASK                 0x80000000u                // WF_CPU_BOOT_DONE[31]
#define CONN_CFG_ON_BOOT_WF_CPU_BOOT_DONE_SHFT                 31u
#define CONN_CFG_ON_BOOT_BGF_CPU_BOOT_DONE_ADDR                CONN_CFG_ON_BOOT_ADDR
#define CONN_CFG_ON_BOOT_BGF_CPU_BOOT_DONE_MASK                0x40000000u                // BGF_CPU_BOOT_DONE[30]
#define CONN_CFG_ON_BOOT_BGF_CPU_BOOT_DONE_SHFT                30u
#define CONN_CFG_ON_BOOT_ZB_CPU_BOOT_DONE_ADDR                 CONN_CFG_ON_BOOT_ADDR
#define CONN_CFG_ON_BOOT_ZB_CPU_BOOT_DONE_MASK                 0x20000000u                // ZB_CPU_BOOT_DONE[29]
#define CONN_CFG_ON_BOOT_ZB_CPU_BOOT_DONE_SHFT                 29u
#define CONN_CFG_ON_BOOT_AP2CONN_BOOT_CPU_SEL_ADDR             CONN_CFG_ON_BOOT_ADDR
#define CONN_CFG_ON_BOOT_AP2CONN_BOOT_CPU_SEL_MASK             0x00000001u                // AP2CONN_BOOT_CPU_SEL[0]
#define CONN_CFG_ON_BOOT_AP2CONN_BOOT_CPU_SEL_SHFT             0u

/* =====================================================================================

  ---CONN_INFRA_CFG_ON_XTAL_CTL (0x18001000 + 0x004u)---

    CONN_INFRA_CFG_ON_XTAL_CTL[0] - (RW) 1'b0: connsys digital xtal = XTAL
                                     1'b1: connsys digital xtal = XTAL/2
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_XTAL_CTL_CONN_INFRA_CFG_ON_XTAL_CTL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ON_XTAL_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_XTAL_CTL_CONN_INFRA_CFG_ON_XTAL_CTL_MASK 0x00000001u                // CONN_INFRA_CFG_ON_XTAL_CTL[0]
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_XTAL_CTL_CONN_INFRA_CFG_ON_XTAL_CTL_SHFT 0u

/* =====================================================================================

  ---ADIE_CTL (0x18001000 + 0x010u)---

    ADIE_RSTB[0]                 - (RW) a-die reset (active-low)
                                     1'h0: reset
                                     1'h1: not reset
    ADIE_TOP_CKEN[1]             - (RW) a-die top clock enable
                                     1'h0: disable
                                     1'h1: enable
    INST2_ADIE_RSTB[2]           - (RW) a-die reset (active-low)
                                     1'h0: reset
                                     1'h1: not reset
    INST2_ADIE_TOP_CKEN[3]       - (RW) a-die top clock enable
                                     1'h0: disable
                                     1'h1: enable
    INST2_ADIE_BN_SEL[4]         - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_ADIE_CTL_INST2_ADIE_BN_SEL_ADDR            CONN_CFG_ON_ADIE_CTL_ADDR
#define CONN_CFG_ON_ADIE_CTL_INST2_ADIE_BN_SEL_MASK            0x00000010u                // INST2_ADIE_BN_SEL[4]
#define CONN_CFG_ON_ADIE_CTL_INST2_ADIE_BN_SEL_SHFT            4u
#define CONN_CFG_ON_ADIE_CTL_INST2_ADIE_TOP_CKEN_ADDR          CONN_CFG_ON_ADIE_CTL_ADDR
#define CONN_CFG_ON_ADIE_CTL_INST2_ADIE_TOP_CKEN_MASK          0x00000008u                // INST2_ADIE_TOP_CKEN[3]
#define CONN_CFG_ON_ADIE_CTL_INST2_ADIE_TOP_CKEN_SHFT          3u
#define CONN_CFG_ON_ADIE_CTL_INST2_ADIE_RSTB_ADDR              CONN_CFG_ON_ADIE_CTL_ADDR
#define CONN_CFG_ON_ADIE_CTL_INST2_ADIE_RSTB_MASK              0x00000004u                // INST2_ADIE_RSTB[2]
#define CONN_CFG_ON_ADIE_CTL_INST2_ADIE_RSTB_SHFT              2u
#define CONN_CFG_ON_ADIE_CTL_ADIE_TOP_CKEN_ADDR                CONN_CFG_ON_ADIE_CTL_ADDR
#define CONN_CFG_ON_ADIE_CTL_ADIE_TOP_CKEN_MASK                0x00000002u                // ADIE_TOP_CKEN[1]
#define CONN_CFG_ON_ADIE_CTL_ADIE_TOP_CKEN_SHFT                1u
#define CONN_CFG_ON_ADIE_CTL_ADIE_RSTB_ADDR                    CONN_CFG_ON_ADIE_CTL_ADDR
#define CONN_CFG_ON_ADIE_CTL_ADIE_RSTB_MASK                    0x00000001u                // ADIE_RSTB[0]
#define CONN_CFG_ON_ADIE_CTL_ADIE_RSTB_SHFT                    0u

/* =====================================================================================

  ---CONN_INFRA_SLP_CNT_CTL (0x18001000 + 0x020u)---

    SLP_COUNTER_EN[0]            - (RW) Sleep counter enable:
                                     1'h0: Disable
                                     1'h1: Enable
    SLP_COUNTER_SEL[3..1]        - (RW) Select sleep counter type:
                                     3'h0: conn_infra sleep counter
                                     3'h1: wfsys sleep counter
                                     3'h2: bgfsys sleep counter
                                     3'h3: gpssys sleep counter
    SLP_COUNTER_RD_TRIGGER[4]    - (RW) Trigger sleep counter update to CONN_INFRA_SLP_COUNTER/CONN_INFRA_SLP_TIMER(positive edge):
                                     First: Write 1'h0
                                     Then: Write 1'h1
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_SLP_COUNTER_RD_TRIGGER_ADDR CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_SLP_COUNTER_RD_TRIGGER_MASK 0x00000010u                // SLP_COUNTER_RD_TRIGGER[4]
#define CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_SLP_COUNTER_RD_TRIGGER_SHFT 4u
#define CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_SLP_COUNTER_SEL_ADDR CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_SLP_COUNTER_SEL_MASK 0x0000000Eu                // SLP_COUNTER_SEL[3..1]
#define CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_SLP_COUNTER_SEL_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_SLP_COUNTER_EN_ADDR CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_SLP_COUNTER_EN_MASK 0x00000001u                // SLP_COUNTER_EN[0]
#define CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_SLP_COUNTER_EN_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CONN_INFRA_SLP_CNT (0x18001000 + 0x024u)---

    CONN_INFRA_SLP_COUNTER_STOP[0] - (RW) Sleep counter stop:
                                     1'h1: Stop
                                     1'h0: Keep going
    CONN_INFRA_SLP_COUNTER_CLR[1] - (RW) Sleep counter clear:
                                     1'h1: Clean to 0
                                     1'h0: Keep going
    CONN_INFRA_IN_SLEEP[2]       - (RO) CONN_INFRA is in sleeping
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_CONN_INFRA_IN_SLEEP_ADDR CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_CONN_INFRA_IN_SLEEP_MASK 0x00000004u                // CONN_INFRA_IN_SLEEP[2]
#define CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_CONN_INFRA_IN_SLEEP_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_CONN_INFRA_SLP_COUNTER_CLR_ADDR CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_CONN_INFRA_SLP_COUNTER_CLR_MASK 0x00000002u                // CONN_INFRA_SLP_COUNTER_CLR[1]
#define CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_CONN_INFRA_SLP_COUNTER_CLR_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_CONN_INFRA_SLP_COUNTER_STOP_ADDR CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_CONN_INFRA_SLP_COUNTER_STOP_MASK 0x00000001u                // CONN_INFRA_SLP_COUNTER_STOP[0]
#define CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_CONN_INFRA_SLP_COUNTER_STOP_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_WFSYS_SLP_CNT (0x18001000 + 0x028u)---

    WFSYS_SLP_COUNTER_STOP[0]    - (RW) Sleep counter stop:
                                     1'h1: Stop
                                     1'h0: Keep going
    WFSYS_SLP_COUNTER_CLR[1]     - (RW) Sleep counter clear:
                                     1'h1: Clean to 0
                                     1'h0: Keep going
    WFSYS_IN_SLEEP[2]            - (RO) WFSYS is in sleeping
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_WFSYS_IN_SLEEP_ADDR CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_WFSYS_IN_SLEEP_MASK 0x00000004u                // WFSYS_IN_SLEEP[2]
#define CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_WFSYS_IN_SLEEP_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_WFSYS_SLP_COUNTER_CLR_ADDR CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_WFSYS_SLP_COUNTER_CLR_MASK 0x00000002u                // WFSYS_SLP_COUNTER_CLR[1]
#define CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_WFSYS_SLP_COUNTER_CLR_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_WFSYS_SLP_COUNTER_STOP_ADDR CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_WFSYS_SLP_COUNTER_STOP_MASK 0x00000001u                // WFSYS_SLP_COUNTER_STOP[0]
#define CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_WFSYS_SLP_COUNTER_STOP_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_BGFSYS_SLP_CNT (0x18001000 + 0x02Cu)---

    BGFSYS_SLP_COUNTER_STOP[0]   - (RW) Sleep counter stop:
                                     1'h1: Stop
                                     1'h0: Keep going
    BGFSYS_SLP_COUNTER_CLR[1]    - (RW) Sleep counter clear:
                                     1'h1: Clean to 0
                                     1'h0: Keep going
    BGFSYS_IN_SLEEP[2]           - (RO) BGFSYS is in sleeping
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_BGFSYS_IN_SLEEP_ADDR CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_BGFSYS_IN_SLEEP_MASK 0x00000004u                // BGFSYS_IN_SLEEP[2]
#define CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_BGFSYS_IN_SLEEP_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_BGFSYS_SLP_COUNTER_CLR_ADDR CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_BGFSYS_SLP_COUNTER_CLR_MASK 0x00000002u                // BGFSYS_SLP_COUNTER_CLR[1]
#define CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_BGFSYS_SLP_COUNTER_CLR_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_BGFSYS_SLP_COUNTER_STOP_ADDR CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_BGFSYS_SLP_COUNTER_STOP_MASK 0x00000001u                // BGFSYS_SLP_COUNTER_STOP[0]
#define CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_BGFSYS_SLP_COUNTER_STOP_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_GPSSYS_SLP_CNT (0x18001000 + 0x030u)---

    GPSSYS_SLP_COUNTER_STOP[0]   - (RW) Sleep counter stop:
                                     1'h1: Stop
                                     1'h0: Keep going
    GPSSYS_SLP_COUNTER_CLR[1]    - (RW) Sleep counter clear:
                                     1'h1: Clean to 0
                                     1'h0: Keep going
    GPSSYS_IN_SLEEP[2]           - (RO) GPSSYS is in sleeping
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_GPSSYS_IN_SLEEP_ADDR CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_GPSSYS_IN_SLEEP_MASK 0x00000004u                // GPSSYS_IN_SLEEP[2]
#define CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_GPSSYS_IN_SLEEP_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_GPSSYS_SLP_COUNTER_CLR_ADDR CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_GPSSYS_SLP_COUNTER_CLR_MASK 0x00000002u                // GPSSYS_SLP_COUNTER_CLR[1]
#define CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_GPSSYS_SLP_COUNTER_CLR_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_GPSSYS_SLP_COUNTER_STOP_ADDR CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_GPSSYS_SLP_COUNTER_STOP_MASK 0x00000001u                // GPSSYS_SLP_COUNTER_STOP[0]
#define CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_GPSSYS_SLP_COUNTER_STOP_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_ZBSYS_SLP_CNT (0x18001000 + 0x034u)---

    ZBSYS_SLP_COUNTER_STOP[0]    - (RW) Sleep counter stop:
                                     1'h1: Stop
                                     1'h0: Keep going
    ZBSYS_SLP_COUNTER_CLR[1]     - (RW) Sleep counter clear:
                                     1'h1: Clean to 0
                                     1'h0: Keep going
    ZBSYS_IN_SLEEP[2]            - (RO) ZBSYS is in sleeping
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_ZBSYS_SLP_CNT_ZBSYS_IN_SLEEP_ADDR CONN_CFG_ON_CONN_INFRA_ZBSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_ZBSYS_SLP_CNT_ZBSYS_IN_SLEEP_MASK 0x00000004u                // ZBSYS_IN_SLEEP[2]
#define CONN_CFG_ON_CONN_INFRA_ZBSYS_SLP_CNT_ZBSYS_IN_SLEEP_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_ZBSYS_SLP_CNT_ZBSYS_SLP_COUNTER_CLR_ADDR CONN_CFG_ON_CONN_INFRA_ZBSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_ZBSYS_SLP_CNT_ZBSYS_SLP_COUNTER_CLR_MASK 0x00000002u                // ZBSYS_SLP_COUNTER_CLR[1]
#define CONN_CFG_ON_CONN_INFRA_ZBSYS_SLP_CNT_ZBSYS_SLP_COUNTER_CLR_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_ZBSYS_SLP_CNT_ZBSYS_SLP_COUNTER_STOP_ADDR CONN_CFG_ON_CONN_INFRA_ZBSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_ZBSYS_SLP_CNT_ZBSYS_SLP_COUNTER_STOP_MASK 0x00000001u                // ZBSYS_SLP_COUNTER_STOP[0]
#define CONN_CFG_ON_CONN_INFRA_ZBSYS_SLP_CNT_ZBSYS_SLP_COUNTER_STOP_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PRESTANDBY_CNT_CTL (0x18001000 + 0x03Cu)---

    PRESTANDBY_COUNTER_EN[0]     - (RW) prestandby counter enable:
                                     1'h0: Disable
                                     1'h1: Enable
    PRESTANDBY_COUNTER_SEL[3..1] - (RW) Select prestandby counter type:
                                     3'h0: conn_infra prestandby counter
    PRESTANDBY_COUNTER_RD_TRIGGER[4] - (RW) Trigger sleep counter update to CONN_INFRA_SLP_COUNTER/CONN_INFRA_SLP_TIMER(positive edge):
                                     First: Write 1'h0
                                     Then: Write 1'h1
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CTL_PRESTANDBY_COUNTER_RD_TRIGGER_ADDR CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CTL_PRESTANDBY_COUNTER_RD_TRIGGER_MASK 0x00000010u                // PRESTANDBY_COUNTER_RD_TRIGGER[4]
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CTL_PRESTANDBY_COUNTER_RD_TRIGGER_SHFT 4u
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CTL_PRESTANDBY_COUNTER_SEL_ADDR CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CTL_PRESTANDBY_COUNTER_SEL_MASK 0x0000000Eu                // PRESTANDBY_COUNTER_SEL[3..1]
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CTL_PRESTANDBY_COUNTER_SEL_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CTL_PRESTANDBY_COUNTER_EN_ADDR CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CTL_PRESTANDBY_COUNTER_EN_MASK 0x00000001u                // PRESTANDBY_COUNTER_EN[0]
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CTL_PRESTANDBY_COUNTER_EN_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PRESTANDBY_CNT (0x18001000 + 0x040u)---

    CONN_INFRA_PRESTANDBY_COUNTER_STOP[0] - (RW) prestandby counter stop:
                                     1'h1: Stop
                                     1'h0: Keep going
    CONN_INFRA_PRESTANDBY_COUNTER_CLR[1] - (RW) prestandby counter clear:
                                     1'h1: Clean to 0
                                     1'h0: Keep going
    CONN_INFRA_IN_PRESTANDBY[2]  - (RO) CONN_INFRA is in prestandbying
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CONN_INFRA_IN_PRESTANDBY_ADDR CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CONN_INFRA_IN_PRESTANDBY_MASK 0x00000004u                // CONN_INFRA_IN_PRESTANDBY[2]
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CONN_INFRA_IN_PRESTANDBY_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CONN_INFRA_PRESTANDBY_COUNTER_CLR_ADDR CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CONN_INFRA_PRESTANDBY_COUNTER_CLR_MASK 0x00000002u                // CONN_INFRA_PRESTANDBY_COUNTER_CLR[1]
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CONN_INFRA_PRESTANDBY_COUNTER_CLR_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CONN_INFRA_PRESTANDBY_COUNTER_STOP_ADDR CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CONN_INFRA_PRESTANDBY_COUNTER_STOP_MASK 0x00000001u                // CONN_INFRA_PRESTANDBY_COUNTER_STOP[0]
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_CNT_CONN_INFRA_PRESTANDBY_COUNTER_STOP_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PRESTANDBY_TIMER (0x18001000 + 0x044u)---

    PRESTANDBY_TIMER[31..0]      - (RO) Setected prestandby timer result

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_TIMER_PRESTANDBY_TIMER_ADDR CONN_CFG_ON_CONN_INFRA_PRESTANDBY_TIMER_ADDR
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_TIMER_PRESTANDBY_TIMER_MASK 0xFFFFFFFFu                // PRESTANDBY_TIMER[31..0]
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_TIMER_PRESTANDBY_TIMER_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PRESTANDBY_COUNTER (0x18001000 + 0x048u)---

    PRESTANDBY_COUNTER[31..0]    - (RO) Setectedprestandby counter result

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_COUNTER_PRESTANDBY_COUNTER_ADDR CONN_CFG_ON_CONN_INFRA_PRESTANDBY_COUNTER_ADDR
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_COUNTER_PRESTANDBY_COUNTER_MASK 0xFFFFFFFFu                // PRESTANDBY_COUNTER[31..0]
#define CONN_CFG_ON_CONN_INFRA_PRESTANDBY_COUNTER_PRESTANDBY_COUNTER_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_SLP_TIMER (0x18001000 + 0x04Cu)---

    SLP_TIMER[31..0]             - (RO) Setected sleep timer result

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_SLP_TIMER_SLP_TIMER_ADDR        CONN_CFG_ON_CONN_INFRA_SLP_TIMER_ADDR
#define CONN_CFG_ON_CONN_INFRA_SLP_TIMER_SLP_TIMER_MASK        0xFFFFFFFFu                // SLP_TIMER[31..0]
#define CONN_CFG_ON_CONN_INFRA_SLP_TIMER_SLP_TIMER_SHFT        0u

/* =====================================================================================

  ---CONN_INFRA_SLP_COUNTER (0x18001000 + 0x050u)---

    SLP_COUNTER[31..0]           - (RO) Setected sleep counter result

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_SLP_COUNTER_SLP_COUNTER_ADDR    CONN_CFG_ON_CONN_INFRA_SLP_COUNTER_ADDR
#define CONN_CFG_ON_CONN_INFRA_SLP_COUNTER_SLP_COUNTER_MASK    0xFFFFFFFFu                // SLP_COUNTER[31..0]
#define CONN_CFG_ON_CONN_INFRA_SLP_COUNTER_SLP_COUNTER_SHFT    0u

/* =====================================================================================

  ---WF_SLP_TIMER (0x18001000 + 0x054u)---

    SLP_TIMER[31..0]             - (RO) Setected sleep timer result

 =====================================================================================*/
#define CONN_CFG_ON_WF_SLP_TIMER_SLP_TIMER_ADDR                CONN_CFG_ON_WF_SLP_TIMER_ADDR
#define CONN_CFG_ON_WF_SLP_TIMER_SLP_TIMER_MASK                0xFFFFFFFFu                // SLP_TIMER[31..0]
#define CONN_CFG_ON_WF_SLP_TIMER_SLP_TIMER_SHFT                0u

/* =====================================================================================

  ---WF_SLP_COUNTER (0x18001000 + 0x058u)---

    SLP_COUNTER[31..0]           - (RO) Setected sleep counter result

 =====================================================================================*/
#define CONN_CFG_ON_WF_SLP_COUNTER_SLP_COUNTER_ADDR            CONN_CFG_ON_WF_SLP_COUNTER_ADDR
#define CONN_CFG_ON_WF_SLP_COUNTER_SLP_COUNTER_MASK            0xFFFFFFFFu                // SLP_COUNTER[31..0]
#define CONN_CFG_ON_WF_SLP_COUNTER_SLP_COUNTER_SHFT            0u

/* =====================================================================================

  ---BT_SLP_TIMER (0x18001000 + 0x05Cu)---

    SLP_TIMER[31..0]             - (RO) Setected sleep timer result

 =====================================================================================*/
#define CONN_CFG_ON_BT_SLP_TIMER_SLP_TIMER_ADDR                CONN_CFG_ON_BT_SLP_TIMER_ADDR
#define CONN_CFG_ON_BT_SLP_TIMER_SLP_TIMER_MASK                0xFFFFFFFFu                // SLP_TIMER[31..0]
#define CONN_CFG_ON_BT_SLP_TIMER_SLP_TIMER_SHFT                0u

/* =====================================================================================

  ---BT_SLP_COUNTER (0x18001000 + 0x060u)---

    SLP_COUNTER[31..0]           - (RO) Setected sleep counter result

 =====================================================================================*/
#define CONN_CFG_ON_BT_SLP_COUNTER_SLP_COUNTER_ADDR            CONN_CFG_ON_BT_SLP_COUNTER_ADDR
#define CONN_CFG_ON_BT_SLP_COUNTER_SLP_COUNTER_MASK            0xFFFFFFFFu                // SLP_COUNTER[31..0]
#define CONN_CFG_ON_BT_SLP_COUNTER_SLP_COUNTER_SHFT            0u

/* =====================================================================================

  ---GPS_SLP_TIMER (0x18001000 + 0x064u)---

    SLP_TIMER[31..0]             - (RO) Setected sleep timer result

 =====================================================================================*/
#define CONN_CFG_ON_GPS_SLP_TIMER_SLP_TIMER_ADDR               CONN_CFG_ON_GPS_SLP_TIMER_ADDR
#define CONN_CFG_ON_GPS_SLP_TIMER_SLP_TIMER_MASK               0xFFFFFFFFu                // SLP_TIMER[31..0]
#define CONN_CFG_ON_GPS_SLP_TIMER_SLP_TIMER_SHFT               0u

/* =====================================================================================

  ---GPS_SLP_COUNTER (0x18001000 + 0x068u)---

    SLP_COUNTER[31..0]           - (RO) Setected sleep counter result

 =====================================================================================*/
#define CONN_CFG_ON_GPS_SLP_COUNTER_SLP_COUNTER_ADDR           CONN_CFG_ON_GPS_SLP_COUNTER_ADDR
#define CONN_CFG_ON_GPS_SLP_COUNTER_SLP_COUNTER_MASK           0xFFFFFFFFu                // SLP_COUNTER[31..0]
#define CONN_CFG_ON_GPS_SLP_COUNTER_SLP_COUNTER_SHFT           0u

/* =====================================================================================

  ---ZB_SLP_TIMER (0x18001000 + 0x06Cu)---

    SLP_TIMER[31..0]             - (RO) Setected sleep timer result

 =====================================================================================*/
#define CONN_CFG_ON_ZB_SLP_TIMER_SLP_TIMER_ADDR                CONN_CFG_ON_ZB_SLP_TIMER_ADDR
#define CONN_CFG_ON_ZB_SLP_TIMER_SLP_TIMER_MASK                0xFFFFFFFFu                // SLP_TIMER[31..0]
#define CONN_CFG_ON_ZB_SLP_TIMER_SLP_TIMER_SHFT                0u

/* =====================================================================================

  ---ZB_SLP_COUNTER (0x18001000 + 0x070u)---

    SLP_COUNTER[31..0]           - (RO) Setected sleep counter result

 =====================================================================================*/
#define CONN_CFG_ON_ZB_SLP_COUNTER_SLP_COUNTER_ADDR            CONN_CFG_ON_ZB_SLP_COUNTER_ADDR
#define CONN_CFG_ON_ZB_SLP_COUNTER_SLP_COUNTER_MASK            0xFFFFFFFFu                // SLP_COUNTER[31..0]
#define CONN_CFG_ON_ZB_SLP_COUNTER_SLP_COUNTER_SHFT            0u

/* =====================================================================================

  ---CONN_INFRA_CFG_CONN2AP_MAILBOX (0x18001000 + 0x100u)---

    CONN2AP_MAILBOX[31..0]       - (RW) conn2ap mailbox

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_CONN2AP_MAILBOX_CONN2AP_MAILBOX_ADDR CONN_CFG_ON_CONN_INFRA_CFG_CONN2AP_MAILBOX_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_CONN2AP_MAILBOX_CONN2AP_MAILBOX_MASK 0xFFFFFFFFu                // CONN2AP_MAILBOX[31..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_CONN2AP_MAILBOX_CONN2AP_MAILBOX_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_AP2CONN_MAILBOX (0x18001000 + 0x104u)---

    AP2CONN_MAILBOX[31..0]       - (RO) ap2conn mailbox

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_AP2CONN_MAILBOX_AP2CONN_MAILBOX_ADDR CONN_CFG_ON_CONN_INFRA_CFG_AP2CONN_MAILBOX_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_AP2CONN_MAILBOX_AP2CONN_MAILBOX_MASK 0xFFFFFFFFu                // AP2CONN_MAILBOX[31..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_AP2CONN_MAILBOX_AP2CONN_MAILBOX_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_BT_MANUAL_CTRL (0x18001000 + 0x108u)---

    BT_MANUAL_CTRL_RESERVED[22..0] - (RW) btsys manual control cr(reserved)
    CR_DUAL_BT_BUS_PROTECT_MASK[23] - (RW) only use in dual bt project
                                     1'b1:for disable dual bt feature
                                     1'b0:for enable dual bt feature
    CR_BT_ON_TOP_OSC_CLK_DIV2_EN[24] - (RW) 1'b1: enable osc clk div2 function
    CR_WDT_RST_COMB_MASK[25]     - (RW) no use now
    CR_FORCE_XTAL2X_CK_RDY_HOST[26] - (RW) 1'b1: force xtal2x_ck_rdy =1
    CINF_CR_BT_MTCMOS_PWR_ACK_MASK[27] - (RW) mask off domain  mtcmos ~pwr_ack  & ~pwr_ack_s:
                                     1'b1: legacy sleep need setting
    CR_FORCE_OSC_EN[28]          - (RW) 1'b1: force osc_en_all =1
    HOST2BT_SELECT_TOP_MANUAL_CONTROL[29] - (RW) select gps or bt control bgfsys manual pwr control module
                                     1'b1: gps control
    HOST2BT_SELECT_MONFLG_ON_CONTROL[30] - (RW) select gps or bt control bgf_monflg_on mux
                                     1'b1: gps control
    CR_FORCE_BT_OSC_RDY[31]      - (RW) 1'b1: force bt_osc_rdy =1

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_FORCE_BT_OSC_RDY_ADDR CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_FORCE_BT_OSC_RDY_MASK 0x80000000u                // CR_FORCE_BT_OSC_RDY[31]
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_FORCE_BT_OSC_RDY_SHFT 31u
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_HOST2BT_SELECT_MONFLG_ON_CONTROL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_HOST2BT_SELECT_MONFLG_ON_CONTROL_MASK 0x40000000u                // HOST2BT_SELECT_MONFLG_ON_CONTROL[30]
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_HOST2BT_SELECT_MONFLG_ON_CONTROL_SHFT 30u
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_HOST2BT_SELECT_TOP_MANUAL_CONTROL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_HOST2BT_SELECT_TOP_MANUAL_CONTROL_MASK 0x20000000u                // HOST2BT_SELECT_TOP_MANUAL_CONTROL[29]
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_HOST2BT_SELECT_TOP_MANUAL_CONTROL_SHFT 29u
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_FORCE_OSC_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_FORCE_OSC_EN_MASK 0x10000000u                // CR_FORCE_OSC_EN[28]
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_FORCE_OSC_EN_SHFT 28u
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CINF_CR_BT_MTCMOS_PWR_ACK_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CINF_CR_BT_MTCMOS_PWR_ACK_MASK_MASK 0x08000000u                // CINF_CR_BT_MTCMOS_PWR_ACK_MASK[27]
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CINF_CR_BT_MTCMOS_PWR_ACK_MASK_SHFT 27u
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_FORCE_XTAL2X_CK_RDY_HOST_ADDR CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_FORCE_XTAL2X_CK_RDY_HOST_MASK 0x04000000u                // CR_FORCE_XTAL2X_CK_RDY_HOST[26]
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_FORCE_XTAL2X_CK_RDY_HOST_SHFT 26u
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_WDT_RST_COMB_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_WDT_RST_COMB_MASK_MASK 0x02000000u                // CR_WDT_RST_COMB_MASK[25]
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_WDT_RST_COMB_MASK_SHFT 25u
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_BT_ON_TOP_OSC_CLK_DIV2_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_BT_ON_TOP_OSC_CLK_DIV2_EN_MASK 0x01000000u                // CR_BT_ON_TOP_OSC_CLK_DIV2_EN[24]
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_BT_ON_TOP_OSC_CLK_DIV2_EN_SHFT 24u
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_DUAL_BT_BUS_PROTECT_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_DUAL_BT_BUS_PROTECT_MASK_MASK 0x00800000u                // CR_DUAL_BT_BUS_PROTECT_MASK[23]
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_DUAL_BT_BUS_PROTECT_MASK_SHFT 23u
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_BT_MANUAL_CTRL_RESERVED_ADDR CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_BT_MANUAL_CTRL_RESERVED_MASK 0x007FFFFFu                // BT_MANUAL_CTRL_RESERVED[22..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_BT_MANUAL_CTRL_RESERVED_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_GPS_MANUAL_CTRL (0x18001000 + 0x10Cu)---

    FORCE_HOST_CTL[15..0]        - (RW) gps_pwr_ctl in gpssys
    GPS_MANUAL_CTRL[19..16]      - (RW) gpssys manual control cr(reserved)
    HOST2GPS_SELECT_TOP_MANUAL_CONTROL[20] - (RW) select gps or bt control bgfsys manual pwr control module
                                     1'b1: gps control
    HOST2GPS_SELECT_MONFLG_ON_CONTROL[21] - (RW) select gps or bt control bgf_monflg_on mux
                                     1'b1: gps control
    CINF_CR_GPS_MTCMOS_PWR_ACK_MASK[22] - (RW) mask off domain mtcmos ~pwr_ack  & ~pwr_ack_s:
                                     1'b1: legacy sleep need setting
    FORCE_GPS_BUS_CLK_EN[23]     - (RW) 1'b1: enable gps bus clk
    SW_GPS_HW_CONTROL_CLR[24]    - (RW) 1'b1: force clear gps_hw_control
    SW_GPS_OSC_EN_ALL[25]        - (RW) 1'b1: force keep gps_osc_en_all
    SW_GPS_TOP_OFF_PWR_CTL[26]   - (RW) 1'b1:force gps top off pwr ctl fsm jump from state SLEEP to state PWR3
    SW_GPS_OSC_STL[27]           - (RW) 1'b1:force gps osc ctl fsm jump from state ST3 to state ST4
    SW_GPS_L5_SLP_CTL[28]        - (RW) 1'b1:force gps l5 slp_ctl fsm jump from state SLEEP to state PON1
    SW_GPS_L1_SLP_CTL[29]        - (RW) 1'b1:force gps l1 slp_ctl fsm jump from state SLEEP to state PON1
    SW_GPS_OSC_ON[30]            - (RW) 1'b1:force gps_osc_on = 1, require osc clock
    SW_GPS_OSC_RDY[31]           - (RW) 1'b1:force gps_osc_rdy = 1

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_RDY_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_RDY_MASK 0x80000000u                // SW_GPS_OSC_RDY[31]
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_RDY_SHFT 31u
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_ON_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_ON_MASK 0x40000000u                // SW_GPS_OSC_ON[30]
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_ON_SHFT 30u
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_L1_SLP_CTL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_L1_SLP_CTL_MASK 0x20000000u                // SW_GPS_L1_SLP_CTL[29]
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_L1_SLP_CTL_SHFT 29u
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_L5_SLP_CTL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_L5_SLP_CTL_MASK 0x10000000u                // SW_GPS_L5_SLP_CTL[28]
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_L5_SLP_CTL_SHFT 28u
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_STL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_STL_MASK 0x08000000u                // SW_GPS_OSC_STL[27]
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_STL_SHFT 27u
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_TOP_OFF_PWR_CTL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_TOP_OFF_PWR_CTL_MASK 0x04000000u                // SW_GPS_TOP_OFF_PWR_CTL[26]
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_TOP_OFF_PWR_CTL_SHFT 26u
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_EN_ALL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_EN_ALL_MASK 0x02000000u                // SW_GPS_OSC_EN_ALL[25]
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_EN_ALL_SHFT 25u
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_HW_CONTROL_CLR_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_HW_CONTROL_CLR_MASK 0x01000000u                // SW_GPS_HW_CONTROL_CLR[24]
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_HW_CONTROL_CLR_SHFT 24u
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_FORCE_GPS_BUS_CLK_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_FORCE_GPS_BUS_CLK_EN_MASK 0x00800000u                // FORCE_GPS_BUS_CLK_EN[23]
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_FORCE_GPS_BUS_CLK_EN_SHFT 23u
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_CINF_CR_GPS_MTCMOS_PWR_ACK_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_CINF_CR_GPS_MTCMOS_PWR_ACK_MASK_MASK 0x00400000u                // CINF_CR_GPS_MTCMOS_PWR_ACK_MASK[22]
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_CINF_CR_GPS_MTCMOS_PWR_ACK_MASK_SHFT 22u
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_HOST2GPS_SELECT_MONFLG_ON_CONTROL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_HOST2GPS_SELECT_MONFLG_ON_CONTROL_MASK 0x00200000u                // HOST2GPS_SELECT_MONFLG_ON_CONTROL[21]
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_HOST2GPS_SELECT_MONFLG_ON_CONTROL_SHFT 21u
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_HOST2GPS_SELECT_TOP_MANUAL_CONTROL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_HOST2GPS_SELECT_TOP_MANUAL_CONTROL_MASK 0x00100000u                // HOST2GPS_SELECT_TOP_MANUAL_CONTROL[20]
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_HOST2GPS_SELECT_TOP_MANUAL_CONTROL_SHFT 20u
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_GPS_MANUAL_CTRL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_GPS_MANUAL_CTRL_MASK 0x000F0000u                // GPS_MANUAL_CTRL[19..16]
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_GPS_MANUAL_CTRL_SHFT 16u
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_FORCE_HOST_CTL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_FORCE_HOST_CTL_MASK 0x0000FFFFu                // FORCE_HOST_CTL[15..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_FORCE_HOST_CTL_SHFT 0u

/* =====================================================================================

  ---BGF_DUMMY_CR_0 (0x18001000 + 0x110u)---

    BGF_DUMMY_0[31..0]           - (RW)  xxx 

 =====================================================================================*/
#define CONN_CFG_ON_BGF_DUMMY_CR_0_BGF_DUMMY_0_ADDR            CONN_CFG_ON_BGF_DUMMY_CR_0_ADDR
#define CONN_CFG_ON_BGF_DUMMY_CR_0_BGF_DUMMY_0_MASK            0xFFFFFFFFu                // BGF_DUMMY_0[31..0]
#define CONN_CFG_ON_BGF_DUMMY_CR_0_BGF_DUMMY_0_SHFT            0u

/* =====================================================================================

  ---BGF_DUMMY_CR_1 (0x18001000 + 0x114u)---

    BGF_DUMMY_1[31..0]           - (RW)  xxx 

 =====================================================================================*/
#define CONN_CFG_ON_BGF_DUMMY_CR_1_BGF_DUMMY_1_ADDR            CONN_CFG_ON_BGF_DUMMY_CR_1_ADDR
#define CONN_CFG_ON_BGF_DUMMY_CR_1_BGF_DUMMY_1_MASK            0xFFFFFFFFu                // BGF_DUMMY_1[31..0]
#define CONN_CFG_ON_BGF_DUMMY_CR_1_BGF_DUMMY_1_SHFT            0u

/* =====================================================================================

  ---BGF_DUMMY_CR_2 (0x18001000 + 0x118u)---

    BGF_DUMMY_2[31..0]           - (RW)  xxx 

 =====================================================================================*/
#define CONN_CFG_ON_BGF_DUMMY_CR_2_BGF_DUMMY_2_ADDR            CONN_CFG_ON_BGF_DUMMY_CR_2_ADDR
#define CONN_CFG_ON_BGF_DUMMY_CR_2_BGF_DUMMY_2_MASK            0xFFFFFFFFu                // BGF_DUMMY_2[31..0]
#define CONN_CFG_ON_BGF_DUMMY_CR_2_BGF_DUMMY_2_SHFT            0u

/* =====================================================================================

  ---BGF_DUMMY_CR_3 (0x18001000 + 0x11Cu)---

    BGF_DUMMY_3[31..0]           - (RW)  xxx 

 =====================================================================================*/
#define CONN_CFG_ON_BGF_DUMMY_CR_3_BGF_DUMMY_3_ADDR            CONN_CFG_ON_BGF_DUMMY_CR_3_ADDR
#define CONN_CFG_ON_BGF_DUMMY_CR_3_BGF_DUMMY_3_MASK            0xFFFFFFFFu                // BGF_DUMMY_3[31..0]
#define CONN_CFG_ON_BGF_DUMMY_CR_3_BGF_DUMMY_3_SHFT            0u

/* =====================================================================================

  ---WF_DUMMY_CR_0 (0x18001000 + 0x120u)---

    WF_DUMMY_0[31..0]            - (RW)  xxx 

 =====================================================================================*/
#define CONN_CFG_ON_WF_DUMMY_CR_0_WF_DUMMY_0_ADDR              CONN_CFG_ON_WF_DUMMY_CR_0_ADDR
#define CONN_CFG_ON_WF_DUMMY_CR_0_WF_DUMMY_0_MASK              0xFFFFFFFFu                // WF_DUMMY_0[31..0]
#define CONN_CFG_ON_WF_DUMMY_CR_0_WF_DUMMY_0_SHFT              0u

/* =====================================================================================

  ---WF_DUMMY_CR_1 (0x18001000 + 0x124u)---

    WF_DUMMY_1[31..0]            - (RW)  xxx 

 =====================================================================================*/
#define CONN_CFG_ON_WF_DUMMY_CR_1_WF_DUMMY_1_ADDR              CONN_CFG_ON_WF_DUMMY_CR_1_ADDR
#define CONN_CFG_ON_WF_DUMMY_CR_1_WF_DUMMY_1_MASK              0xFFFFFFFFu                // WF_DUMMY_1[31..0]
#define CONN_CFG_ON_WF_DUMMY_CR_1_WF_DUMMY_1_SHFT              0u

/* =====================================================================================

  ---WF_DUMMY_CR_2 (0x18001000 + 0x128u)---

    WF_DUMMY_2[31..0]            - (RW)  xxx 

 =====================================================================================*/
#define CONN_CFG_ON_WF_DUMMY_CR_2_WF_DUMMY_2_ADDR              CONN_CFG_ON_WF_DUMMY_CR_2_ADDR
#define CONN_CFG_ON_WF_DUMMY_CR_2_WF_DUMMY_2_MASK              0xFFFFFFFFu                // WF_DUMMY_2[31..0]
#define CONN_CFG_ON_WF_DUMMY_CR_2_WF_DUMMY_2_SHFT              0u

/* =====================================================================================

  ---WF_DUMMY_CR_3 (0x18001000 + 0x12Cu)---

    WF_DUMMY_3[31..0]            - (RW)  xxx 

 =====================================================================================*/
#define CONN_CFG_ON_WF_DUMMY_CR_3_WF_DUMMY_3_ADDR              CONN_CFG_ON_WF_DUMMY_CR_3_ADDR
#define CONN_CFG_ON_WF_DUMMY_CR_3_WF_DUMMY_3_MASK              0xFFFFFFFFu                // WF_DUMMY_3[31..0]
#define CONN_CFG_ON_WF_DUMMY_CR_3_WF_DUMMY_3_SHFT              0u

/* =====================================================================================

  ---CONN_FPGA_DUMMY0 (0x18001000 + 0x130u)---

    R_CONN_FPGA_DUMMY0[31..0]    - (RW)  xxx 

 =====================================================================================*/
#define CONN_CFG_ON_CONN_FPGA_DUMMY0_R_CONN_FPGA_DUMMY0_ADDR   CONN_CFG_ON_CONN_FPGA_DUMMY0_ADDR
#define CONN_CFG_ON_CONN_FPGA_DUMMY0_R_CONN_FPGA_DUMMY0_MASK   0xFFFFFFFFu                // R_CONN_FPGA_DUMMY0[31..0]
#define CONN_CFG_ON_CONN_FPGA_DUMMY0_R_CONN_FPGA_DUMMY0_SHFT   0u

/* =====================================================================================

  ---CONN_FPGA_DUMMY1 (0x18001000 + 0x134u)---

    R_CONN_FPGA_DUMMY1[31..0]    - (RW)  xxx 

 =====================================================================================*/
#define CONN_CFG_ON_CONN_FPGA_DUMMY1_R_CONN_FPGA_DUMMY1_ADDR   CONN_CFG_ON_CONN_FPGA_DUMMY1_ADDR
#define CONN_CFG_ON_CONN_FPGA_DUMMY1_R_CONN_FPGA_DUMMY1_MASK   0xFFFFFFFFu                // R_CONN_FPGA_DUMMY1[31..0]
#define CONN_CFG_ON_CONN_FPGA_DUMMY1_R_CONN_FPGA_DUMMY1_SHFT   0u

/* =====================================================================================

  ---CONN_FPGA_DUMMY2 (0x18001000 + 0x138u)---

    R_CONN_FPGA_DUMMY2[31..0]    - (RW)  xxx 

 =====================================================================================*/
#define CONN_CFG_ON_CONN_FPGA_DUMMY2_R_CONN_FPGA_DUMMY2_ADDR   CONN_CFG_ON_CONN_FPGA_DUMMY2_ADDR
#define CONN_CFG_ON_CONN_FPGA_DUMMY2_R_CONN_FPGA_DUMMY2_MASK   0xFFFFFFFFu                // R_CONN_FPGA_DUMMY2[31..0]
#define CONN_CFG_ON_CONN_FPGA_DUMMY2_R_CONN_FPGA_DUMMY2_SHFT   0u

/* =====================================================================================

  ---CONN_FPGA_DUMMY3 (0x18001000 + 0x13Cu)---

    R_CONN_FPGA_DUMMY3[31..0]    - (RO)  xxx 

 =====================================================================================*/
#define CONN_CFG_ON_CONN_FPGA_DUMMY3_R_CONN_FPGA_DUMMY3_ADDR   CONN_CFG_ON_CONN_FPGA_DUMMY3_ADDR
#define CONN_CFG_ON_CONN_FPGA_DUMMY3_R_CONN_FPGA_DUMMY3_MASK   0xFFFFFFFFu                // R_CONN_FPGA_DUMMY3[31..0]
#define CONN_CFG_ON_CONN_FPGA_DUMMY3_R_CONN_FPGA_DUMMY3_SHFT   0u

/* =====================================================================================

  ---CONN_INFRA_CFG_ZB_MANUAL_CTRL (0x18001000 + 0x140u)---

    ZB_MANUAL_CTRL_RESERVED[23..0] - (RW) ZBsys manual control cr(reserved)
    CR_ZB_ON_TOP_OSC_CLK_DIV2_EN[24] - (RW) 1'b1: enable osc clk div2 function
    CR_ZB_WDT_RST_COMB_MASK[25]  - (RW) no use now
    CR_FORCE_ZB_XTAL2X_CK_RDY_HOST[26] - (RW) 1'b1: force ZB xtal2x_ck_rdy =1
    CINF_CR_ZB_MTCMOS_PWR_ACK_MASK[27] - (RW) mask off domain  mtcmos ~pwr_ack  & ~pwr_ack_s:
                                     1'b1: legacy sleep need setting
    CR_FORCE_ZB_OSC_EN[28]       - (RW) 1'b1: force ZB osc_en_all =1
    HOST2ZB_SELECT_TOP_MANUAL_CONTROL[29] - (RW) no use now
    HOST2ZB_SELECT_MONFLG_ON_CONTROL[30] - (RW) no use now
    CR_FORCE_ZB_OSC_RDY[31]      - (RW) 1'b1: force zb_osc_rdy =1

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_CR_FORCE_ZB_OSC_RDY_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_CR_FORCE_ZB_OSC_RDY_MASK 0x80000000u                // CR_FORCE_ZB_OSC_RDY[31]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_CR_FORCE_ZB_OSC_RDY_SHFT 31u
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_HOST2ZB_SELECT_MONFLG_ON_CONTROL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_HOST2ZB_SELECT_MONFLG_ON_CONTROL_MASK 0x40000000u                // HOST2ZB_SELECT_MONFLG_ON_CONTROL[30]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_HOST2ZB_SELECT_MONFLG_ON_CONTROL_SHFT 30u
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_HOST2ZB_SELECT_TOP_MANUAL_CONTROL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_HOST2ZB_SELECT_TOP_MANUAL_CONTROL_MASK 0x20000000u                // HOST2ZB_SELECT_TOP_MANUAL_CONTROL[29]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_HOST2ZB_SELECT_TOP_MANUAL_CONTROL_SHFT 29u
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_CR_FORCE_ZB_OSC_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_CR_FORCE_ZB_OSC_EN_MASK 0x10000000u                // CR_FORCE_ZB_OSC_EN[28]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_CR_FORCE_ZB_OSC_EN_SHFT 28u
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_CINF_CR_ZB_MTCMOS_PWR_ACK_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_CINF_CR_ZB_MTCMOS_PWR_ACK_MASK_MASK 0x08000000u                // CINF_CR_ZB_MTCMOS_PWR_ACK_MASK[27]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_CINF_CR_ZB_MTCMOS_PWR_ACK_MASK_SHFT 27u
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_CR_FORCE_ZB_XTAL2X_CK_RDY_HOST_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_CR_FORCE_ZB_XTAL2X_CK_RDY_HOST_MASK 0x04000000u                // CR_FORCE_ZB_XTAL2X_CK_RDY_HOST[26]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_CR_FORCE_ZB_XTAL2X_CK_RDY_HOST_SHFT 26u
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_CR_ZB_WDT_RST_COMB_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_CR_ZB_WDT_RST_COMB_MASK_MASK 0x02000000u                // CR_ZB_WDT_RST_COMB_MASK[25]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_CR_ZB_WDT_RST_COMB_MASK_SHFT 25u
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_CR_ZB_ON_TOP_OSC_CLK_DIV2_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_CR_ZB_ON_TOP_OSC_CLK_DIV2_EN_MASK 0x01000000u                // CR_ZB_ON_TOP_OSC_CLK_DIV2_EN[24]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_CR_ZB_ON_TOP_OSC_CLK_DIV2_EN_SHFT 24u
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_ZB_MANUAL_CTRL_RESERVED_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_ZB_MANUAL_CTRL_RESERVED_MASK 0x00FFFFFFu                // ZB_MANUAL_CTRL_RESERVED[23..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_MANUAL_CTRL_ZB_MANUAL_CTRL_RESERVED_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CONN2AP_EINT_MASK (0x18001000 + 0x150u)---

    CONN2AP_EINT_MASK[31..0]     - (RW)  xxx 

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_EINT_MASK_CONN2AP_EINT_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CONN2AP_EINT_MASK_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_EINT_MASK_CONN2AP_EINT_MASK_MASK 0xFFFFFFFFu                // CONN2AP_EINT_MASK[31..0]
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_EINT_MASK_CONN2AP_EINT_MASK_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_ON_CTL_CK_EN (0x18001000 + 0x160u)---

    SW_CFG_SLPPROT_CTL_CK_EN[0]  - (RW) SW_CFG_SLPPROT_CTL_CK_EN
    SW_CFG_CMDBT_CTL_CK_EN[1]    - (RW) SW_CFG_CMDBT_CTL_CK_EN
    SW_CFG_SLPPROT_GALS_CTL_CK_EN[2] - (RW) SW_CFG_SLPPROT_GALS_CTL_CK_EN
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_CTL_CK_EN_SW_CFG_SLPPROT_GALS_CTL_CK_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ON_CTL_CK_EN_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_CTL_CK_EN_SW_CFG_SLPPROT_GALS_CTL_CK_EN_MASK 0x00000004u                // SW_CFG_SLPPROT_GALS_CTL_CK_EN[2]
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_CTL_CK_EN_SW_CFG_SLPPROT_GALS_CTL_CK_EN_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_CTL_CK_EN_SW_CFG_CMDBT_CTL_CK_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ON_CTL_CK_EN_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_CTL_CK_EN_SW_CFG_CMDBT_CTL_CK_EN_MASK 0x00000002u                // SW_CFG_CMDBT_CTL_CK_EN[1]
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_CTL_CK_EN_SW_CFG_CMDBT_CTL_CK_EN_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_CTL_CK_EN_SW_CFG_SLPPROT_CTL_CK_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ON_CTL_CK_EN_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_CTL_CK_EN_SW_CFG_SLPPROT_CTL_CK_EN_MASK 0x00000001u                // SW_CFG_SLPPROT_CTL_CK_EN[0]
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_CTL_CK_EN_SW_CFG_SLPPROT_CTL_CK_EN_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_PWRCTRL0 (0x18001000 + 0x200u)---

    HW_CONTROL[0]                - (RW) conn_infra_off power control by hw
    LEGACY_SLEEP[1]              - (RW) legacy sleep enable
                                     1'b1: enable(keep conn_infra off MTCMOS on)
                                     1'b0: disable
    CMBDT_BYPASS_EN[2]           - (RW) bypass cmdbt backup flow @no CR update
    CMDBT_BP_BK[3]               - (RW) bypass cmdbt backup
    CMDBT_BP_RS_VON[4]           - (RW) bypass von cmdbt restore
    BP_CONN_INFRA_BUS_CK_EN[5]   - (RW) keep conn_infra bus ck enable
    CMDBT_BP_RS_OFF[6]           - (RW) bypass off cmdbt restore
    CMDBT_BP_RS_VON_MASK[7]      - (RW) mask von cmdbt restore bypass
    CR_CONN_INFRA_REQ[8]         - (RW) request conn_infra bus
    HWCTL_OSC_ON_CHECK_TOP_PWR_EN[9] - (RW) hwctl_osc_on control check with top_pwr_enable_d1 from conn_infra_rgu
                                     1'b0: diable
                                     1'b1:enable
    CONN_INFRA_CFG_PWRCTRL0_RSV_0[11..10] - (RW) reserved CR
    RESERVED12[15..12]           - (RO) Reserved bits
    LP_XTAL_OFF_FILTER_TIMEOUT[19..16] - (RW) LP_XTAL_RDY filter timeout value for slp control
    RESERVED20[26..20]           - (RO) Reserved bits
    XTAL_FILTER_BYPASS[27]       - (RW) Bypass XTAL_RDY filter for slp control
    XTAL_FILTER_TIMEOUT[31..28]  - (RW) XTAL_RDY filter timeout value for slp control

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_XTAL_FILTER_TIMEOUT_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_XTAL_FILTER_TIMEOUT_MASK 0xF0000000u                // XTAL_FILTER_TIMEOUT[31..28]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_XTAL_FILTER_TIMEOUT_SHFT 28u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_XTAL_FILTER_BYPASS_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_XTAL_FILTER_BYPASS_MASK 0x08000000u                // XTAL_FILTER_BYPASS[27]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_XTAL_FILTER_BYPASS_SHFT 27u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_LP_XTAL_OFF_FILTER_TIMEOUT_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_LP_XTAL_OFF_FILTER_TIMEOUT_MASK 0x000F0000u                // LP_XTAL_OFF_FILTER_TIMEOUT[19..16]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_LP_XTAL_OFF_FILTER_TIMEOUT_SHFT 16u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CONN_INFRA_CFG_PWRCTRL0_RSV_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CONN_INFRA_CFG_PWRCTRL0_RSV_0_MASK 0x00000C00u                // CONN_INFRA_CFG_PWRCTRL0_RSV_0[11..10]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CONN_INFRA_CFG_PWRCTRL0_RSV_0_SHFT 10u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_HWCTL_OSC_ON_CHECK_TOP_PWR_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_HWCTL_OSC_ON_CHECK_TOP_PWR_EN_MASK 0x00000200u                // HWCTL_OSC_ON_CHECK_TOP_PWR_EN[9]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_HWCTL_OSC_ON_CHECK_TOP_PWR_EN_SHFT 9u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CR_CONN_INFRA_REQ_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CR_CONN_INFRA_REQ_MASK 0x00000100u                // CR_CONN_INFRA_REQ[8]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CR_CONN_INFRA_REQ_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMDBT_BP_RS_VON_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMDBT_BP_RS_VON_MASK_MASK 0x00000080u                // CMDBT_BP_RS_VON_MASK[7]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMDBT_BP_RS_VON_MASK_SHFT 7u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMDBT_BP_RS_OFF_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMDBT_BP_RS_OFF_MASK 0x00000040u                // CMDBT_BP_RS_OFF[6]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMDBT_BP_RS_OFF_SHFT 6u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_BP_CONN_INFRA_BUS_CK_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_BP_CONN_INFRA_BUS_CK_EN_MASK 0x00000020u                // BP_CONN_INFRA_BUS_CK_EN[5]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_BP_CONN_INFRA_BUS_CK_EN_SHFT 5u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMDBT_BP_RS_VON_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMDBT_BP_RS_VON_MASK 0x00000010u                // CMDBT_BP_RS_VON[4]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMDBT_BP_RS_VON_SHFT 4u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMDBT_BP_BK_ADDR   CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMDBT_BP_BK_MASK   0x00000008u                // CMDBT_BP_BK[3]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMDBT_BP_BK_SHFT   3u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMBDT_BYPASS_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMBDT_BYPASS_EN_MASK 0x00000004u                // CMBDT_BYPASS_EN[2]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMBDT_BYPASS_EN_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_LEGACY_SLEEP_ADDR  CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_LEGACY_SLEEP_MASK  0x00000002u                // LEGACY_SLEEP[1]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_LEGACY_SLEEP_SHFT  1u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_HW_CONTROL_ADDR    CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_HW_CONTROL_MASK    0x00000001u                // HW_CONTROL[0]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_HW_CONTROL_SHFT    0u

/* =====================================================================================

  ---CONN_INFRA_CFG_FM_PWRCTRL0 (0x18001000 + 0x204u)---

    FMSYS_OSC_EN[0]              - (RW) fmsys osc enable
    RESERVED1[7..1]              - (RO) Reserved bits
    CONN_INFRA_CFG_FM_PWRCTRL0_RSV[31..8] - (RW) reserved CR

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_FM_PWRCTRL0_CONN_INFRA_CFG_FM_PWRCTRL0_RSV_ADDR CONN_CFG_ON_CONN_INFRA_CFG_FM_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_FM_PWRCTRL0_CONN_INFRA_CFG_FM_PWRCTRL0_RSV_MASK 0xFFFFFF00u                // CONN_INFRA_CFG_FM_PWRCTRL0_RSV[31..8]
#define CONN_CFG_ON_CONN_INFRA_CFG_FM_PWRCTRL0_CONN_INFRA_CFG_FM_PWRCTRL0_RSV_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_CFG_FM_PWRCTRL0_FMSYS_OSC_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_FM_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_FM_PWRCTRL0_FMSYS_OSC_EN_MASK 0x00000001u                // FMSYS_OSC_EN[0]
#define CONN_CFG_ON_CONN_INFRA_CFG_FM_PWRCTRL0_FMSYS_OSC_EN_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_BT_PWRCTRL0 (0x18001000 + 0x208u)---

    BT_FUNCTION_EN[0]            - (RW) btsys function enable -> release reset
    BT1_FUNCTION_EN[1]           - (RW) btsys1 function enable -> release reset
    LB_FUNCTION_EN[2]            - (RW) little btsys function enable -> release reset
    RESERVED3[7..3]              - (RO) Reserved bits
    CONN_INFRA_CFG_BT_PWRCTRL0_RSV[31..8] - (RW) reserved CR

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_CONN_INFRA_CFG_BT_PWRCTRL0_RSV_ADDR CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_CONN_INFRA_CFG_BT_PWRCTRL0_RSV_MASK 0xFFFFFF00u                // CONN_INFRA_CFG_BT_PWRCTRL0_RSV[31..8]
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_CONN_INFRA_CFG_BT_PWRCTRL0_RSV_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_LB_FUNCTION_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_LB_FUNCTION_EN_MASK 0x00000004u                // LB_FUNCTION_EN[2]
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_LB_FUNCTION_EN_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_BT1_FUNCTION_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_BT1_FUNCTION_EN_MASK 0x00000002u                // BT1_FUNCTION_EN[1]
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_BT1_FUNCTION_EN_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_BT_FUNCTION_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_BT_FUNCTION_EN_MASK 0x00000001u                // BT_FUNCTION_EN[0]
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_BT_FUNCTION_EN_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_GPS_PWRCTRL0 (0x18001000 + 0x20Cu)---

    GPS_FUNCTION_EN[0]           - (RW) gpssys function enable -> release reset
    RESERVED1[7..1]              - (RO) Reserved bits
    CONN_INFRA_CFG_GPS_PWRCTRL0_RSV[31..8] - (RW) reserved CR

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_PWRCTRL0_CONN_INFRA_CFG_GPS_PWRCTRL0_RSV_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_PWRCTRL0_CONN_INFRA_CFG_GPS_PWRCTRL0_RSV_MASK 0xFFFFFF00u                // CONN_INFRA_CFG_GPS_PWRCTRL0_RSV[31..8]
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_PWRCTRL0_CONN_INFRA_CFG_GPS_PWRCTRL0_RSV_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_PWRCTRL0_GPS_FUNCTION_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_PWRCTRL0_GPS_FUNCTION_EN_MASK 0x00000001u                // GPS_FUNCTION_EN[0]
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_PWRCTRL0_GPS_FUNCTION_EN_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_PWRCTRL1 (0x18001000 + 0x210u)---

    CONN_INFRA_PWR_STAT[10..0]   - (RO) conn_infra power state
    RESERVED11[15..11]           - (RO) Reserved bits
    CONN_INFRA_RDY[16]           - (RO) conn_infra power on & restore done
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL1_CONN_INFRA_RDY_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL1_CONN_INFRA_RDY_MASK 0x00010000u                // CONN_INFRA_RDY[16]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL1_CONN_INFRA_RDY_SHFT 16u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL1_CONN_INFRA_PWR_STAT_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL1_CONN_INFRA_PWR_STAT_MASK 0x000007FFu                // CONN_INFRA_PWR_STAT[10..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL1_CONN_INFRA_PWR_STAT_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_PWRCTRL2 (0x18001000 + 0x214u)---

    XTAL_OFF_TIMEOUT[3..0]       - (RW) conn_infra_slp_ctl xtal off timer value
    CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK_0[9..4] - (RW) CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK[5:0]
    CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK_0[15..10] - (RW) CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK[5:0]
    CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK_0[21..16] - (RW) CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK[5:0]
    CR_TOP_TOP2CONN_RX_SLP_PROT_REQ_MASK[31..22] - (RW)  xxx 

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_CR_TOP_TOP2CONN_RX_SLP_PROT_REQ_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_CR_TOP_TOP2CONN_RX_SLP_PROT_REQ_MASK_MASK 0xFFC00000u                // CR_TOP_TOP2CONN_RX_SLP_PROT_REQ_MASK[31..22]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_CR_TOP_TOP2CONN_RX_SLP_PROT_REQ_MASK_SHFT 22u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK_0_MASK 0x003F0000u                // CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK_0[21..16]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK_0_SHFT 16u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK_0_MASK 0x0000FC00u                // CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK_0[15..10]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK_0_SHFT 10u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK_0_MASK 0x000003F0u                // CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK_0[9..4]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK_0_SHFT 4u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_XTAL_OFF_TIMEOUT_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_XTAL_OFF_TIMEOUT_MASK 0x0000000Fu                // XTAL_OFF_TIMEOUT[3..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_XTAL_OFF_TIMEOUT_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_PWRCTRL3 (0x18001000 + 0x218u)---

    CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK_2[7..0] - (RW) CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK[13:6]
    CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK_2[15..8] - (RW) CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK[13:6]
    CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK_2[23..16] - (RW) CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK[13:6]
    CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK_1[25..24] - (RW) CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK[15:14]
    CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK_1[27..26] - (RW) CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK[15:14]
    CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK_1[29..28] - (RW) CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK[15:14]
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK_1_MASK 0x30000000u                // CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK_1[29..28]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK_1_SHFT 28u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK_1_MASK 0x0C000000u                // CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK_1[27..26]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK_1_SHFT 26u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK_1_MASK 0x03000000u                // CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK_1[25..24]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK_1_SHFT 24u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK_2_MASK 0x00FF0000u                // CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK_2[23..16]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK_2_SHFT 16u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK_2_MASK 0x0000FF00u                // CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK_2[15..8]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK_2_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK_2_MASK 0x000000FFu                // CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK_2[7..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL3_CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK_2_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_PWRCTRL4 (0x18001000 + 0x21Cu)---

    CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK_3[1..0] - (RW)  xxx 
    CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK_3[3..2] - (RW)  xxx 
    CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK_3[5..4] - (RW)  xxx 
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL4_CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL4_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL4_CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK_3_MASK 0x00000030u                // CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK_3[5..4]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL4_CR_CONN_INFRA_CFG_ON_SLP_RDY_TOP_EN_MASK_3_SHFT 4u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL4_CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL4_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL4_CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK_3_MASK 0x0000000Cu                // CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK_3[3..2]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL4_CR_CONN_INFRA_CFG_ON_SLP_RDY_DIS_MASK_3_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL4_CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL4_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL4_CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK_3_MASK 0x00000003u                // CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK_3[1..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL4_CR_CONN_INFRA_CFG_ON_SLP_RDY_MASK_3_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_CMDBT_CTL (0x18001000 + 0x220u)---

    CMDBT_JMP_RST_EN[0]          - (RW)  xxx 
    CMDBT_FIX_EXTRA_FETCH_EN[1]  - (RW) fix extra_fetch enable
                                     1'b1: enable
                                     1'b0: disable
    CMDBT_AHB_DIS[2]             - (RW) ahb_write function disable
    CMDBT_MEM_WRITE_DIS[3]       - (RW) mem_write function disable
    CONN_INFRA_CMDBT_CG_BYPASS[4] - (RW) cmdbt_cg bypass
    CMDBT_RSV[7..5]              - (RW) reserved CR
    CMDBT_CK_RDY_TIMER[11..8]    - (RW) CMDBT clock ready mask timer (unit: period of xtal)
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_CK_RDY_TIMER_ADDR CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_CK_RDY_TIMER_MASK 0x00000F00u                // CMDBT_CK_RDY_TIMER[11..8]
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_CK_RDY_TIMER_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_RSV_ADDR    CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_RSV_MASK    0x000000E0u                // CMDBT_RSV[7..5]
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_RSV_SHFT    5u
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CONN_INFRA_CMDBT_CG_BYPASS_ADDR CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CONN_INFRA_CMDBT_CG_BYPASS_MASK 0x00000010u                // CONN_INFRA_CMDBT_CG_BYPASS[4]
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CONN_INFRA_CMDBT_CG_BYPASS_SHFT 4u
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_MEM_WRITE_DIS_ADDR CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_MEM_WRITE_DIS_MASK 0x00000008u                // CMDBT_MEM_WRITE_DIS[3]
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_MEM_WRITE_DIS_SHFT 3u
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_AHB_DIS_ADDR CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_AHB_DIS_MASK 0x00000004u                // CMDBT_AHB_DIS[2]
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_AHB_DIS_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_FIX_EXTRA_FETCH_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_FIX_EXTRA_FETCH_EN_MASK 0x00000002u                // CMDBT_FIX_EXTRA_FETCH_EN[1]
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_FIX_EXTRA_FETCH_EN_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_JMP_RST_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_JMP_RST_EN_MASK 0x00000001u                // CMDBT_JMP_RST_EN[0]
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_JMP_RST_EN_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_ON_CMDBT_VERSION (0x18001000 + 0x224u)---

    CONN_INFRA_CFG_ON_CMDBT_VERSION[3..0] - (RW) CMDBT version
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_CMDBT_VERSION_CONN_INFRA_CFG_ON_CMDBT_VERSION_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ON_CMDBT_VERSION_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_CMDBT_VERSION_CONN_INFRA_CFG_ON_CMDBT_VERSION_MASK 0x0000000Fu                // CONN_INFRA_CFG_ON_CMDBT_VERSION[3..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_CMDBT_VERSION_CONN_INFRA_CFG_ON_CMDBT_VERSION_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_REQ_MASK (0x18001000 + 0x230u)---

    CR_CONN_INFRA_REQ_MASK[16..0] - (RW) mask bus req
    RESERVED17[19..17]           - (RO) Reserved bits
    CONN_INFRA_BUS_REQ_M0[20]    - (RO) bus req from m0
    CONN_INFRA_BUS_REQ_M1[21]    - (RO) bus req from m1
    CONN_INFRA_BUS_REQ_M2[22]    - (RO) bus req from m2
    CONN_INFRA_BUS_REQ_M3[23]    - (RO) bus req from m3
    RESERVED24[27..24]           - (RO) Reserved bits
    FUNC_REQ_OFF[28]             - (RO) wakeup from module
    CONN_INFRA_WAKEUP_PAD_SENSORHUB_SYNC[29] - (RO) wakeup from sensorhub
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_CONN_INFRA_WAKEUP_PAD_SENSORHUB_SYNC_ADDR CONN_CFG_ON_CONN_INFRA_REQ_MASK_ADDR
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_CONN_INFRA_WAKEUP_PAD_SENSORHUB_SYNC_MASK 0x20000000u                // CONN_INFRA_WAKEUP_PAD_SENSORHUB_SYNC[29]
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_CONN_INFRA_WAKEUP_PAD_SENSORHUB_SYNC_SHFT 29u
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_FUNC_REQ_OFF_ADDR      CONN_CFG_ON_CONN_INFRA_REQ_MASK_ADDR
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_FUNC_REQ_OFF_MASK      0x10000000u                // FUNC_REQ_OFF[28]
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_FUNC_REQ_OFF_SHFT      28u
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_CONN_INFRA_BUS_REQ_M3_ADDR CONN_CFG_ON_CONN_INFRA_REQ_MASK_ADDR
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_CONN_INFRA_BUS_REQ_M3_MASK 0x00800000u                // CONN_INFRA_BUS_REQ_M3[23]
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_CONN_INFRA_BUS_REQ_M3_SHFT 23u
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_CONN_INFRA_BUS_REQ_M2_ADDR CONN_CFG_ON_CONN_INFRA_REQ_MASK_ADDR
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_CONN_INFRA_BUS_REQ_M2_MASK 0x00400000u                // CONN_INFRA_BUS_REQ_M2[22]
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_CONN_INFRA_BUS_REQ_M2_SHFT 22u
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_CONN_INFRA_BUS_REQ_M1_ADDR CONN_CFG_ON_CONN_INFRA_REQ_MASK_ADDR
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_CONN_INFRA_BUS_REQ_M1_MASK 0x00200000u                // CONN_INFRA_BUS_REQ_M1[21]
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_CONN_INFRA_BUS_REQ_M1_SHFT 21u
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_CONN_INFRA_BUS_REQ_M0_ADDR CONN_CFG_ON_CONN_INFRA_REQ_MASK_ADDR
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_CONN_INFRA_BUS_REQ_M0_MASK 0x00100000u                // CONN_INFRA_BUS_REQ_M0[20]
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_CONN_INFRA_BUS_REQ_M0_SHFT 20u
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_CR_CONN_INFRA_REQ_MASK_ADDR CONN_CFG_ON_CONN_INFRA_REQ_MASK_ADDR
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_CR_CONN_INFRA_REQ_MASK_MASK 0x0001FFFFu                // CR_CONN_INFRA_REQ_MASK[16..0]
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_CR_CONN_INFRA_REQ_MASK_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_REQ_MASK_1 (0x18001000 + 0x234u)---

    CR_FUNC_REQ_OFF_MASK[9..0]   - (RW) mask bus req
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_1_CR_FUNC_REQ_OFF_MASK_ADDR CONN_CFG_ON_CONN_INFRA_REQ_MASK_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_1_CR_FUNC_REQ_OFF_MASK_MASK 0x000003FFu                // CR_FUNC_REQ_OFF_MASK[9..0]
#define CONN_CFG_ON_CONN_INFRA_REQ_MASK_1_CR_FUNC_REQ_OFF_MASK_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_ZB_PWRCTRL0 (0x18001000 + 0x240u)---

    ZB_FUNCTION_EN[0]            - (RW) ZBsys function enable -> release reset
    RESERVED1[7..1]              - (RO) Reserved bits
    CONN_INFRA_CFG_ZB_PWRCTRL0_RSV[31..8] - (RW) reserved CR

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_PWRCTRL0_CONN_INFRA_CFG_ZB_PWRCTRL0_RSV_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_PWRCTRL0_CONN_INFRA_CFG_ZB_PWRCTRL0_RSV_MASK 0xFFFFFF00u                // CONN_INFRA_CFG_ZB_PWRCTRL0_RSV[31..8]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_PWRCTRL0_CONN_INFRA_CFG_ZB_PWRCTRL0_RSV_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_PWRCTRL0_ZB_FUNCTION_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_PWRCTRL0_ZB_FUNCTION_EN_MASK 0x00000001u                // ZB_FUNCTION_EN[0]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_PWRCTRL0_ZB_FUNCTION_EN_SHFT 0u

/* =====================================================================================

  ---OSC_CTL_0 (0x18001000 + 0x300u)---

    XO_XTAL_RDY_STABLE_TIME[8..0] - (RW) vcore ready stable time counter (40 x 1/32kHz)
                                     this stable time is for fake "source clock enable acknowledgement" information masking
    XO_INI_STABLE_TIME[17..9]    - (RW) OSC clock source stable time counter (150 x 1/32KHz)
    XO_BG_STABLE_TIME[26..18]    - (RW) bandgap stable time counter (151 x 1/32KHz)
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_OSC_CTL_0_XO_BG_STABLE_TIME_ADDR           CONN_CFG_ON_OSC_CTL_0_ADDR
#define CONN_CFG_ON_OSC_CTL_0_XO_BG_STABLE_TIME_MASK           0x07FC0000u                // XO_BG_STABLE_TIME[26..18]
#define CONN_CFG_ON_OSC_CTL_0_XO_BG_STABLE_TIME_SHFT           18u
#define CONN_CFG_ON_OSC_CTL_0_XO_INI_STABLE_TIME_ADDR          CONN_CFG_ON_OSC_CTL_0_ADDR
#define CONN_CFG_ON_OSC_CTL_0_XO_INI_STABLE_TIME_MASK          0x0003FE00u                // XO_INI_STABLE_TIME[17..9]
#define CONN_CFG_ON_OSC_CTL_0_XO_INI_STABLE_TIME_SHFT          9u
#define CONN_CFG_ON_OSC_CTL_0_XO_XTAL_RDY_STABLE_TIME_ADDR     CONN_CFG_ON_OSC_CTL_0_ADDR
#define CONN_CFG_ON_OSC_CTL_0_XO_XTAL_RDY_STABLE_TIME_MASK     0x000001FFu                // XO_XTAL_RDY_STABLE_TIME[8..0]
#define CONN_CFG_ON_OSC_CTL_0_XO_XTAL_RDY_STABLE_TIME_SHFT     0u

/* =====================================================================================

  ---OSC_CTL_1 (0x18001000 + 0x304u)---

    SWCTL_SRCCLKENA[0]           - (RW) Manual control conn_srcclkena (request osc clock source)
                                     1'h0: HW control mode
                                     1'h1: manual mode, value is set by SW_SRCCLKENA
    SWCTL_EN_BG[1]               - (RW) Manual control da_wbg_en_bg (connsys bandgap enable siganl)
                                     1'h0: HW control mode
                                     1'h1: manual mode, value is set by SW_EN_BG
    SWCTL_EN_XBUF[2]             - (RW) Manual control da_wbg_en_xbuf (connsys xtal buffer enable signal)
                                     1'h0: HW control mode
                                     1'h1: manual mode, value is set by SW_EN_XBUF
    SWCTL_LPOSC_RDY[3]           - (RW) Manual control lposc_rdy (connsys lposc ready signal)
                                     1'h0: HW control mode
                                     1'h1: manual mode, value is set by SW_LPOSC_RDY
    SWCTL_OSC_RDY[4]             - (RW) Manual control osc_rdy (connsys osc ready signal)
                                     1'h0: HW control mode
                                     1'h1: manual mode, value is set by SW_OSC_RDY
    SWCTL_SRCCLKENA_LP[5]        - (RW) Manual control conn_srcclkena_lp (request lposc clock source)
                                     1'h0: HW control mode
                                     1'h1: manual mode, value is set by SW_SRCCLKENA_LP
    SW_SRCCLKENA_LP[6]           - (RW) Request lposc source clock
                                     1'b0: disable
                                     1'b1: enable
    SRC_CK_LPOSC_MODE[7]         - (RW) switch lposc_rdy source clock
                                     1'b0: 32k
                                     1'b1: lposc ck
    SW_SRCCLKENA[8]              - (RW) Request osc source clock
                                     1'b0: disable
                                     1'b1: enable
    SW_EN_BG[9]                  - (RW) Enable bandgap
                                     1'b0: disable
                                     1'b1: enable
    SW_EN_XBUF[10]               - (RW) Enable xtal buffer
                                     1'b0: disable
                                     1'b1: enable
    SW_LP_OSC_RDY[11]            - (RW) Enable lposc ready
                                     1'b0: disable
                                     1'b1: enable
    SW_OSC_RDY[12]               - (RW) Enable osc ready
                                     1'b0: disable
                                     1'b1: enable
    RESERVED13[14..13]           - (RO) Reserved bits
    CR_BYPASS_LP_OSC_ACK_COUNTER[15] - (RW) bypass lposc rdy counter
    ACK_FOR_XO_STATE_MASK[16]    - (RW) mask source clock enable ack to OSC FSM operation
                                     1'h0: un-mask (speed-up sleep-wakeup time when co-clock)
                                     1'h1: mask
    RF_LDO_MASK_FOR_XO[17]       - (RW) mask rf_ldo_rdy  to turn-on OSC
                                     1'h0: un-mask
    CR_SLP_CTL_XTAL_ON_MASK_FOR_XO[18] - (RW) mask that osc_req affect slp_ctl status
    CR_SLP_CTL_LP_XTAL_ON_MASK_FOR_XO[19] - (RW) mask that lposc_req affect slp_ctl status
    CR_DLSEEP_FOR_OSC_CTL_MASK[20] - (RW) mask osc_req if not enter dsleep state
    RESERVED21[30..21]           - (RO) Reserved bits
    XO_NO_OFF[31]                - (RW) it's a option that not turn-off OSC
                                     1'h0: not force OSC turn-on, OSC turn-on/-off is controlled by normal OSC enable H/W procedure
                                     1'h1: force OSC turn-on

 =====================================================================================*/
#define CONN_CFG_ON_OSC_CTL_1_XO_NO_OFF_ADDR                   CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_XO_NO_OFF_MASK                   0x80000000u                // XO_NO_OFF[31]
#define CONN_CFG_ON_OSC_CTL_1_XO_NO_OFF_SHFT                   31u
#define CONN_CFG_ON_OSC_CTL_1_CR_DLSEEP_FOR_OSC_CTL_MASK_ADDR  CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_CR_DLSEEP_FOR_OSC_CTL_MASK_MASK  0x00100000u                // CR_DLSEEP_FOR_OSC_CTL_MASK[20]
#define CONN_CFG_ON_OSC_CTL_1_CR_DLSEEP_FOR_OSC_CTL_MASK_SHFT  20u
#define CONN_CFG_ON_OSC_CTL_1_CR_SLP_CTL_LP_XTAL_ON_MASK_FOR_XO_ADDR CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_CR_SLP_CTL_LP_XTAL_ON_MASK_FOR_XO_MASK 0x00080000u                // CR_SLP_CTL_LP_XTAL_ON_MASK_FOR_XO[19]
#define CONN_CFG_ON_OSC_CTL_1_CR_SLP_CTL_LP_XTAL_ON_MASK_FOR_XO_SHFT 19u
#define CONN_CFG_ON_OSC_CTL_1_CR_SLP_CTL_XTAL_ON_MASK_FOR_XO_ADDR CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_CR_SLP_CTL_XTAL_ON_MASK_FOR_XO_MASK 0x00040000u                // CR_SLP_CTL_XTAL_ON_MASK_FOR_XO[18]
#define CONN_CFG_ON_OSC_CTL_1_CR_SLP_CTL_XTAL_ON_MASK_FOR_XO_SHFT 18u
#define CONN_CFG_ON_OSC_CTL_1_RF_LDO_MASK_FOR_XO_ADDR          CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_RF_LDO_MASK_FOR_XO_MASK          0x00020000u                // RF_LDO_MASK_FOR_XO[17]
#define CONN_CFG_ON_OSC_CTL_1_RF_LDO_MASK_FOR_XO_SHFT          17u
#define CONN_CFG_ON_OSC_CTL_1_ACK_FOR_XO_STATE_MASK_ADDR       CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_ACK_FOR_XO_STATE_MASK_MASK       0x00010000u                // ACK_FOR_XO_STATE_MASK[16]
#define CONN_CFG_ON_OSC_CTL_1_ACK_FOR_XO_STATE_MASK_SHFT       16u
#define CONN_CFG_ON_OSC_CTL_1_CR_BYPASS_LP_OSC_ACK_COUNTER_ADDR CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_CR_BYPASS_LP_OSC_ACK_COUNTER_MASK 0x00008000u                // CR_BYPASS_LP_OSC_ACK_COUNTER[15]
#define CONN_CFG_ON_OSC_CTL_1_CR_BYPASS_LP_OSC_ACK_COUNTER_SHFT 15u
#define CONN_CFG_ON_OSC_CTL_1_SW_OSC_RDY_ADDR                  CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SW_OSC_RDY_MASK                  0x00001000u                // SW_OSC_RDY[12]
#define CONN_CFG_ON_OSC_CTL_1_SW_OSC_RDY_SHFT                  12u
#define CONN_CFG_ON_OSC_CTL_1_SW_LP_OSC_RDY_ADDR               CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SW_LP_OSC_RDY_MASK               0x00000800u                // SW_LP_OSC_RDY[11]
#define CONN_CFG_ON_OSC_CTL_1_SW_LP_OSC_RDY_SHFT               11u
#define CONN_CFG_ON_OSC_CTL_1_SW_EN_XBUF_ADDR                  CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SW_EN_XBUF_MASK                  0x00000400u                // SW_EN_XBUF[10]
#define CONN_CFG_ON_OSC_CTL_1_SW_EN_XBUF_SHFT                  10u
#define CONN_CFG_ON_OSC_CTL_1_SW_EN_BG_ADDR                    CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SW_EN_BG_MASK                    0x00000200u                // SW_EN_BG[9]
#define CONN_CFG_ON_OSC_CTL_1_SW_EN_BG_SHFT                    9u
#define CONN_CFG_ON_OSC_CTL_1_SW_SRCCLKENA_ADDR                CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SW_SRCCLKENA_MASK                0x00000100u                // SW_SRCCLKENA[8]
#define CONN_CFG_ON_OSC_CTL_1_SW_SRCCLKENA_SHFT                8u
#define CONN_CFG_ON_OSC_CTL_1_SRC_CK_LPOSC_MODE_ADDR           CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SRC_CK_LPOSC_MODE_MASK           0x00000080u                // SRC_CK_LPOSC_MODE[7]
#define CONN_CFG_ON_OSC_CTL_1_SRC_CK_LPOSC_MODE_SHFT           7u
#define CONN_CFG_ON_OSC_CTL_1_SW_SRCCLKENA_LP_ADDR             CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SW_SRCCLKENA_LP_MASK             0x00000040u                // SW_SRCCLKENA_LP[6]
#define CONN_CFG_ON_OSC_CTL_1_SW_SRCCLKENA_LP_SHFT             6u
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_SRCCLKENA_LP_ADDR          CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_SRCCLKENA_LP_MASK          0x00000020u                // SWCTL_SRCCLKENA_LP[5]
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_SRCCLKENA_LP_SHFT          5u
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_OSC_RDY_ADDR               CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_OSC_RDY_MASK               0x00000010u                // SWCTL_OSC_RDY[4]
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_OSC_RDY_SHFT               4u
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_LPOSC_RDY_ADDR             CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_LPOSC_RDY_MASK             0x00000008u                // SWCTL_LPOSC_RDY[3]
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_LPOSC_RDY_SHFT             3u
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_EN_XBUF_ADDR               CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_EN_XBUF_MASK               0x00000004u                // SWCTL_EN_XBUF[2]
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_EN_XBUF_SHFT               2u
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_EN_BG_ADDR                 CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_EN_BG_MASK                 0x00000002u                // SWCTL_EN_BG[1]
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_EN_BG_SHFT                 1u
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_SRCCLKENA_ADDR             CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_SRCCLKENA_MASK             0x00000001u                // SWCTL_SRCCLKENA[0]
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_SRCCLKENA_SHFT             0u

/* =====================================================================================

  ---OSC_MASK (0x18001000 + 0x308u)---

    OSC_EN_MASK[18..0]           - (RW) mask OSC enable request
                                     OSC_EN_MASK[12]: set 1'b1 to mask "cr_wakeup_conn_infra_off" used for FM driver (from conn_host_csr_top)
                                     OSC_EN_MASK[11]: set 1'b1 to mask "cr_wakeup_conn_infra_off" used for GPS driver (from conn_host_csr_top)
                                     OSC_EN_MASK[10]: set 1'b1 to mask "cr_wakeup_conn_infra_off" used for BT driver (from conn_host_csr_top)
                                     OSC_EN_MASK[9]: set 1'b1 to mask "cr_wakeup_conn_infra_off" used for WF driver (from conn_host_csr_top)
                                     OSC_EN_MASK[8]: set 1'b1 to mask "cr_wakeup_conn_infra_off" used for TOP driver (from conn_host_csr_top)
                                     OSC_EN_MASK[7]: set 1'b1 to mask "AP2CONN_OSC_EN" (from TOP)
                                     OSC_EN_MASK[4]: set 1'b1 to mask "CONN_INFRA_BUS_OSC_EN" (from conn_infra bus)
                                     OSC_EN_MASK[3]: set 1'b1 to mask "FMSYS_OSC_ON" (from conn_infra_cfg_reg)
                                     OSC_EN_MASK[2]: set 1'b1 to mask "GPSSYS_OSC_ON" (from gpssys)
                                     OSC_EN_MASK[1]: set 1'b1 to mask "BGFSYS_OSC_ON" (from bgfsys)
                                     OSC_EN_MASK[0]: set 1'b1 to mask "WFSYS_OSC_ON" (from wfsys)
    CONN_INFRA_WAKEUP_ZB[19]     - (RO) indicator: "CONN_INFRA_WAKEUP_ZB"(from host_csr)
    CONN_INFRA_BUS_OSC_EN[20]    - (RO) indicator: "CONN_INFRA_BUS_OSC_EN" (from conn_infra bus)
    AP2CONN_BUS_ACCESS_REQ[21]   - (RO) indicator: "AP2CONN_BUS_ACCESS_REQ" (from conn_infra bus)
    RESERVED22[23..22]           - (RO) Reserved bits
    CONN_INFRA_WAKEUP_TOP[24]    - (RO) indicator: "CONN_INFRA_WAKEUP_TOP"(from host_csr)
    CONN_INFRA_WAKEUP_WF[25]     - (RO) indicator: "CONN_INFRA_WAKEUP_WF"(from host_csr)
    CONN_INFRA_WAKEUP_BT[26]     - (RO) indicator: "CONN_INFRA_WAKEUP_BT"(from host_csr)
    CONN_INFRA_WAKEUP_GPS[27]    - (RO) indicator: "CONN_INFRA_WAKEUP_GPS"(from host_csr)
    CONN_INFRA_WAKEUP_FM[28]     - (RO) indicator: "CONN_INFRA_WAKEUP_FM"(from host_csr)
    BGFSYS_OSC_ON[29]            - (RO) indicator: "BGFSYS_OSC_ON" (from bgfsys)
    WFSYS1_OSC_ON[30]            - (RO) indicator: "WFSYS_OSC_ON" (from wfsys)
    WFSYS_OSC_ON[31]             - (RO) indicator: "WFSYS_OSC_ON" (from wfsys)

 =====================================================================================*/
#define CONN_CFG_ON_OSC_MASK_WFSYS_OSC_ON_ADDR                 CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_WFSYS_OSC_ON_MASK                 0x80000000u                // WFSYS_OSC_ON[31]
#define CONN_CFG_ON_OSC_MASK_WFSYS_OSC_ON_SHFT                 31u
#define CONN_CFG_ON_OSC_MASK_WFSYS1_OSC_ON_ADDR                CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_WFSYS1_OSC_ON_MASK                0x40000000u                // WFSYS1_OSC_ON[30]
#define CONN_CFG_ON_OSC_MASK_WFSYS1_OSC_ON_SHFT                30u
#define CONN_CFG_ON_OSC_MASK_BGFSYS_OSC_ON_ADDR                CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_BGFSYS_OSC_ON_MASK                0x20000000u                // BGFSYS_OSC_ON[29]
#define CONN_CFG_ON_OSC_MASK_BGFSYS_OSC_ON_SHFT                29u
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_FM_ADDR         CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_FM_MASK         0x10000000u                // CONN_INFRA_WAKEUP_FM[28]
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_FM_SHFT         28u
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_GPS_ADDR        CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_GPS_MASK        0x08000000u                // CONN_INFRA_WAKEUP_GPS[27]
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_GPS_SHFT        27u
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_BT_ADDR         CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_BT_MASK         0x04000000u                // CONN_INFRA_WAKEUP_BT[26]
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_BT_SHFT         26u
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_WF_ADDR         CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_WF_MASK         0x02000000u                // CONN_INFRA_WAKEUP_WF[25]
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_WF_SHFT         25u
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_TOP_ADDR        CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_TOP_MASK        0x01000000u                // CONN_INFRA_WAKEUP_TOP[24]
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_TOP_SHFT        24u
#define CONN_CFG_ON_OSC_MASK_AP2CONN_BUS_ACCESS_REQ_ADDR       CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_AP2CONN_BUS_ACCESS_REQ_MASK       0x00200000u                // AP2CONN_BUS_ACCESS_REQ[21]
#define CONN_CFG_ON_OSC_MASK_AP2CONN_BUS_ACCESS_REQ_SHFT       21u
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_BUS_OSC_EN_ADDR        CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_BUS_OSC_EN_MASK        0x00100000u                // CONN_INFRA_BUS_OSC_EN[20]
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_BUS_OSC_EN_SHFT        20u
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_ZB_ADDR         CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_ZB_MASK         0x00080000u                // CONN_INFRA_WAKEUP_ZB[19]
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_ZB_SHFT         19u
#define CONN_CFG_ON_OSC_MASK_OSC_EN_MASK_ADDR                  CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_OSC_EN_MASK_MASK                  0x0007FFFFu                // OSC_EN_MASK[18..0]
#define CONN_CFG_ON_OSC_MASK_OSC_EN_MASK_SHFT                  0u

/* =====================================================================================

  ---OSC_STATUS (0x18001000 + 0x30Cu)---

    RESERVED0[7..0]              - (RO) Reserved bits
    XO_STATE[10..8]              - (RO) OSC FSM state
                                     3'h0: XO_XTAL_RDY
                                     3'h1: XO_INI
                                     3'h2: XO_PON_BG
                                     3'h3: XO_PON_XBUF
                                     3'h4: XO_POWERON
                                     3'h5: XO_POFF_RDY
                                     3'h6: XO_POFF_BG
                                     3'h7: XO_POWEROFF
    XO_EN[11]                    - (RO) OSC FSM enable
                                     1'h0: disable
                                     1'h1: enable
    HW_OSC_RDY[12]               - (RO) OSC FSM: osc ready
                                     1'h0: not ready
                                     1'h1: ready
    HW_DA_WBG_EN_XBUF[13]        - (RO) OSC FSM: wbg xtal buf enable
                                     1'h0: disable
                                     1'h1: enable
    HW_DA_WBG_EN_BG[14]          - (RO) OSC FSM: wbg bandgap enable
                                     1'h0: disable
                                     1'h1: enable
    RESERVED15[15]               - (RO) Reserved bits
    HW_CONNSRCCLKENA[16]         - (RO) OSC FSM: srcclkena
                                     1'h0: disable
                                     1'h1: enable
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_OSC_STATUS_HW_CONNSRCCLKENA_ADDR           CONN_CFG_ON_OSC_STATUS_ADDR
#define CONN_CFG_ON_OSC_STATUS_HW_CONNSRCCLKENA_MASK           0x00010000u                // HW_CONNSRCCLKENA[16]
#define CONN_CFG_ON_OSC_STATUS_HW_CONNSRCCLKENA_SHFT           16u
#define CONN_CFG_ON_OSC_STATUS_HW_DA_WBG_EN_BG_ADDR            CONN_CFG_ON_OSC_STATUS_ADDR
#define CONN_CFG_ON_OSC_STATUS_HW_DA_WBG_EN_BG_MASK            0x00004000u                // HW_DA_WBG_EN_BG[14]
#define CONN_CFG_ON_OSC_STATUS_HW_DA_WBG_EN_BG_SHFT            14u
#define CONN_CFG_ON_OSC_STATUS_HW_DA_WBG_EN_XBUF_ADDR          CONN_CFG_ON_OSC_STATUS_ADDR
#define CONN_CFG_ON_OSC_STATUS_HW_DA_WBG_EN_XBUF_MASK          0x00002000u                // HW_DA_WBG_EN_XBUF[13]
#define CONN_CFG_ON_OSC_STATUS_HW_DA_WBG_EN_XBUF_SHFT          13u
#define CONN_CFG_ON_OSC_STATUS_HW_OSC_RDY_ADDR                 CONN_CFG_ON_OSC_STATUS_ADDR
#define CONN_CFG_ON_OSC_STATUS_HW_OSC_RDY_MASK                 0x00001000u                // HW_OSC_RDY[12]
#define CONN_CFG_ON_OSC_STATUS_HW_OSC_RDY_SHFT                 12u
#define CONN_CFG_ON_OSC_STATUS_XO_EN_ADDR                      CONN_CFG_ON_OSC_STATUS_ADDR
#define CONN_CFG_ON_OSC_STATUS_XO_EN_MASK                      0x00000800u                // XO_EN[11]
#define CONN_CFG_ON_OSC_STATUS_XO_EN_SHFT                      11u
#define CONN_CFG_ON_OSC_STATUS_XO_STATE_ADDR                   CONN_CFG_ON_OSC_STATUS_ADDR
#define CONN_CFG_ON_OSC_STATUS_XO_STATE_MASK                   0x00000700u                // XO_STATE[10..8]
#define CONN_CFG_ON_OSC_STATUS_XO_STATE_SHFT                   8u

/* =====================================================================================

  ---OSC_2X_CTL_0 (0x18001000 + 0x310u)---

    XO_XTAL_RDY_STABLE_TIME[7..0] - (RW) vcore ready stable time counter (40 x 1/32kHz)
                                     this stable time is for fake "source clock enable acknowledgement" information masking
    XO_INI_STABLE_TIME[15..8]    - (RW) OSC clock source stable time counter (150 x 1/32KHz)
    XO_BG_STABLE_TIME[23..16]    - (RW) bandgap stable time counter (151 x 1/32KHz)
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_OSC_2X_CTL_0_XO_BG_STABLE_TIME_ADDR        CONN_CFG_ON_OSC_2X_CTL_0_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_0_XO_BG_STABLE_TIME_MASK        0x00FF0000u                // XO_BG_STABLE_TIME[23..16]
#define CONN_CFG_ON_OSC_2X_CTL_0_XO_BG_STABLE_TIME_SHFT        16u
#define CONN_CFG_ON_OSC_2X_CTL_0_XO_INI_STABLE_TIME_ADDR       CONN_CFG_ON_OSC_2X_CTL_0_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_0_XO_INI_STABLE_TIME_MASK       0x0000FF00u                // XO_INI_STABLE_TIME[15..8]
#define CONN_CFG_ON_OSC_2X_CTL_0_XO_INI_STABLE_TIME_SHFT       8u
#define CONN_CFG_ON_OSC_2X_CTL_0_XO_XTAL_RDY_STABLE_TIME_ADDR  CONN_CFG_ON_OSC_2X_CTL_0_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_0_XO_XTAL_RDY_STABLE_TIME_MASK  0x000000FFu                // XO_XTAL_RDY_STABLE_TIME[7..0]
#define CONN_CFG_ON_OSC_2X_CTL_0_XO_XTAL_RDY_STABLE_TIME_SHFT  0u

/* =====================================================================================

  ---OSC_2X_CTL_1 (0x18001000 + 0x314u)---

    SWCTL_SRCCLKENA[0]           - (RW) Manual control conn_srcclkena (request osc clock source)
                                     1'h0: HW control mode
                                     1'h1: manual mode, value is set by SW_SRCCLKENA
    SWCTL_EN_BG[1]               - (RW) Manual control da_wbg_en_bg (connsys bandgap enable siganl)
                                     1'h0: HW control mode
                                     1'h1: manual mode, value is set by SW_EN_BG
    SWCTL_EN_XBUF[2]             - (RW) Manual control da_wbg_en_xbuf (connsys xtal buffer enable signal)
                                     1'h0: HW control mode
                                     1'h1: manual mode, value is set by SW_EN_XBUF
    SWCTL_XTAL_RDY[3]            - (RW) Manual control osc_rdy (connsys vcore ready signal)
                                     1'h0: HW control mode
                                     1'h1: manual mode, value is set by SW_XTAL_RDY
    SWCTL_OSC_RDY[4]             - (RW) Manual control osc_rdy (connsys osc ready signal)
                                     1'h0: HW control mode
                                     1'h1: manual mode, value is set by SW_OSC_RDY
    RESERVED5[7..5]              - (RO) Reserved bits
    SW_SRCCLKENA[8]              - (RW) Request osc source clock
                                     1'b0: disable
                                     1'b1: enable
    SW_EN_BG[9]                  - (RW) Enable bandgap
                                     1'b0: disable
                                     1'b1: enable
    SW_EN_XBUF[10]               - (RW) Enable xtal buffer
                                     1'b0: disable
                                     1'b1: enable
    SW_XTAL_RDY[11]              - (RW) Enable vcore reay
                                     1'b0: disable
                                     1'b1: enable
    SW_OSC_RDY[12]               - (RW) Enable osc reay
                                     1'b0: disable
                                     1'b1: enable
    RESERVED13[15..13]           - (RO) Reserved bits
    ACK_FOR_XO_STATE_MASK[16]    - (RW) mask source clock enable ack to OSC FSM operation
                                     1'h0: un-mask (speed-up sleep-wakeup time when co-clock)
                                     1'h1: mask
    RF_LDO_MASK_FOR_XO[17]       - (RW) mask rf_ldo_rdy  to turn-on OSC
                                     1'h0: un-mask
    RESERVED18[30..18]           - (RO) Reserved bits
    XO_NO_OFF[31]                - (RW) it's a option that not turn-off OSC
                                     1'h0: not force OSC turn-on, OSC turn-on/-off is controlled by normal OSC enable H/W procedure
                                     1'h1: force OSC turn-on

 =====================================================================================*/
#define CONN_CFG_ON_OSC_2X_CTL_1_XO_NO_OFF_ADDR                CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_XO_NO_OFF_MASK                0x80000000u                // XO_NO_OFF[31]
#define CONN_CFG_ON_OSC_2X_CTL_1_XO_NO_OFF_SHFT                31u
#define CONN_CFG_ON_OSC_2X_CTL_1_RF_LDO_MASK_FOR_XO_ADDR       CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_RF_LDO_MASK_FOR_XO_MASK       0x00020000u                // RF_LDO_MASK_FOR_XO[17]
#define CONN_CFG_ON_OSC_2X_CTL_1_RF_LDO_MASK_FOR_XO_SHFT       17u
#define CONN_CFG_ON_OSC_2X_CTL_1_ACK_FOR_XO_STATE_MASK_ADDR    CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_ACK_FOR_XO_STATE_MASK_MASK    0x00010000u                // ACK_FOR_XO_STATE_MASK[16]
#define CONN_CFG_ON_OSC_2X_CTL_1_ACK_FOR_XO_STATE_MASK_SHFT    16u
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_OSC_RDY_ADDR               CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_OSC_RDY_MASK               0x00001000u                // SW_OSC_RDY[12]
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_OSC_RDY_SHFT               12u
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_XTAL_RDY_ADDR              CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_XTAL_RDY_MASK              0x00000800u                // SW_XTAL_RDY[11]
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_XTAL_RDY_SHFT              11u
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_EN_XBUF_ADDR               CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_EN_XBUF_MASK               0x00000400u                // SW_EN_XBUF[10]
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_EN_XBUF_SHFT               10u
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_EN_BG_ADDR                 CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_EN_BG_MASK                 0x00000200u                // SW_EN_BG[9]
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_EN_BG_SHFT                 9u
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_SRCCLKENA_ADDR             CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_SRCCLKENA_MASK             0x00000100u                // SW_SRCCLKENA[8]
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_SRCCLKENA_SHFT             8u
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_OSC_RDY_ADDR            CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_OSC_RDY_MASK            0x00000010u                // SWCTL_OSC_RDY[4]
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_OSC_RDY_SHFT            4u
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_XTAL_RDY_ADDR           CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_XTAL_RDY_MASK           0x00000008u                // SWCTL_XTAL_RDY[3]
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_XTAL_RDY_SHFT           3u
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_EN_XBUF_ADDR            CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_EN_XBUF_MASK            0x00000004u                // SWCTL_EN_XBUF[2]
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_EN_XBUF_SHFT            2u
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_EN_BG_ADDR              CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_EN_BG_MASK              0x00000002u                // SWCTL_EN_BG[1]
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_EN_BG_SHFT              1u
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_SRCCLKENA_ADDR          CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_SRCCLKENA_MASK          0x00000001u                // SWCTL_SRCCLKENA[0]
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_SRCCLKENA_SHFT          0u

/* =====================================================================================

  ---OSC_2X_MASK (0x18001000 + 0x318u)---

    OSC_2X_EN_MASK_7_0[7..0]     - (RW) mask OSC_2X enable request
                                     OSC_EN_MASK[7]: set 1'b1 to mask "AP2CONN_OSC_EN" (from TOP)
                                     OSC_EN_MASK[6]: set 1'b1 to mask "CONN_THM_OSC_EN" (from conn_therm_ctl)
                                     OSC_EN_MASK[5]: set 1'b1 to mask "CONN_PTA_OSC_EN" (from conn_pta6)
                                     OSC_EN_MASK[4]: set 1'b1 to mask "CONN_INFRA_BUS_OSC_EN" (from conn_infra bus)
                                     OSC_EN_MASK[3]: set 1'b1 to mask "FMSYS_OSC_ON" (from conn_infra_cfg_reg)
                                     OSC_EN_MASK[2]: set 1'b1 to mask "GPSSYS_OSC_ON" (from gpssys)
                                     OSC_EN_MASK[1]: set 1'b1 to mask "BGFSYS_OSC_ON" (from bgfsys)
                                     OSC_EN_MASK[0]: set 1'b1 to mask "WFSYS_OSC_ON" (from wfsys)
    RESERVED8[15..8]             - (RO) Reserved bits
    OSC_2X_EN_MASK_12_8[20..16]  - (RW) mask OSC_2X enable request
                                     OSC_EN_MASK[12]: set 1'b1 to mask "cr_wakeup_conn_infra_off" used for FM driver (from conn_host_csr_top)
                                     OSC_EN_MASK[11]: set 1'b1 to mask "cr_wakeup_conn_infra_off" used for GPS driver (from conn_host_csr_top)
                                     OSC_EN_MASK[10]: set 1'b1 to mask "cr_wakeup_conn_infra_off" used for BT driver (from conn_host_csr_top)
                                     OSC_EN_MASK[9]: set 1'b1 to mask "cr_wakeup_conn_infra_off" used for WF driver (from conn_host_csr_top)
                                     OSC_EN_MASK[8]: set 1'b1 to mask "cr_wakeup_conn_infra_off" used for TOP driver (from conn_host_csr_top)
    OSC_2X_EN_MASK_13[21]        - (RW) mask OSC_2X enable request
                                     OSC_EN_MASK[13]: set 1'b1 to mask "BGFSYS_OSC_2X_ON" (from bgfsys)
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_OSC_2X_MASK_OSC_2X_EN_MASK_13_ADDR         CONN_CFG_ON_OSC_2X_MASK_ADDR
#define CONN_CFG_ON_OSC_2X_MASK_OSC_2X_EN_MASK_13_MASK         0x00200000u                // OSC_2X_EN_MASK_13[21]
#define CONN_CFG_ON_OSC_2X_MASK_OSC_2X_EN_MASK_13_SHFT         21u
#define CONN_CFG_ON_OSC_2X_MASK_OSC_2X_EN_MASK_12_8_ADDR       CONN_CFG_ON_OSC_2X_MASK_ADDR
#define CONN_CFG_ON_OSC_2X_MASK_OSC_2X_EN_MASK_12_8_MASK       0x001F0000u                // OSC_2X_EN_MASK_12_8[20..16]
#define CONN_CFG_ON_OSC_2X_MASK_OSC_2X_EN_MASK_12_8_SHFT       16u
#define CONN_CFG_ON_OSC_2X_MASK_OSC_2X_EN_MASK_7_0_ADDR        CONN_CFG_ON_OSC_2X_MASK_ADDR
#define CONN_CFG_ON_OSC_2X_MASK_OSC_2X_EN_MASK_7_0_MASK        0x000000FFu                // OSC_2X_EN_MASK_7_0[7..0]
#define CONN_CFG_ON_OSC_2X_MASK_OSC_2X_EN_MASK_7_0_SHFT        0u

/* =====================================================================================

  ---OSC_2X_STATUS (0x18001000 + 0x31Cu)---

    BUS_OSC_SW_RDY[0]            - (RO) conn_infra BUS clock switch to OSC clock ready indicator
                                     1'h0: not ready
                                     1'h1: ready
    BUS_32K_SW_RDY[1]            - (RO) conn_infra BUS clock switch to 32KHz clock ready indicator
                                     1'h0: not ready
                                     1'h1: ready
    BUS_BGFSYS_CK_SW_RDY[2]      - (RO) conn_infra BUS clock switch to bgfsys BUS clock ready indicator
                                     1'h0: not ready
                                     1'h1: ready
    BUS_WFSYS_CK_SW_RDY[3]       - (RO) conn_infra BUS clock switch to wfsys BUS clock ready indicator
                                     1'h0: not ready
                                     1'h1: ready
    RESERVED4[7..4]              - (RO) Reserved bits
    XO_STATE[10..8]              - (RO) OSC FSM state
                                     3'h0: XO_XTAL_RDY
                                     3'h1: XO_INI
                                     3'h2: XO_PON_BG
                                     3'h3: XO_PON_XBUF
                                     3'h4: XO_POWERON
                                     3'h5: XO_POFF_RDY
                                     3'h6: XO_POFF_BG
                                     3'h7: XO_POWEROFF
    XO_EN[11]                    - (RO) OSC FSM enable
                                     1'h0: disable
                                     1'h1: enable
    HW_OSC_RDY[12]               - (RO) OSC FSM: osc ready
                                     1'h0: not ready
                                     1'h1: ready
    HW_DA_WBG_EN_XBUF[13]        - (RO) OSC FSM: wbg xtal buf enable
                                     1'h0: disable
                                     1'h1: enable
    HW_DA_WBG_EN_BG[14]          - (RO) OSC FSM: wbg bandgap enable
                                     1'h0: disable
                                     1'h1: enable
    HW_XTAL_RDY[15]              - (RO) OSC FSM: vcore ready
                                     1'h0: not ready
                                     1'h1: ready
    HW_CONNSRCCLKENA[16]         - (RO) OSC FSM: srcclkena
                                     1'h0: disable
                                     1'h1: enable
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_OSC_2X_STATUS_HW_CONNSRCCLKENA_ADDR        CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_HW_CONNSRCCLKENA_MASK        0x00010000u                // HW_CONNSRCCLKENA[16]
#define CONN_CFG_ON_OSC_2X_STATUS_HW_CONNSRCCLKENA_SHFT        16u
#define CONN_CFG_ON_OSC_2X_STATUS_HW_XTAL_RDY_ADDR             CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_HW_XTAL_RDY_MASK             0x00008000u                // HW_XTAL_RDY[15]
#define CONN_CFG_ON_OSC_2X_STATUS_HW_XTAL_RDY_SHFT             15u
#define CONN_CFG_ON_OSC_2X_STATUS_HW_DA_WBG_EN_BG_ADDR         CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_HW_DA_WBG_EN_BG_MASK         0x00004000u                // HW_DA_WBG_EN_BG[14]
#define CONN_CFG_ON_OSC_2X_STATUS_HW_DA_WBG_EN_BG_SHFT         14u
#define CONN_CFG_ON_OSC_2X_STATUS_HW_DA_WBG_EN_XBUF_ADDR       CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_HW_DA_WBG_EN_XBUF_MASK       0x00002000u                // HW_DA_WBG_EN_XBUF[13]
#define CONN_CFG_ON_OSC_2X_STATUS_HW_DA_WBG_EN_XBUF_SHFT       13u
#define CONN_CFG_ON_OSC_2X_STATUS_HW_OSC_RDY_ADDR              CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_HW_OSC_RDY_MASK              0x00001000u                // HW_OSC_RDY[12]
#define CONN_CFG_ON_OSC_2X_STATUS_HW_OSC_RDY_SHFT              12u
#define CONN_CFG_ON_OSC_2X_STATUS_XO_EN_ADDR                   CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_XO_EN_MASK                   0x00000800u                // XO_EN[11]
#define CONN_CFG_ON_OSC_2X_STATUS_XO_EN_SHFT                   11u
#define CONN_CFG_ON_OSC_2X_STATUS_XO_STATE_ADDR                CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_XO_STATE_MASK                0x00000700u                // XO_STATE[10..8]
#define CONN_CFG_ON_OSC_2X_STATUS_XO_STATE_SHFT                8u
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_WFSYS_CK_SW_RDY_ADDR     CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_WFSYS_CK_SW_RDY_MASK     0x00000008u                // BUS_WFSYS_CK_SW_RDY[3]
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_WFSYS_CK_SW_RDY_SHFT     3u
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_BGFSYS_CK_SW_RDY_ADDR    CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_BGFSYS_CK_SW_RDY_MASK    0x00000004u                // BUS_BGFSYS_CK_SW_RDY[2]
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_BGFSYS_CK_SW_RDY_SHFT    2u
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_32K_SW_RDY_ADDR          CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_32K_SW_RDY_MASK          0x00000002u                // BUS_32K_SW_RDY[1]
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_32K_SW_RDY_SHFT          1u
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_OSC_SW_RDY_ADDR          CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_OSC_SW_RDY_MASK          0x00000001u                // BUS_OSC_SW_RDY[0]
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_OSC_SW_RDY_SHFT          0u

/* =====================================================================================

  ---CONN_INFRA_CFG_OSC_MASK1 (0x18001000 + 0x320u)---

    func_req_mask[17..0]         - (RO) mask FUNC request
                                     FUNC_REQ_MASK[4]: set 1'b1 to mask "conn_thm_osc_en_1" (from conn_thm_ctl_1)
                                     FUNC_REQ_MASK[3]: set 1'b1 to mask "conn_thm_osc_en" (from conn_thm_ctl)
                                     FUNC_REQ_MASK[2]: set 1'b1 to mask "conn_spi_osc_en_1" (from conn_rfspi_ctl_1)
                                     FUNC_REQ_MASK[1]: set 1'b1 to mask "conn_spi_osc_en" (from conn_rfspi_ctl)
                                     FUNC_REQ_MASK[0]: set 1'b1 to mask "conn_pta_osc_en" (from conn_pta)
    RESERVED18[31..18]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_func_req_mask_ADDR CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_func_req_mask_MASK 0x0003FFFFu                // func_req_mask[17..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_func_req_mask_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_LP_OSC_MASK (0x18001000 + 0x324u)---

    LP_OSC_FUNC_mask[15..0]      - (RW) lp_osc_func_mask
    RESERVED16[30..16]           - (RO) Reserved bits
    LP_OSC_FUNC_REQ[31]          - (RW) lp_osc_func_req

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_LP_OSC_MASK_LP_OSC_FUNC_REQ_ADDR CONN_CFG_ON_CONN_INFRA_CFG_LP_OSC_MASK_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_LP_OSC_MASK_LP_OSC_FUNC_REQ_MASK 0x80000000u                // LP_OSC_FUNC_REQ[31]
#define CONN_CFG_ON_CONN_INFRA_CFG_LP_OSC_MASK_LP_OSC_FUNC_REQ_SHFT 31u
#define CONN_CFG_ON_CONN_INFRA_CFG_LP_OSC_MASK_LP_OSC_FUNC_mask_ADDR CONN_CFG_ON_CONN_INFRA_CFG_LP_OSC_MASK_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_LP_OSC_MASK_LP_OSC_FUNC_mask_MASK 0x0000FFFFu                // LP_OSC_FUNC_mask[15..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_LP_OSC_MASK_LP_OSC_FUNC_mask_SHFT 0u

/* =====================================================================================

  ---OSC_STATUS_2 (0x18001000 + 0x328u)---

    RESERVED0[13..0]             - (RO) Reserved bits
    bg_zb_ccif_busy_sync[14]     - (RO) indicator: "conn_ccif_busy" (from ccif)
    wf_zb_ccif_busy_sync[15]     - (RO) indicator: "conn_ccif_busy" (from ccif)
    conn_pta_osc_en[16]          - (RO) indicator: "conn_pta_osc_en" (from conn_pta)
    conn_spi_osc_en[17]          - (RO) indicator: "conn_spi_osc_en" (from conn_rfspi_ctl)
    conn_spi_osc_en_1[18]        - (RO) indicator: "conn_spi_osc_en_1" (from conn_rfspi_ctl_1)
    conn_thm_osc_en[19]          - (RO) indicator: "conn_thm_osc_en" (from conn_thm_ctl)
    conn_thm_osc_en_1[20]        - (RO) indicator: "conn_thm_osc_en_1" (from conn_thm_ctl_1)
    conn_sensorhub_uart_busy_sync2s[21] - (RO) indicator: "conn_sensorhub_uart_busy_sync2s" (from sensorhub)
    conn_spi_osc_en_2[22]        - (RO) indicator: "conn_spi_osc_en_2" (from conn_rfspi_ctl_2)
    conn_thm_osc_en_2[23]        - (RO) indicator: "conn_thm_osc_en_2" (from conn_thm_ctl_2)
    conn_spi_adie_cmd_osc_en[24] - (RO) indicator: "conn_spi_adie_cmd_osc_en" (from conn_rfspi_ctl)
    conn_spi_adie_cmd_osc_en_1[25] - (RO) indicator: "conn_spi_adie_cmd_osc_en_1" (from conn_rfspi_ctl_1)
    conn_spi_adie_cmd_osc_en_2[26] - (RO) indicator: "conn_spi_adie_cmd_osc_en_2" (from conn_rfspi_ctl_2)
    m2_ccif_busy_sync[27]        - (RO) indicator: "conn_ccif_busy" (from ccif)
    m1_ccif_busy_sync[28]        - (RO) indicator: "conn_ccif_busy" (from ccif)
    conn_ccif_busy_sync[29]      - (RO) indicator: "conn_ccif_busy" (from ccif)
    conn_coex_idc_uart_busy_sync2s[30] - (RO) indicator: conn_coex_idc_uart_busy_sync2s" (from coex idc)
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_OSC_STATUS_2_conn_coex_idc_uart_busy_sync2s_ADDR CONN_CFG_ON_OSC_STATUS_2_ADDR
#define CONN_CFG_ON_OSC_STATUS_2_conn_coex_idc_uart_busy_sync2s_MASK 0x40000000u                // conn_coex_idc_uart_busy_sync2s[30]
#define CONN_CFG_ON_OSC_STATUS_2_conn_coex_idc_uart_busy_sync2s_SHFT 30u
#define CONN_CFG_ON_OSC_STATUS_2_conn_ccif_busy_sync_ADDR      CONN_CFG_ON_OSC_STATUS_2_ADDR
#define CONN_CFG_ON_OSC_STATUS_2_conn_ccif_busy_sync_MASK      0x20000000u                // conn_ccif_busy_sync[29]
#define CONN_CFG_ON_OSC_STATUS_2_conn_ccif_busy_sync_SHFT      29u
#define CONN_CFG_ON_OSC_STATUS_2_m1_ccif_busy_sync_ADDR        CONN_CFG_ON_OSC_STATUS_2_ADDR
#define CONN_CFG_ON_OSC_STATUS_2_m1_ccif_busy_sync_MASK        0x10000000u                // m1_ccif_busy_sync[28]
#define CONN_CFG_ON_OSC_STATUS_2_m1_ccif_busy_sync_SHFT        28u
#define CONN_CFG_ON_OSC_STATUS_2_m2_ccif_busy_sync_ADDR        CONN_CFG_ON_OSC_STATUS_2_ADDR
#define CONN_CFG_ON_OSC_STATUS_2_m2_ccif_busy_sync_MASK        0x08000000u                // m2_ccif_busy_sync[27]
#define CONN_CFG_ON_OSC_STATUS_2_m2_ccif_busy_sync_SHFT        27u
#define CONN_CFG_ON_OSC_STATUS_2_conn_spi_adie_cmd_osc_en_2_ADDR CONN_CFG_ON_OSC_STATUS_2_ADDR
#define CONN_CFG_ON_OSC_STATUS_2_conn_spi_adie_cmd_osc_en_2_MASK 0x04000000u                // conn_spi_adie_cmd_osc_en_2[26]
#define CONN_CFG_ON_OSC_STATUS_2_conn_spi_adie_cmd_osc_en_2_SHFT 26u
#define CONN_CFG_ON_OSC_STATUS_2_conn_spi_adie_cmd_osc_en_1_ADDR CONN_CFG_ON_OSC_STATUS_2_ADDR
#define CONN_CFG_ON_OSC_STATUS_2_conn_spi_adie_cmd_osc_en_1_MASK 0x02000000u                // conn_spi_adie_cmd_osc_en_1[25]
#define CONN_CFG_ON_OSC_STATUS_2_conn_spi_adie_cmd_osc_en_1_SHFT 25u
#define CONN_CFG_ON_OSC_STATUS_2_conn_spi_adie_cmd_osc_en_ADDR CONN_CFG_ON_OSC_STATUS_2_ADDR
#define CONN_CFG_ON_OSC_STATUS_2_conn_spi_adie_cmd_osc_en_MASK 0x01000000u                // conn_spi_adie_cmd_osc_en[24]
#define CONN_CFG_ON_OSC_STATUS_2_conn_spi_adie_cmd_osc_en_SHFT 24u
#define CONN_CFG_ON_OSC_STATUS_2_conn_thm_osc_en_2_ADDR        CONN_CFG_ON_OSC_STATUS_2_ADDR
#define CONN_CFG_ON_OSC_STATUS_2_conn_thm_osc_en_2_MASK        0x00800000u                // conn_thm_osc_en_2[23]
#define CONN_CFG_ON_OSC_STATUS_2_conn_thm_osc_en_2_SHFT        23u
#define CONN_CFG_ON_OSC_STATUS_2_conn_spi_osc_en_2_ADDR        CONN_CFG_ON_OSC_STATUS_2_ADDR
#define CONN_CFG_ON_OSC_STATUS_2_conn_spi_osc_en_2_MASK        0x00400000u                // conn_spi_osc_en_2[22]
#define CONN_CFG_ON_OSC_STATUS_2_conn_spi_osc_en_2_SHFT        22u
#define CONN_CFG_ON_OSC_STATUS_2_conn_sensorhub_uart_busy_sync2s_ADDR CONN_CFG_ON_OSC_STATUS_2_ADDR
#define CONN_CFG_ON_OSC_STATUS_2_conn_sensorhub_uart_busy_sync2s_MASK 0x00200000u                // conn_sensorhub_uart_busy_sync2s[21]
#define CONN_CFG_ON_OSC_STATUS_2_conn_sensorhub_uart_busy_sync2s_SHFT 21u
#define CONN_CFG_ON_OSC_STATUS_2_conn_thm_osc_en_1_ADDR        CONN_CFG_ON_OSC_STATUS_2_ADDR
#define CONN_CFG_ON_OSC_STATUS_2_conn_thm_osc_en_1_MASK        0x00100000u                // conn_thm_osc_en_1[20]
#define CONN_CFG_ON_OSC_STATUS_2_conn_thm_osc_en_1_SHFT        20u
#define CONN_CFG_ON_OSC_STATUS_2_conn_thm_osc_en_ADDR          CONN_CFG_ON_OSC_STATUS_2_ADDR
#define CONN_CFG_ON_OSC_STATUS_2_conn_thm_osc_en_MASK          0x00080000u                // conn_thm_osc_en[19]
#define CONN_CFG_ON_OSC_STATUS_2_conn_thm_osc_en_SHFT          19u
#define CONN_CFG_ON_OSC_STATUS_2_conn_spi_osc_en_1_ADDR        CONN_CFG_ON_OSC_STATUS_2_ADDR
#define CONN_CFG_ON_OSC_STATUS_2_conn_spi_osc_en_1_MASK        0x00040000u                // conn_spi_osc_en_1[18]
#define CONN_CFG_ON_OSC_STATUS_2_conn_spi_osc_en_1_SHFT        18u
#define CONN_CFG_ON_OSC_STATUS_2_conn_spi_osc_en_ADDR          CONN_CFG_ON_OSC_STATUS_2_ADDR
#define CONN_CFG_ON_OSC_STATUS_2_conn_spi_osc_en_MASK          0x00020000u                // conn_spi_osc_en[17]
#define CONN_CFG_ON_OSC_STATUS_2_conn_spi_osc_en_SHFT          17u
#define CONN_CFG_ON_OSC_STATUS_2_conn_pta_osc_en_ADDR          CONN_CFG_ON_OSC_STATUS_2_ADDR
#define CONN_CFG_ON_OSC_STATUS_2_conn_pta_osc_en_MASK          0x00010000u                // conn_pta_osc_en[16]
#define CONN_CFG_ON_OSC_STATUS_2_conn_pta_osc_en_SHFT          16u
#define CONN_CFG_ON_OSC_STATUS_2_wf_zb_ccif_busy_sync_ADDR     CONN_CFG_ON_OSC_STATUS_2_ADDR
#define CONN_CFG_ON_OSC_STATUS_2_wf_zb_ccif_busy_sync_MASK     0x00008000u                // wf_zb_ccif_busy_sync[15]
#define CONN_CFG_ON_OSC_STATUS_2_wf_zb_ccif_busy_sync_SHFT     15u
#define CONN_CFG_ON_OSC_STATUS_2_bg_zb_ccif_busy_sync_ADDR     CONN_CFG_ON_OSC_STATUS_2_ADDR
#define CONN_CFG_ON_OSC_STATUS_2_bg_zb_ccif_busy_sync_MASK     0x00004000u                // bg_zb_ccif_busy_sync[14]
#define CONN_CFG_ON_OSC_STATUS_2_bg_zb_ccif_busy_sync_SHFT     14u

/* =====================================================================================

  ---CONN_INFRA_CFG_FUNC_GRNT (0x18001000 + 0x330u)---

    conn_pta_grnt_filter_timeout[3..0] - (RW) conn_pta_grnt filter timeout setting(@osc_ck)
    conn_spi_grnt_filter_timeout[7..4] - (RW) conn_spi_grnt filter timeout setting(@osc_ck)
    conn_spi_grnt_filter_timeout_1[11..8] - (RW) conn_spi_grnt_1 filter timeout setting(@osc_ck)
    conn_thm_grnt_filter_timeout[15..12] - (RW) conn_thm_grnt filter timeout setting(@osc_ck)
    conn_thm_grnt_filter_timeout_1[19..16] - (RW) conn_thm_grnt_1 filter timeout setting(@osc_ck)
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_thm_grnt_filter_timeout_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_thm_grnt_filter_timeout_1_MASK 0x000F0000u                // conn_thm_grnt_filter_timeout_1[19..16]
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_thm_grnt_filter_timeout_1_SHFT 16u
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_thm_grnt_filter_timeout_ADDR CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_thm_grnt_filter_timeout_MASK 0x0000F000u                // conn_thm_grnt_filter_timeout[15..12]
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_thm_grnt_filter_timeout_SHFT 12u
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_spi_grnt_filter_timeout_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_spi_grnt_filter_timeout_1_MASK 0x00000F00u                // conn_spi_grnt_filter_timeout_1[11..8]
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_spi_grnt_filter_timeout_1_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_spi_grnt_filter_timeout_ADDR CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_spi_grnt_filter_timeout_MASK 0x000000F0u                // conn_spi_grnt_filter_timeout[7..4]
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_spi_grnt_filter_timeout_SHFT 4u
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_pta_grnt_filter_timeout_ADDR CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_pta_grnt_filter_timeout_MASK 0x0000000Fu                // conn_pta_grnt_filter_timeout[3..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_pta_grnt_filter_timeout_SHFT 0u

/* =====================================================================================

  ---LP_OSC_CTL_0 (0x18001000 + 0x334u)---

    XO_XTAL_RDY_STABLE_TIME[8..0] - (RW) vcore ready stable time counter (40 x 1/32kHz)
                                     this stable time is for fake "source clock enable acknowledgement" information masking
    RESERVED9[15..9]             - (RO) Reserved bits
    CR_ACK_FOR_XO_STATE_MASK[16] - (RW) bandgap stable time counter (151 x 1/32KHz)
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_LP_OSC_CTL_0_CR_ACK_FOR_XO_STATE_MASK_ADDR CONN_CFG_ON_LP_OSC_CTL_0_ADDR
#define CONN_CFG_ON_LP_OSC_CTL_0_CR_ACK_FOR_XO_STATE_MASK_MASK 0x00010000u                // CR_ACK_FOR_XO_STATE_MASK[16]
#define CONN_CFG_ON_LP_OSC_CTL_0_CR_ACK_FOR_XO_STATE_MASK_SHFT 16u
#define CONN_CFG_ON_LP_OSC_CTL_0_XO_XTAL_RDY_STABLE_TIME_ADDR  CONN_CFG_ON_LP_OSC_CTL_0_ADDR
#define CONN_CFG_ON_LP_OSC_CTL_0_XO_XTAL_RDY_STABLE_TIME_MASK  0x000001FFu                // XO_XTAL_RDY_STABLE_TIME[8..0]
#define CONN_CFG_ON_LP_OSC_CTL_0_XO_XTAL_RDY_STABLE_TIME_SHFT  0u

/* =====================================================================================

  ---CONN_INFRA_CFG_RC_CTL_0 (0x18001000 + 0x340u)---

    OSC_LEGACY_EN[0]             - (RW) connsys osc legacy control enable
    SW_OSC_ON_ALL[1]             - (RW) sw control osc_on_all (with OSC_LEGACY_EN = 1'b0)
    SW_OSC2X_ON_ALL[2]           - (RW) sw control osc2x_on_all (with OSC2X_LEGACY_EN = 1'b0)
    OSC_LEGACY_EN_2X[3]          - (RW) connsys osc_2x legacy control enable
    GPSSYS_OSC_RC_EN[4]          - (RW) gpssys osc RC control enable
    BTSYS_OSC_RC_EN[5]           - (RW) btsys osc RC control enable
    WFSYS_OSC_RC_EN[6]           - (RW) wfsys osc RC control enable
    CONN_INFRA_OSC_RC_EN[7]      - (RW) conn_infra osc RC control enable
    SW_GPSSYS_OSC_ON_RC[8]       - (RW) sw control gpssys_osc_on(with gpssys_osc_rc_en = 1'b0)
    SW_BTSYS_OSC_ON_RC[9]        - (RW) sw control btsys_osc_on(with btsys_osc_rc_en = 1'b0)
    SW_WFSYS_OSC_ON_RC[10]       - (RW) sw control wfsys_osc_on(with wfsys_osc_rc_en = 1'b0)
    SW_CONN_INFRA_OSC_ON_RC[11]  - (RW) sw control conn_infra_osc_on(with conn_infra_osc_rc_en = 1'b0)
    GPSSYS_BBLPM_EN[12]          - (RW) conn_srcclkena_3_fpm/bblpm selection
                                     1'b0: control srcclkena_3_fpm
                                     1'b1: control srcclkena_3_bblpm
    BTSYS_BBLPM_EN[13]           - (RW) conn_srcclkena_3_fpm/bblpm selection
                                     1'b0: control srcclkena_3_fpm
                                     1'b1: control srcclkena_3_bblpm
    WFSYS_BBLPM_EN[14]           - (RW) conn_srcclkena_3_fpm/bblpm selection
                                     1'b0: control srcclkena_3_fpm
                                     1'b1: control srcclkena_3_bblpm
    CONN_INFRA_BBLPM_EN[15]      - (RW) conn_srcclkena_3_fpm/bblpm selection
                                     1'b0: control srcclkena_3_fpm
                                     1'b1: control srcclkena_3_bblpm
    GPSSYS_OSC_RST_B_SEL[16]     - (RW) gpssys_osc_on_ack Flip-Flop reset selection
                                     1'b0: gpssys_osc_on_ack reset with gpssys_osc_on/rgu_conn_infra_mem_rst_b/conn_infra_off_active
                                     1'b1: gpssys_osc_on_ack reset without gpssys_osc_on/rgu_conn_infra_mem_rst_b/conn_infra_off_active
    BTSYS_OSC_RST_B_SEL[17]      - (RW) btsys_osc_on_ack Flip-Flop reset selection
                                     1'b0: btsys_osc_on_ack reset with btsys_osc_on/rgu_conn_infra_mem_rst_b/conn_infra_off_active
                                     1'b1: btsys_osc_on_ack reset without btsys_osc_on/rgu_conn_infra_mem_rst_b/conn_infra_off_active
    WFSYS_OSC_RST_B_SEL[18]      - (RW) wfsys_osc_on_ack Flip-Flop reset selection
                                     1'b0: wfsys_osc_on_ack reset with wfsys_osc_on/rgu_conn_infra_mem_rst_b/conn_infra_off_active
                                     1'b1: wfsys_osc_on_ack reset without wfsys_osc_on/rgu_conn_infra_mem_rst_b/conn_infra_off_active
    CONN_INFRA_OSC_RST_B_SEL[19] - (RW) conn_infra_osc_on_ack Flip-Flop reset selection (no used)
                                     1'b0: conn_infra_osc_on_ack reset with conn_infra_osc_on/rgu_conn_infra_mem_rst_b/conn_infra_off_active
                                     1'b1: conn_infra_osc_on_ack reset without conn_infra_osc_on/rgu_conn_infra_mem_rst_b/conn_infra_off_active
    CONN_BT_ONLY_RC_EN[20]       - (RW) conn_infra_osc_ctl configure as conn_bt_only mode
                                     conn_srcclkena_1 enable by conn_infra_osc_on
    GPSSYS_XO_FL_RST_B_SEL[21]   - (RW) gpssys_XTAL_RDY Flip-Flop reset selection
                                     1'b0: gpssys_XTAL_RDY reset with gpssys_osc_on
                                     1'b1: gpssys_XTAL_RDY reset without gpssys_osc_on
    BTSYS_XO_FL_RST_B_SEL[22]    - (RW) btsys_XTAL_RDY Flip-Flop reset selection
                                     1'b0: btsys_XTAL_RDY reset with btsys_osc_on
                                     1'b1: btsys_XTAL_RDY reset without btsys_osc_on
    WFSYS_XO_FL_RST_B_SEL[23]    - (RW) wfsys_XTAL_RDY Flip-Flop reset selection
                                     1'b0: wfsys_XTAL_RDY reset with wfsys_osc_on
                                     1'b1: wfsys_XTAL_RDY reset without wfsys_osc_on
    CONN_INFRA_XO_FL_RST_B_SEL[24] - (RW) conn_infra_XTAL_RDY Flip-Flop reset selection (no used)
                                     1'b0: conn_infra_XTAL_RDY reset with conn_infra_osc_on
                                     1'b1: conn_infra_XTAL_RDY reset without conn_infra_osc_on
    CONN_BT_ONLY_WGF_RC_EN[25]   - (RW) conn_infra_osc_ctl configure as conn_bt_only mode
                                     conn_srcclkena enable by wgf_osc_en(wf/gps/fm)
    CONN_RC1_SEL[26]             - (RW) conn_srcclkena_1  source selection
                                     1'b0: conn_srcclkena_1
                                     1'b1: conn_srcclkena_3
    CONN_RC3_SEL[27]             - (RW) conn_srcclkena_3  source selection
                                     1'b0: conn_srcclkena_3
                                     1'b1: conn_srcclkena_1
    CONN_BT_ONLY_RC_OUT_EN[28]   - (RW) conn_infra_osc_ctl configure as conn_bt_only mode
                                     1'b1: osc_ack_xxx/XTAL_RDY_xxx source is osc_ack_1/XTAL_RDY_1
    OSC_EN_SLP_CTL_MASK[29]      - (RW) osc_en_slp_ctl mask for XTAL_RDY/osc_on_ack reset
                                     1'b0: unmask; conn_infra_cfg_slp osc_en will be the reset signal for XTAL_RDY/osc_on_ack
                                     1'b1: mask;
    RC_BK_EN[30]                 - (RW) conn_infra_osc_ctl configure as rc_backup mode
    OSC_LEGACY_OUT_EN[31]        - (RW) osc legacy control output enable

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_LEGACY_OUT_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_LEGACY_OUT_EN_MASK 0x80000000u                // OSC_LEGACY_OUT_EN[31]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_LEGACY_OUT_EN_SHFT 31u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_RC_BK_EN_ADDR      CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_RC_BK_EN_MASK      0x40000000u                // RC_BK_EN[30]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_RC_BK_EN_SHFT      30u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_EN_SLP_CTL_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_EN_SLP_CTL_MASK_MASK 0x20000000u                // OSC_EN_SLP_CTL_MASK[29]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_EN_SLP_CTL_MASK_SHFT 29u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_BT_ONLY_RC_OUT_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_BT_ONLY_RC_OUT_EN_MASK 0x10000000u                // CONN_BT_ONLY_RC_OUT_EN[28]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_BT_ONLY_RC_OUT_EN_SHFT 28u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_RC3_SEL_ADDR  CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_RC3_SEL_MASK  0x08000000u                // CONN_RC3_SEL[27]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_RC3_SEL_SHFT  27u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_RC1_SEL_ADDR  CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_RC1_SEL_MASK  0x04000000u                // CONN_RC1_SEL[26]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_RC1_SEL_SHFT  26u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_BT_ONLY_WGF_RC_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_BT_ONLY_WGF_RC_EN_MASK 0x02000000u                // CONN_BT_ONLY_WGF_RC_EN[25]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_BT_ONLY_WGF_RC_EN_SHFT 25u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_XO_FL_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_XO_FL_RST_B_SEL_MASK 0x01000000u                // CONN_INFRA_XO_FL_RST_B_SEL[24]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_XO_FL_RST_B_SEL_SHFT 24u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_XO_FL_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_XO_FL_RST_B_SEL_MASK 0x00800000u                // WFSYS_XO_FL_RST_B_SEL[23]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_XO_FL_RST_B_SEL_SHFT 23u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_XO_FL_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_XO_FL_RST_B_SEL_MASK 0x00400000u                // BTSYS_XO_FL_RST_B_SEL[22]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_XO_FL_RST_B_SEL_SHFT 22u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_XO_FL_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_XO_FL_RST_B_SEL_MASK 0x00200000u                // GPSSYS_XO_FL_RST_B_SEL[21]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_XO_FL_RST_B_SEL_SHFT 21u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_BT_ONLY_RC_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_BT_ONLY_RC_EN_MASK 0x00100000u                // CONN_BT_ONLY_RC_EN[20]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_BT_ONLY_RC_EN_SHFT 20u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_OSC_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_OSC_RST_B_SEL_MASK 0x00080000u                // CONN_INFRA_OSC_RST_B_SEL[19]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_OSC_RST_B_SEL_SHFT 19u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_OSC_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_OSC_RST_B_SEL_MASK 0x00040000u                // WFSYS_OSC_RST_B_SEL[18]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_OSC_RST_B_SEL_SHFT 18u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_OSC_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_OSC_RST_B_SEL_MASK 0x00020000u                // BTSYS_OSC_RST_B_SEL[17]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_OSC_RST_B_SEL_SHFT 17u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_OSC_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_OSC_RST_B_SEL_MASK 0x00010000u                // GPSSYS_OSC_RST_B_SEL[16]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_OSC_RST_B_SEL_SHFT 16u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_BBLPM_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_BBLPM_EN_MASK 0x00008000u                // CONN_INFRA_BBLPM_EN[15]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_BBLPM_EN_SHFT 15u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_BBLPM_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_BBLPM_EN_MASK 0x00004000u                // WFSYS_BBLPM_EN[14]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_BBLPM_EN_SHFT 14u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_BBLPM_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_BBLPM_EN_MASK 0x00002000u                // BTSYS_BBLPM_EN[13]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_BBLPM_EN_SHFT 13u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_BBLPM_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_BBLPM_EN_MASK 0x00001000u                // GPSSYS_BBLPM_EN[12]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_BBLPM_EN_SHFT 12u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_CONN_INFRA_OSC_ON_RC_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_CONN_INFRA_OSC_ON_RC_MASK 0x00000800u                // SW_CONN_INFRA_OSC_ON_RC[11]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_CONN_INFRA_OSC_ON_RC_SHFT 11u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_WFSYS_OSC_ON_RC_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_WFSYS_OSC_ON_RC_MASK 0x00000400u                // SW_WFSYS_OSC_ON_RC[10]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_WFSYS_OSC_ON_RC_SHFT 10u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_BTSYS_OSC_ON_RC_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_BTSYS_OSC_ON_RC_MASK 0x00000200u                // SW_BTSYS_OSC_ON_RC[9]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_BTSYS_OSC_ON_RC_SHFT 9u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_GPSSYS_OSC_ON_RC_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_GPSSYS_OSC_ON_RC_MASK 0x00000100u                // SW_GPSSYS_OSC_ON_RC[8]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_GPSSYS_OSC_ON_RC_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_OSC_RC_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_OSC_RC_EN_MASK 0x00000080u                // CONN_INFRA_OSC_RC_EN[7]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_OSC_RC_EN_SHFT 7u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_OSC_RC_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_OSC_RC_EN_MASK 0x00000040u                // WFSYS_OSC_RC_EN[6]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_OSC_RC_EN_SHFT 6u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_OSC_RC_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_OSC_RC_EN_MASK 0x00000020u                // BTSYS_OSC_RC_EN[5]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_OSC_RC_EN_SHFT 5u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_OSC_RC_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_OSC_RC_EN_MASK 0x00000010u                // GPSSYS_OSC_RC_EN[4]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_OSC_RC_EN_SHFT 4u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_LEGACY_EN_2X_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_LEGACY_EN_2X_MASK 0x00000008u                // OSC_LEGACY_EN_2X[3]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_LEGACY_EN_2X_SHFT 3u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_OSC2X_ON_ALL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_OSC2X_ON_ALL_MASK 0x00000004u                // SW_OSC2X_ON_ALL[2]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_OSC2X_ON_ALL_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_OSC_ON_ALL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_OSC_ON_ALL_MASK 0x00000002u                // SW_OSC_ON_ALL[1]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_OSC_ON_ALL_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_LEGACY_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_LEGACY_EN_MASK 0x00000001u                // OSC_LEGACY_EN[0]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_LEGACY_EN_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_RC_STATUS (0x18001000 + 0x344u)---

    GPSSYS_OSC_ON_D1[0]          - (RO)  xxx 
    BTSYS_OSC_ON_D1[1]           - (RO)  xxx 
    WFSYS_OSC_ON_D1[2]           - (RO)  xxx 
    CONN_INFRA_OSC_ON_D1[3]      - (RO)  xxx 
    CONN_SRCCLKENA_0_BBLPM[4]    - (RO)  xxx 
    CONN_SRCCLKENA_0_FPM[5]      - (RO)  xxx 
    CONN_SRCCLKENA_0_BBLPM_ACK[6] - (RO)  xxx 
    CONN_SRCCLKENA_0_FPM_ACK[7]  - (RO)  xxx 
    CONN_SRCCLKENA_1_BBLPM[8]    - (RO)  xxx 
    CONN_SRCCLKENA_1_FPM[9]      - (RO)  xxx 
    CONN_SRCCLKENA_1_BBLPM_ACK[10] - (RO)  xxx 
    CONN_SRCCLKENA_1_FPM_ACK[11] - (RO)  xxx 
    CONN_SRCCLKENA_2_BBLPM[12]   - (RO)  xxx 
    CONN_SRCCLKENA_2_FPM[13]     - (RO)  xxx 
    CONN_SRCCLKENA_2_BBLPM_ACK[14] - (RO)  xxx 
    CONN_SRCCLKENA_2_FPM_ACK[15] - (RO)  xxx 
    CONN_SRCCLKENA_3_BBLPM[16]   - (RO)  xxx 
    CONN_SRCCLKENA_3_FPM[17]     - (RO)  xxx 
    CONN_SRCCLKENA_3_BBLPM_ACK[18] - (RO)  xxx 
    CONN_SRCCLKENA_3_FPM_ACK[19] - (RO)  xxx 
    ZBSYS_OSC_ON_ACK[20]         - (RO)  xxx 
    ZBSYS_LPOSC_ON_ACK[21]       - (RO)  xxx 
    BTSYS_OSC_ON_ACK[22]         - (RO)  xxx 
    BTSYS_LPOSC_ON_ACK[23]       - (RO)  xxx 
    WFSYS_OSC_ON_ACK[24]         - (RO)  xxx 
    WFSYS_LPOSC_ON_ACK[25]       - (RO)  xxx 
    CONN_INFRA_OSC_ON_ACK[26]    - (RO)  xxx 
    CONN_INFRA_LPOSC_ON_ACK[27]  - (RO)  xxx 
    CONN_INFRA_OSC_RDY[28]       - (RO)  xxx 
    CONN_INFRA_LPOSC_RDY[29]     - (RO)  xxx 
    ZBSYS_OSC_ON[30]             - (RO)  xxx 
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ZBSYS_OSC_ON_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ZBSYS_OSC_ON_MASK 0x40000000u                // ZBSYS_OSC_ON[30]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ZBSYS_OSC_ON_SHFT 30u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_LPOSC_RDY_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_LPOSC_RDY_MASK 0x20000000u                // CONN_INFRA_LPOSC_RDY[29]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_LPOSC_RDY_SHFT 29u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_OSC_RDY_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_OSC_RDY_MASK 0x10000000u                // CONN_INFRA_OSC_RDY[28]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_OSC_RDY_SHFT 28u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_LPOSC_ON_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_LPOSC_ON_ACK_MASK 0x08000000u                // CONN_INFRA_LPOSC_ON_ACK[27]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_LPOSC_ON_ACK_SHFT 27u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_OSC_ON_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_OSC_ON_ACK_MASK 0x04000000u                // CONN_INFRA_OSC_ON_ACK[26]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_OSC_ON_ACK_SHFT 26u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_WFSYS_LPOSC_ON_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_WFSYS_LPOSC_ON_ACK_MASK 0x02000000u                // WFSYS_LPOSC_ON_ACK[25]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_WFSYS_LPOSC_ON_ACK_SHFT 25u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_WFSYS_OSC_ON_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_WFSYS_OSC_ON_ACK_MASK 0x01000000u                // WFSYS_OSC_ON_ACK[24]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_WFSYS_OSC_ON_ACK_SHFT 24u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_BTSYS_LPOSC_ON_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_BTSYS_LPOSC_ON_ACK_MASK 0x00800000u                // BTSYS_LPOSC_ON_ACK[23]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_BTSYS_LPOSC_ON_ACK_SHFT 23u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_BTSYS_OSC_ON_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_BTSYS_OSC_ON_ACK_MASK 0x00400000u                // BTSYS_OSC_ON_ACK[22]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_BTSYS_OSC_ON_ACK_SHFT 22u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ZBSYS_LPOSC_ON_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ZBSYS_LPOSC_ON_ACK_MASK 0x00200000u                // ZBSYS_LPOSC_ON_ACK[21]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ZBSYS_LPOSC_ON_ACK_SHFT 21u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ZBSYS_OSC_ON_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ZBSYS_OSC_ON_ACK_MASK 0x00100000u                // ZBSYS_OSC_ON_ACK[20]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ZBSYS_OSC_ON_ACK_SHFT 20u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_FPM_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_FPM_ACK_MASK 0x00080000u                // CONN_SRCCLKENA_3_FPM_ACK[19]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_FPM_ACK_SHFT 19u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_BBLPM_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_BBLPM_ACK_MASK 0x00040000u                // CONN_SRCCLKENA_3_BBLPM_ACK[18]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_BBLPM_ACK_SHFT 18u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_FPM_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_FPM_MASK 0x00020000u                // CONN_SRCCLKENA_3_FPM[17]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_FPM_SHFT 17u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_BBLPM_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_BBLPM_MASK 0x00010000u                // CONN_SRCCLKENA_3_BBLPM[16]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_BBLPM_SHFT 16u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_FPM_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_FPM_ACK_MASK 0x00008000u                // CONN_SRCCLKENA_2_FPM_ACK[15]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_FPM_ACK_SHFT 15u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_BBLPM_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_BBLPM_ACK_MASK 0x00004000u                // CONN_SRCCLKENA_2_BBLPM_ACK[14]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_BBLPM_ACK_SHFT 14u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_FPM_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_FPM_MASK 0x00002000u                // CONN_SRCCLKENA_2_FPM[13]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_FPM_SHFT 13u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_BBLPM_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_BBLPM_MASK 0x00001000u                // CONN_SRCCLKENA_2_BBLPM[12]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_BBLPM_SHFT 12u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_FPM_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_FPM_ACK_MASK 0x00000800u                // CONN_SRCCLKENA_1_FPM_ACK[11]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_FPM_ACK_SHFT 11u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_BBLPM_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_BBLPM_ACK_MASK 0x00000400u                // CONN_SRCCLKENA_1_BBLPM_ACK[10]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_BBLPM_ACK_SHFT 10u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_FPM_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_FPM_MASK 0x00000200u                // CONN_SRCCLKENA_1_FPM[9]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_FPM_SHFT 9u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_BBLPM_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_BBLPM_MASK 0x00000100u                // CONN_SRCCLKENA_1_BBLPM[8]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_BBLPM_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_FPM_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_FPM_ACK_MASK 0x00000080u                // CONN_SRCCLKENA_0_FPM_ACK[7]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_FPM_ACK_SHFT 7u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_BBLPM_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_BBLPM_ACK_MASK 0x00000040u                // CONN_SRCCLKENA_0_BBLPM_ACK[6]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_BBLPM_ACK_SHFT 6u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_FPM_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_FPM_MASK 0x00000020u                // CONN_SRCCLKENA_0_FPM[5]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_FPM_SHFT 5u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_BBLPM_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_BBLPM_MASK 0x00000010u                // CONN_SRCCLKENA_0_BBLPM[4]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_BBLPM_SHFT 4u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_OSC_ON_D1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_OSC_ON_D1_MASK 0x00000008u                // CONN_INFRA_OSC_ON_D1[3]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_OSC_ON_D1_SHFT 3u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_WFSYS_OSC_ON_D1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_WFSYS_OSC_ON_D1_MASK 0x00000004u                // WFSYS_OSC_ON_D1[2]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_WFSYS_OSC_ON_D1_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_BTSYS_OSC_ON_D1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_BTSYS_OSC_ON_D1_MASK 0x00000002u                // BTSYS_OSC_ON_D1[1]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_BTSYS_OSC_ON_D1_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_GPSSYS_OSC_ON_D1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_GPSSYS_OSC_ON_D1_MASK 0x00000001u                // GPSSYS_OSC_ON_D1[0]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_GPSSYS_OSC_ON_D1_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_RC_CTL_1 (0x18001000 + 0x348u)---

    GPSSYS_OSC_RC_OUT_EN[0]      - (RW) gpssys osc RC control output enable
    BTSYS_OSC_RC_OUT_EN[1]       - (RW) btsys osc RC control output enable
    WFSYS_OSC_RC_OUT_EN[2]       - (RW) wfsys osc RC control output enable
    CONN_INFRA_OSC_RC_OUT_EN[3]  - (RW) conn_infra osc RC control output enable
    OSC_EN_MASK_RC_BK[8..4]      - (RW) OSC_EN_MASK_RC_BK[3]: set 1'b1 to mask "FMSYS_OSC_ON" (from conn_infra_cfg_reg)
                                     OSC_EN_MASK_RC_BK[2]: set 1'b1 to mask "GPSSYS_OSC_ON" (from gpssys)
                                     OSC_EN_MASK_RC_BK[1]: set 1'b1 to mask "BGFSYS_OSC_ON" (from bgfsys)
                                     OSC_EN_MASK_RC_BK[0]: set 1'b1 to mask "WFSYS_OSC_ON" (from wfsys)
    RC_RSV[15..9]                - (RW) reserved CR for RC_CTL
    CONN_INFRA_FORCE_VCORE_ON[16] - (RW) conn_infra_force_vcore_on
                                     1'b1: force vocre_on
    WFSYS_OSC_ON_ACK_W_RS[17]    - (RW) wfsys_osc_on_ack with conn_infra restore done
    BTSYS_OSC_ON_ACK_W_RS[18]    - (RW) bgfsys_osc_on_ack with conn_infra restore done
    GPSSYS_OSC_ON_ACK_W_RS[19]   - (RW) gpssys_osc_on_ack with conn_infra restore done
    EMI_RC_EN[20]                - (RW) conn_emi_rc_en
                                     1'b1: conn_srcclkena_rc = conn_srcclkena_emi(from conn_infra_emi_ctl)
                                     1'b0: conn_srcclkena_rc = conn_srcclkena(from conn_infra_cfg_on)
    EMI_RC_BK_EN[21]             - (RW) conn_emi_rc_bk_en
                                     1'b1: conn_srcclkena = conn_srcclkena_rc | conn_srcclkena_emi
                                     1'b0: conn_srcclkena_rc
    CR_GPSSYS_LP_OSC_RC_OUT_EN[22] - (RW)  xxx 
    CR_BTSYS_LP_OSC_RC_OUT_EN[23] - (RW)  xxx 
    CR_WFSYS_LP_OSC_RC_OUT_EN[24] - (RW)  xxx 
    CR_CONN_INFRA_LP_OSC_RC_OUT_EN[25] - (RW)  xxx 
    CR_GPSSYS_OSC_RST_B_SEL[26]  - (RW)  xxx 
    CR_BTSYS_OSC_RST_B_SEL[27]   - (RW)  xxx 
    CR_WFSYS_OSC_RST_B_SEL[28]   - (RW)  xxx 
    CR_CONN_INFRA_OSC_RST_B_SEL[29] - (RW)  xxx 
    CR_LP_OSC_LEGACY_EN[30]      - (RW)  xxx 
    CR_SW_LP_OSC_ON_ALL[31]      - (RW)  xxx 

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_SW_LP_OSC_ON_ALL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_SW_LP_OSC_ON_ALL_MASK 0x80000000u                // CR_SW_LP_OSC_ON_ALL[31]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_SW_LP_OSC_ON_ALL_SHFT 31u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_LP_OSC_LEGACY_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_LP_OSC_LEGACY_EN_MASK 0x40000000u                // CR_LP_OSC_LEGACY_EN[30]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_LP_OSC_LEGACY_EN_SHFT 30u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_CONN_INFRA_OSC_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_CONN_INFRA_OSC_RST_B_SEL_MASK 0x20000000u                // CR_CONN_INFRA_OSC_RST_B_SEL[29]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_CONN_INFRA_OSC_RST_B_SEL_SHFT 29u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_WFSYS_OSC_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_WFSYS_OSC_RST_B_SEL_MASK 0x10000000u                // CR_WFSYS_OSC_RST_B_SEL[28]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_WFSYS_OSC_RST_B_SEL_SHFT 28u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_BTSYS_OSC_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_BTSYS_OSC_RST_B_SEL_MASK 0x08000000u                // CR_BTSYS_OSC_RST_B_SEL[27]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_BTSYS_OSC_RST_B_SEL_SHFT 27u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_GPSSYS_OSC_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_GPSSYS_OSC_RST_B_SEL_MASK 0x04000000u                // CR_GPSSYS_OSC_RST_B_SEL[26]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_GPSSYS_OSC_RST_B_SEL_SHFT 26u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_CONN_INFRA_LP_OSC_RC_OUT_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_CONN_INFRA_LP_OSC_RC_OUT_EN_MASK 0x02000000u                // CR_CONN_INFRA_LP_OSC_RC_OUT_EN[25]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_CONN_INFRA_LP_OSC_RC_OUT_EN_SHFT 25u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_WFSYS_LP_OSC_RC_OUT_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_WFSYS_LP_OSC_RC_OUT_EN_MASK 0x01000000u                // CR_WFSYS_LP_OSC_RC_OUT_EN[24]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_WFSYS_LP_OSC_RC_OUT_EN_SHFT 24u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_BTSYS_LP_OSC_RC_OUT_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_BTSYS_LP_OSC_RC_OUT_EN_MASK 0x00800000u                // CR_BTSYS_LP_OSC_RC_OUT_EN[23]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_BTSYS_LP_OSC_RC_OUT_EN_SHFT 23u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_GPSSYS_LP_OSC_RC_OUT_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_GPSSYS_LP_OSC_RC_OUT_EN_MASK 0x00400000u                // CR_GPSSYS_LP_OSC_RC_OUT_EN[22]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CR_GPSSYS_LP_OSC_RC_OUT_EN_SHFT 22u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_EMI_RC_BK_EN_ADDR  CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_EMI_RC_BK_EN_MASK  0x00200000u                // EMI_RC_BK_EN[21]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_EMI_RC_BK_EN_SHFT  21u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_EMI_RC_EN_ADDR     CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_EMI_RC_EN_MASK     0x00100000u                // EMI_RC_EN[20]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_EMI_RC_EN_SHFT     20u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPSSYS_OSC_ON_ACK_W_RS_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPSSYS_OSC_ON_ACK_W_RS_MASK 0x00080000u                // GPSSYS_OSC_ON_ACK_W_RS[19]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPSSYS_OSC_ON_ACK_W_RS_SHFT 19u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BTSYS_OSC_ON_ACK_W_RS_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BTSYS_OSC_ON_ACK_W_RS_MASK 0x00040000u                // BTSYS_OSC_ON_ACK_W_RS[18]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BTSYS_OSC_ON_ACK_W_RS_SHFT 18u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WFSYS_OSC_ON_ACK_W_RS_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WFSYS_OSC_ON_ACK_W_RS_MASK 0x00020000u                // WFSYS_OSC_ON_ACK_W_RS[17]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WFSYS_OSC_ON_ACK_W_RS_SHFT 17u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CONN_INFRA_FORCE_VCORE_ON_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CONN_INFRA_FORCE_VCORE_ON_MASK 0x00010000u                // CONN_INFRA_FORCE_VCORE_ON[16]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CONN_INFRA_FORCE_VCORE_ON_SHFT 16u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_RC_RSV_ADDR        CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_RC_RSV_MASK        0x0000FE00u                // RC_RSV[15..9]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_RC_RSV_SHFT        9u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_OSC_EN_MASK_RC_BK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_OSC_EN_MASK_RC_BK_MASK 0x000001F0u                // OSC_EN_MASK_RC_BK[8..4]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_OSC_EN_MASK_RC_BK_SHFT 4u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CONN_INFRA_OSC_RC_OUT_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CONN_INFRA_OSC_RC_OUT_EN_MASK 0x00000008u                // CONN_INFRA_OSC_RC_OUT_EN[3]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CONN_INFRA_OSC_RC_OUT_EN_SHFT 3u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WFSYS_OSC_RC_OUT_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WFSYS_OSC_RC_OUT_EN_MASK 0x00000004u                // WFSYS_OSC_RC_OUT_EN[2]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WFSYS_OSC_RC_OUT_EN_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BTSYS_OSC_RC_OUT_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BTSYS_OSC_RC_OUT_EN_MASK 0x00000002u                // BTSYS_OSC_RC_OUT_EN[1]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BTSYS_OSC_RC_OUT_EN_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPSSYS_OSC_RC_OUT_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPSSYS_OSC_RC_OUT_EN_MASK 0x00000001u                // GPSSYS_OSC_RC_OUT_EN[0]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPSSYS_OSC_RC_OUT_EN_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_RC_CTL_2 (0x18001000 + 0x34Cu)---

    CR_CONN_INFRA_LP_XO_FL_RST_B_SEL[0] - (RW)  xxx 
    CR_GPSSYS_LP_XO_FL_RST_B_SEL[1] - (RW)  xxx 
    CR_BTSYS_LP_XO_FL_RST_B_SEL[2] - (RW)  xxx 
    CR_WFSYS_LP_XO_FL_RST_B_SEL[3] - (RW)  xxx 
    CR_LP_OSC_EN_REQ_SLP_CTL_MASK[4] - (RW)  xxx 
    CR_LP_OSC_EN_SLP_CTL_MASK[5] - (RW)  xxx 
    RESERVED6[15..6]             - (RO) Reserved bits
    CR_CONN_INFRA_FORCE_WAKEUP_ON[16] - (RW)  xxx 
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_CONN_INFRA_FORCE_WAKEUP_ON_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_CONN_INFRA_FORCE_WAKEUP_ON_MASK 0x00010000u                // CR_CONN_INFRA_FORCE_WAKEUP_ON[16]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_CONN_INFRA_FORCE_WAKEUP_ON_SHFT 16u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_LP_OSC_EN_SLP_CTL_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_LP_OSC_EN_SLP_CTL_MASK_MASK 0x00000020u                // CR_LP_OSC_EN_SLP_CTL_MASK[5]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_LP_OSC_EN_SLP_CTL_MASK_SHFT 5u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_LP_OSC_EN_REQ_SLP_CTL_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_LP_OSC_EN_REQ_SLP_CTL_MASK_MASK 0x00000010u                // CR_LP_OSC_EN_REQ_SLP_CTL_MASK[4]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_LP_OSC_EN_REQ_SLP_CTL_MASK_SHFT 4u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_WFSYS_LP_XO_FL_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_WFSYS_LP_XO_FL_RST_B_SEL_MASK 0x00000008u                // CR_WFSYS_LP_XO_FL_RST_B_SEL[3]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_WFSYS_LP_XO_FL_RST_B_SEL_SHFT 3u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_BTSYS_LP_XO_FL_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_BTSYS_LP_XO_FL_RST_B_SEL_MASK 0x00000004u                // CR_BTSYS_LP_XO_FL_RST_B_SEL[2]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_BTSYS_LP_XO_FL_RST_B_SEL_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_GPSSYS_LP_XO_FL_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_GPSSYS_LP_XO_FL_RST_B_SEL_MASK 0x00000002u                // CR_GPSSYS_LP_XO_FL_RST_B_SEL[1]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_GPSSYS_LP_XO_FL_RST_B_SEL_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_CONN_INFRA_LP_XO_FL_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_CONN_INFRA_LP_XO_FL_RST_B_SEL_MASK 0x00000001u                // CR_CONN_INFRA_LP_XO_FL_RST_B_SEL[0]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_CR_CONN_INFRA_LP_XO_FL_RST_B_SEL_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_ZB_CTL (0x18001000 + 0x350u)---

    CR_ZBSYS_LP_XO_FL_RST_B_SEL[0] - (RW)  xxx 
    CR_ZBSYS_LP_OSC_RST_B_SEL[1] - (RW)  xxx 
    CR_ZBSYS_XO_FL_RST_B_SEL[2]  - (RW)  xxx 
    CR_ZBSYS_OSC_ON_ACK_W_RS[3]  - (RW)  xxx 
    RESERVED4[7..4]              - (RO) Reserved bits
    CR_ZBSYS_LP_XTAL_FILTER_TIMEOUT[11..8] - (RW)  xxx 
    RESERVED12[12]               - (RO) Reserved bits
    CR_ZBSYS_XTAL_RDY_EN_MASK[13] - (RW)  xxx 
    CR_ZBSYS_OSC_ON_ACK_EN_MASK[14] - (RW)  xxx 
    RESERVED15[21..15]           - (RO) Reserved bits
    CR_ZBSYS_LP_OSC_ON_ACK_EN_MASK[22] - (RW)  xxx 
    RESERVED23[24..23]           - (RO) Reserved bits
    CR_ZBSYS_OSC_RST_B_SEL[25]   - (RW)  xxx 
    CR_ZB_OSC_ACK_BP_PWR_ACK[26] - (RW)  xxx 
    CR_ZB_OSC_ACK_BP_MEME_PON[27] - (RW)  xxx 
    CR_ZBSYS_XTAL_FILTER_TIMEOUT[31..28] - (RW)  xxx 

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_XTAL_FILTER_TIMEOUT_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_XTAL_FILTER_TIMEOUT_MASK 0xF0000000u                // CR_ZBSYS_XTAL_FILTER_TIMEOUT[31..28]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_XTAL_FILTER_TIMEOUT_SHFT 28u
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZB_OSC_ACK_BP_MEME_PON_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZB_OSC_ACK_BP_MEME_PON_MASK 0x08000000u                // CR_ZB_OSC_ACK_BP_MEME_PON[27]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZB_OSC_ACK_BP_MEME_PON_SHFT 27u
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZB_OSC_ACK_BP_PWR_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZB_OSC_ACK_BP_PWR_ACK_MASK 0x04000000u                // CR_ZB_OSC_ACK_BP_PWR_ACK[26]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZB_OSC_ACK_BP_PWR_ACK_SHFT 26u
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_OSC_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_OSC_RST_B_SEL_MASK 0x02000000u                // CR_ZBSYS_OSC_RST_B_SEL[25]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_OSC_RST_B_SEL_SHFT 25u
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_LP_OSC_ON_ACK_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_LP_OSC_ON_ACK_EN_MASK_MASK 0x00400000u                // CR_ZBSYS_LP_OSC_ON_ACK_EN_MASK[22]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_LP_OSC_ON_ACK_EN_MASK_SHFT 22u
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_OSC_ON_ACK_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_OSC_ON_ACK_EN_MASK_MASK 0x00004000u                // CR_ZBSYS_OSC_ON_ACK_EN_MASK[14]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_OSC_ON_ACK_EN_MASK_SHFT 14u
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_XTAL_RDY_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_XTAL_RDY_EN_MASK_MASK 0x00002000u                // CR_ZBSYS_XTAL_RDY_EN_MASK[13]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_XTAL_RDY_EN_MASK_SHFT 13u
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_LP_XTAL_FILTER_TIMEOUT_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_LP_XTAL_FILTER_TIMEOUT_MASK 0x00000F00u                // CR_ZBSYS_LP_XTAL_FILTER_TIMEOUT[11..8]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_LP_XTAL_FILTER_TIMEOUT_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_OSC_ON_ACK_W_RS_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_OSC_ON_ACK_W_RS_MASK 0x00000008u                // CR_ZBSYS_OSC_ON_ACK_W_RS[3]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_OSC_ON_ACK_W_RS_SHFT 3u
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_XO_FL_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_XO_FL_RST_B_SEL_MASK 0x00000004u                // CR_ZBSYS_XO_FL_RST_B_SEL[2]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_XO_FL_RST_B_SEL_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_LP_OSC_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_LP_OSC_RST_B_SEL_MASK 0x00000002u                // CR_ZBSYS_LP_OSC_RST_B_SEL[1]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_LP_OSC_RST_B_SEL_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_LP_XO_FL_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_LP_XO_FL_RST_B_SEL_MASK 0x00000001u                // CR_ZBSYS_LP_XO_FL_RST_B_SEL[0]
#define CONN_CFG_ON_CONN_INFRA_CFG_ZB_CTL_CR_ZBSYS_LP_XO_FL_RST_B_SEL_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_RC_CTL_0_GPS (0x18001000 + 0x360u)---

    SWCTL_CONN_SRCCLKENA_0[0]    - (RW) conn_srcclkena_0 control selection
                                     1'b0: hw control
                                     1'b1: sw control
    SWCTL_DA_WBG_EN_BG_0[1]      - (RW) da_wbg_en_bg_0 control selection
                                     1'b0: hw control
                                     1'b1: sw control
    SWCTL_DA_WBG_EN_XBUF_0[2]    - (RW) da_wbg_en_xbuf_0 control selection
                                     1'b0: hw control
                                     1'b1: sw control
    SWCTL_LP_OSC_RDY_0[3]        - (RW) lposc_rdy_0 control selection
                                     1'b0: hw control
                                     1'b1: sw control
    SWCTL_OSC_RDY_0[4]           - (RW) osc_rdy_0 control selection
                                     1'b0: hw control
                                     1'b1: sw control
    RC_GPS_RSV[7..5]             - (RW) reserved CR for RC_GPS
    SW_CONN_SRCCLKENA_0[8]       - (RW) sw control conn_srcclkena_0
    SW_DA_WBG_EN_BG_0[9]         - (RW) sw control da_wbg_en_bg_0
    SW_DA_WBG_EN_XBUF_0[10]      - (RW) sw control da_wbg_en_xbuf_0
    SW_LP_OSC_RDY_0[11]          - (RW) sw control lp osc_rdy_0
    SW_OSC_RDY_0[12]             - (RW) sw control osc_rdy_0
    GPS_XTAL_RDY_EN_MASK[13]     - (RW) osc_on_ack gps fake ack filter mask
                                     1'b0: osc_on_ack filter by gps fake ack filter
                                     1'b1: osc_on_ack bypass gps fake ack filter
    GPS_OSC_ON_ACK_EN_MASK[14]   - (RW) XTAL_RDY gps fake ack filter mask
                                     1'b0: XTAL_RDY filter by gps fake ack filter
                                     1'b1: XTAL_RDY bypass gps fake ack filter
    ACK_FOR_XO_STATE_MASK_0[15]  - (RW) mask conn_srcclkena_0_bblpm/fpm_ack for xo_state
                                     1'b0: check conn_srcclkena_0_bblpm/fpm_ack
                                     1'b1: mask conn_srcclkena_0_bblpm/fpm_ack
    XO_EN_0[16]                  - (RO)  xxx 
    XO_STATE_0[20..17]           - (RO)  xxx 
    HW_CONN_SRCCLKENA_0[21]      - (RO)  xxx 
    GPS_LP_OSC_ON_ACK_EN_MASK[22] - (RW) LPOSC_RDY gps fake ack filter mask
                                     1'b0: LPOSC_RDY filter by gps fake ack filter
                                     1'b1: LPOSC_RDY bypass gps fake ack filter
    HW_DA_WBG_EN_BG_0[23]        - (RO)  xxx 
    HW_DA_WBG_EN_XBUF_0[24]      - (RO)  xxx 
    HW_OSC_RDY_0[25]             - (RO)  xxx 
    GPS_OSC_ACK_BP_PWR_ACK[26]   - (RW) gpsys_osc_on_ack Flip-Flop reset bypass conn_infra_off_active
                                     1'b0:  check conn_infra_off_active
                                     1'b1: bypass conn_infra_off_active
    GPS_OSC_ACK_BP_MEM_PON[27]   - (RW) gpsys_osc_on_ack Flip-Flop reset bypass conn_infra_mem_rst_b
                                     1'b0:  check conn_infra_mem_rst_b
                                     1'b1: bypass conn_infra_mem_rst_b
    GPS_XTAL_FILTER_TIMEOUT[31..28] - (RW) gps fake ack filter timeout value

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_XTAL_FILTER_TIMEOUT_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_XTAL_FILTER_TIMEOUT_MASK 0xF0000000u                // GPS_XTAL_FILTER_TIMEOUT[31..28]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_XTAL_FILTER_TIMEOUT_SHFT 28u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_OSC_ACK_BP_MEM_PON_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_OSC_ACK_BP_MEM_PON_MASK 0x08000000u                // GPS_OSC_ACK_BP_MEM_PON[27]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_OSC_ACK_BP_MEM_PON_SHFT 27u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_OSC_ACK_BP_PWR_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_OSC_ACK_BP_PWR_ACK_MASK 0x04000000u                // GPS_OSC_ACK_BP_PWR_ACK[26]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_OSC_ACK_BP_PWR_ACK_SHFT 26u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_OSC_RDY_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_OSC_RDY_0_MASK 0x02000000u                // HW_OSC_RDY_0[25]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_OSC_RDY_0_SHFT 25u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_DA_WBG_EN_XBUF_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_DA_WBG_EN_XBUF_0_MASK 0x01000000u                // HW_DA_WBG_EN_XBUF_0[24]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_DA_WBG_EN_XBUF_0_SHFT 24u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_DA_WBG_EN_BG_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_DA_WBG_EN_BG_0_MASK 0x00800000u                // HW_DA_WBG_EN_BG_0[23]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_DA_WBG_EN_BG_0_SHFT 23u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_LP_OSC_ON_ACK_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_LP_OSC_ON_ACK_EN_MASK_MASK 0x00400000u                // GPS_LP_OSC_ON_ACK_EN_MASK[22]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_LP_OSC_ON_ACK_EN_MASK_SHFT 22u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_CONN_SRCCLKENA_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_CONN_SRCCLKENA_0_MASK 0x00200000u                // HW_CONN_SRCCLKENA_0[21]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_CONN_SRCCLKENA_0_SHFT 21u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_XO_STATE_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_XO_STATE_0_MASK 0x001E0000u                // XO_STATE_0[20..17]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_XO_STATE_0_SHFT 17u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_XO_EN_0_ADDR   CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_XO_EN_0_MASK   0x00010000u                // XO_EN_0[16]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_XO_EN_0_SHFT   16u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ACK_FOR_XO_STATE_MASK_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ACK_FOR_XO_STATE_MASK_0_MASK 0x00008000u                // ACK_FOR_XO_STATE_MASK_0[15]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ACK_FOR_XO_STATE_MASK_0_SHFT 15u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_OSC_ON_ACK_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_OSC_ON_ACK_EN_MASK_MASK 0x00004000u                // GPS_OSC_ON_ACK_EN_MASK[14]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_OSC_ON_ACK_EN_MASK_SHFT 14u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_XTAL_RDY_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_XTAL_RDY_EN_MASK_MASK 0x00002000u                // GPS_XTAL_RDY_EN_MASK[13]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_XTAL_RDY_EN_MASK_SHFT 13u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_OSC_RDY_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_OSC_RDY_0_MASK 0x00001000u                // SW_OSC_RDY_0[12]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_OSC_RDY_0_SHFT 12u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_LP_OSC_RDY_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_LP_OSC_RDY_0_MASK 0x00000800u                // SW_LP_OSC_RDY_0[11]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_LP_OSC_RDY_0_SHFT 11u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_DA_WBG_EN_XBUF_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_DA_WBG_EN_XBUF_0_MASK 0x00000400u                // SW_DA_WBG_EN_XBUF_0[10]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_DA_WBG_EN_XBUF_0_SHFT 10u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_DA_WBG_EN_BG_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_DA_WBG_EN_BG_0_MASK 0x00000200u                // SW_DA_WBG_EN_BG_0[9]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_DA_WBG_EN_BG_0_SHFT 9u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_CONN_SRCCLKENA_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_CONN_SRCCLKENA_0_MASK 0x00000100u                // SW_CONN_SRCCLKENA_0[8]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_CONN_SRCCLKENA_0_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_RC_GPS_RSV_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_RC_GPS_RSV_MASK 0x000000E0u                // RC_GPS_RSV[7..5]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_RC_GPS_RSV_SHFT 5u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_OSC_RDY_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_OSC_RDY_0_MASK 0x00000010u                // SWCTL_OSC_RDY_0[4]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_OSC_RDY_0_SHFT 4u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_LP_OSC_RDY_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_LP_OSC_RDY_0_MASK 0x00000008u                // SWCTL_LP_OSC_RDY_0[3]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_LP_OSC_RDY_0_SHFT 3u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_DA_WBG_EN_XBUF_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_DA_WBG_EN_XBUF_0_MASK 0x00000004u                // SWCTL_DA_WBG_EN_XBUF_0[2]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_DA_WBG_EN_XBUF_0_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_DA_WBG_EN_BG_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_DA_WBG_EN_BG_0_MASK 0x00000002u                // SWCTL_DA_WBG_EN_BG_0[1]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_DA_WBG_EN_BG_0_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_CONN_SRCCLKENA_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_CONN_SRCCLKENA_0_MASK 0x00000001u                // SWCTL_CONN_SRCCLKENA_0[0]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_CONN_SRCCLKENA_0_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_RC_CTL_1_GPS (0x18001000 + 0x364u)---

    XO_XTAL_RDY_STABLE_TIME_0[7..0] - (RW) xo_XTAL_RDY_stable_time_0 for conn_srcclkena_0_ack valid
    XO_INI_STABLE_TIME_0[15..8]  - (RW) xo_ini_stable_time_0 for xo_ini stable
    XO_BG_STABLE_TIME_0[23..16]  - (RW) xo_bg_stable_time_0 for xo_bg stable
    XO_XTAL_OFF_STABLE_TIME_0[31..24] - (RW) xo_xtal_off_stable_time_0 for conn_srcclkena_0_ack high to low

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_XTAL_OFF_STABLE_TIME_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_XTAL_OFF_STABLE_TIME_0_MASK 0xFF000000u                // XO_XTAL_OFF_STABLE_TIME_0[31..24]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_XTAL_OFF_STABLE_TIME_0_SHFT 24u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_BG_STABLE_TIME_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_BG_STABLE_TIME_0_MASK 0x00FF0000u                // XO_BG_STABLE_TIME_0[23..16]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_BG_STABLE_TIME_0_SHFT 16u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_INI_STABLE_TIME_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_INI_STABLE_TIME_0_MASK 0x0000FF00u                // XO_INI_STABLE_TIME_0[15..8]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_INI_STABLE_TIME_0_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_XTAL_RDY_STABLE_TIME_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_XTAL_RDY_STABLE_TIME_0_MASK 0x000000FFu                // XO_XTAL_RDY_STABLE_TIME_0[7..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_XTAL_RDY_STABLE_TIME_0_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_RC_CTL_2_GPS (0x18001000 + 0x368u)---

    CR_GPSSYS_LP_XTAL_FILTER_TIMEOUT[3..0] - (RW) gps fake ack filter timeout value
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_GPS_CR_GPSSYS_LP_XTAL_FILTER_TIMEOUT_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_GPS_CR_GPSSYS_LP_XTAL_FILTER_TIMEOUT_MASK 0x0000000Fu                // CR_GPSSYS_LP_XTAL_FILTER_TIMEOUT[3..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_GPS_CR_GPSSYS_LP_XTAL_FILTER_TIMEOUT_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_RC_CTL_0_BT (0x18001000 + 0x370u)---

    SWCTL_CONN_SRCCLKENA_1[0]    - (RW) conn_srcclkena_1 control selection
                                     1'b0: hw control
                                     1'b1: sw control
    SWCTL_DA_WBG_EN_BG_1[1]      - (RW) da_wbg_en_bg_1 control selection
                                     1'b0: hw control
                                     1'b1: sw control
    SWCTL_DA_WBG_EN_XBUF_1[2]    - (RW) da_wbg_en_xbuf_1 control selection
                                     1'b0: hw control
                                     1'b1: sw control
    SWCTL_LPOSC_RDY_1[3]         - (RW) lp_osc_rdy_1 control selection
                                     1'b0: hw control
                                     1'b1: sw control
    SWCTL_OSC_RDY_1[4]           - (RW) osc_rdy_1 control selection
                                     1'b0: hw control
                                     1'b1: sw control
    RC_BT_RSV[7..5]              - (RW) reserved CR for RC_BT
    SW_CONN_SRCCLKENA_1[8]       - (RW) sw control conn_srcclkena_1
    SW_DA_WBG_EN_BG_1[9]         - (RW) sw control da_wbg_en_bg_1
    SW_DA_WBG_EN_XBUF_1[10]      - (RW) sw control da_wbg_en_xbuf_1
    SW_LPOSC_RDY_1[11]           - (RW) sw control lp_osc_rdy_1
    SW_OSC_RDY_1[12]             - (RW) sw control osc_rdy_1
    BT_XTAL_RDY_EN_MASK[13]      - (RW) osc_on_ack bt fake ack filter mask
                                     1'b0: osc_on_ack filter by bt fake ack filter
                                     1'b1: osc_on_ack bypass bt fake ack filter
    BT_OSC_ON_ACK_EN_MASK[14]    - (RW) XTAL_RDY bt fake ack filter mask
                                     1'b0: XTAL_RDY filter by bt fake ack filter
                                     1'b1: XTAL_RDY bypass bt fake ack filter
    ACK_FOR_XO_STATE_MASK_1[15]  - (RW) mask conn_srcclkena_1_bblpm/fpm_ack for xo_state
                                     1'b0: check conn_srcclkena_1_bblpm/fpm_ack
                                     1'b1: mask conn_srcclkena_1_bblpm/fpm_ack
    XO_EN_1[16]                  - (RO)  xxx 
    XO_STATE_1[20..17]           - (RO)  xxx 
    HW_CONN_SRCCLKENA_1[21]      - (RO)  xxx 
    BT_LPOSC_ON_ACK_EN_MASK[22]  - (RW) LPOSC_RDY bt fake ack filter mask
                                     1'b0: LPOSC_RDY filter by bt fake ack filter
                                     1'b1: LPOSC_RDY bypass bt fake ack filter
    HW_DA_WBG_EN_BG_1[23]        - (RO)  xxx 
    HW_DA_WBG_EN_XBUF_1[24]      - (RO)  xxx 
    HW_OSC_RDY_1[25]             - (RO)  xxx 
    BT_OSC_ACK_BP_PWR_ACK[26]    - (RW) btsys_osc_on_ack Flip-Flop reset bypass conn_infra_off_active
                                     1'b0:  check conn_infra_off_active
                                     1'b1: bypass conn_infra_off_active
    BT_OSC_ACK_BP_MEM_PON[27]    - (RW) btsys_osc_on_ack Flip-Flop reset bypass conn_infra_mem_rst_b
                                     1'b0:  check conn_infra_mem_rst_b
                                     1'b1: bypass conn_infra_mem_rst_b
    BT_XTAL_FILTER_TIMEOUT[31..28] - (RW) bt fake ack filter timeout value

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_XTAL_FILTER_TIMEOUT_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_XTAL_FILTER_TIMEOUT_MASK 0xF0000000u                // BT_XTAL_FILTER_TIMEOUT[31..28]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_XTAL_FILTER_TIMEOUT_SHFT 28u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_OSC_ACK_BP_MEM_PON_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_OSC_ACK_BP_MEM_PON_MASK 0x08000000u                // BT_OSC_ACK_BP_MEM_PON[27]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_OSC_ACK_BP_MEM_PON_SHFT 27u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_OSC_ACK_BP_PWR_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_OSC_ACK_BP_PWR_ACK_MASK 0x04000000u                // BT_OSC_ACK_BP_PWR_ACK[26]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_OSC_ACK_BP_PWR_ACK_SHFT 26u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_OSC_RDY_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_OSC_RDY_1_MASK 0x02000000u                // HW_OSC_RDY_1[25]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_OSC_RDY_1_SHFT 25u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_DA_WBG_EN_XBUF_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_DA_WBG_EN_XBUF_1_MASK 0x01000000u                // HW_DA_WBG_EN_XBUF_1[24]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_DA_WBG_EN_XBUF_1_SHFT 24u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_DA_WBG_EN_BG_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_DA_WBG_EN_BG_1_MASK 0x00800000u                // HW_DA_WBG_EN_BG_1[23]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_DA_WBG_EN_BG_1_SHFT 23u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_LPOSC_ON_ACK_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_LPOSC_ON_ACK_EN_MASK_MASK 0x00400000u                // BT_LPOSC_ON_ACK_EN_MASK[22]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_LPOSC_ON_ACK_EN_MASK_SHFT 22u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_CONN_SRCCLKENA_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_CONN_SRCCLKENA_1_MASK 0x00200000u                // HW_CONN_SRCCLKENA_1[21]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_CONN_SRCCLKENA_1_SHFT 21u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_XO_STATE_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_XO_STATE_1_MASK 0x001E0000u                // XO_STATE_1[20..17]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_XO_STATE_1_SHFT 17u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_XO_EN_1_ADDR    CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_XO_EN_1_MASK    0x00010000u                // XO_EN_1[16]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_XO_EN_1_SHFT    16u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ACK_FOR_XO_STATE_MASK_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ACK_FOR_XO_STATE_MASK_1_MASK 0x00008000u                // ACK_FOR_XO_STATE_MASK_1[15]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ACK_FOR_XO_STATE_MASK_1_SHFT 15u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_OSC_ON_ACK_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_OSC_ON_ACK_EN_MASK_MASK 0x00004000u                // BT_OSC_ON_ACK_EN_MASK[14]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_OSC_ON_ACK_EN_MASK_SHFT 14u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_XTAL_RDY_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_XTAL_RDY_EN_MASK_MASK 0x00002000u                // BT_XTAL_RDY_EN_MASK[13]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_XTAL_RDY_EN_MASK_SHFT 13u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_OSC_RDY_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_OSC_RDY_1_MASK 0x00001000u                // SW_OSC_RDY_1[12]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_OSC_RDY_1_SHFT 12u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_LPOSC_RDY_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_LPOSC_RDY_1_MASK 0x00000800u                // SW_LPOSC_RDY_1[11]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_LPOSC_RDY_1_SHFT 11u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_DA_WBG_EN_XBUF_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_DA_WBG_EN_XBUF_1_MASK 0x00000400u                // SW_DA_WBG_EN_XBUF_1[10]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_DA_WBG_EN_XBUF_1_SHFT 10u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_DA_WBG_EN_BG_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_DA_WBG_EN_BG_1_MASK 0x00000200u                // SW_DA_WBG_EN_BG_1[9]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_DA_WBG_EN_BG_1_SHFT 9u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_CONN_SRCCLKENA_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_CONN_SRCCLKENA_1_MASK 0x00000100u                // SW_CONN_SRCCLKENA_1[8]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_CONN_SRCCLKENA_1_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_RC_BT_RSV_ADDR  CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_RC_BT_RSV_MASK  0x000000E0u                // RC_BT_RSV[7..5]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_RC_BT_RSV_SHFT  5u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_OSC_RDY_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_OSC_RDY_1_MASK 0x00000010u                // SWCTL_OSC_RDY_1[4]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_OSC_RDY_1_SHFT 4u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_LPOSC_RDY_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_LPOSC_RDY_1_MASK 0x00000008u                // SWCTL_LPOSC_RDY_1[3]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_LPOSC_RDY_1_SHFT 3u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_DA_WBG_EN_XBUF_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_DA_WBG_EN_XBUF_1_MASK 0x00000004u                // SWCTL_DA_WBG_EN_XBUF_1[2]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_DA_WBG_EN_XBUF_1_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_DA_WBG_EN_BG_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_DA_WBG_EN_BG_1_MASK 0x00000002u                // SWCTL_DA_WBG_EN_BG_1[1]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_DA_WBG_EN_BG_1_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_CONN_SRCCLKENA_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_CONN_SRCCLKENA_1_MASK 0x00000001u                // SWCTL_CONN_SRCCLKENA_1[0]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_CONN_SRCCLKENA_1_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_RC_CTL_1_BT (0x18001000 + 0x374u)---

    XO_XTAL_RDY_STABLE_TIME_1[7..0] - (RW) xo_XTAL_RDY_stable_time_1 for conn_srcclkena_1_ack valid
    XO_INI_STABLE_TIME_1[15..8]  - (RW) xo_ini_stable_time_1 for xo_ini stable
    XO_BG_STABLE_TIME_1[23..16]  - (RW) xo_bg_stable_time_1 for xo_bg stable
    XO_XTAL_OFF_STABLE_TIME_1[31..24] - (RW) xo_xtal_off_stable_time_1 for conn_srcclkena_1_ack high to low

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_XTAL_OFF_STABLE_TIME_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_XTAL_OFF_STABLE_TIME_1_MASK 0xFF000000u                // XO_XTAL_OFF_STABLE_TIME_1[31..24]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_XTAL_OFF_STABLE_TIME_1_SHFT 24u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_BG_STABLE_TIME_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_BG_STABLE_TIME_1_MASK 0x00FF0000u                // XO_BG_STABLE_TIME_1[23..16]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_BG_STABLE_TIME_1_SHFT 16u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_INI_STABLE_TIME_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_INI_STABLE_TIME_1_MASK 0x0000FF00u                // XO_INI_STABLE_TIME_1[15..8]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_INI_STABLE_TIME_1_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_XTAL_RDY_STABLE_TIME_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_XTAL_RDY_STABLE_TIME_1_MASK 0x000000FFu                // XO_XTAL_RDY_STABLE_TIME_1[7..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_XTAL_RDY_STABLE_TIME_1_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_RC_CTL_2_BT (0x18001000 + 0x378u)---

    CR_BTSYS_LP_XTAL_FILTER_TIMEOUT[3..0] - (RW) bt fake ack filter timeout value
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_BT_CR_BTSYS_LP_XTAL_FILTER_TIMEOUT_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_BT_CR_BTSYS_LP_XTAL_FILTER_TIMEOUT_MASK 0x0000000Fu                // CR_BTSYS_LP_XTAL_FILTER_TIMEOUT[3..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_BT_CR_BTSYS_LP_XTAL_FILTER_TIMEOUT_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_RC_CTL_0_WF (0x18001000 + 0x380u)---

    SWCTL_CONN_SRCCLKENA_2[0]    - (RW) conn_srcclkena_2 control selection
                                     1'b0: hw control
                                     1'b1: sw control
    SWCTL_DA_WBG_EN_BG_2[1]      - (RW) da_wbg_en_bg_2 control selection
                                     1'b0: hw control
                                     1'b1: sw control
    SWCTL_DA_WBG_EN_XBUF_2[2]    - (RW) da_wbg_en_xbuf_2 control selection
                                     1'b0: hw control
                                     1'b1: sw control
    SWCTL_LPOSC_RDY_2[3]         - (RW) lp_osc_rdy_2 control selection
                                     1'b0: hw control
                                     1'b1: sw control
    SWCTL_OSC_RDY_2[4]           - (RW) osc_rdy_2 control selection
                                     1'b0: hw control
                                     1'b1: sw control
    RC_WF_RSV[7..5]              - (RW) reserved CR for RC_WF
    SW_CONN_SRCCLKENA_2[8]       - (RW) sw control conn_srcclkena_2
    SW_DA_WBG_EN_BG_2[9]         - (RW) sw control da_wbg_en_bg_2
    SW_DA_WBG_EN_XBUF_2[10]      - (RW) sw control da_wbg_en_xbuf_2
    SW_LPOSC_RDY_2[11]           - (RW) sw control lp_osc_rdy_2
    SW_OSC_RDY_2[12]             - (RW) sw control osc_rdy_2
    WF_XTAL_RDY_EN_MASK[13]      - (RW) osc_on_ack wf fake ack filter mask
                                     1'b0: osc_on_ack filter by wf fake ack filter
                                     1'b1: osc_on_ack bypass wf fake ack filter
    WF_OSC_ON_ACK_EN_MASK[14]    - (RW) XTAL_RDY wf fake ack filter mask
                                     1'b0: XTAL_RDY filter by wf fake ack filter
                                     1'b1: XTAL_RDY bypass wf fake ack filter
    ACK_FOR_XO_STATE_MASK_2[15]  - (RW) mask conn_srcclkena_2_bblpm/fpm_ack for xo_state
                                     1'b0: check conn_srcclkena_2_bblpm/fpm_ack
                                     1'b1: mask conn_srcclkena_2_bblpm/fpm_ack
    XO_EN_2[16]                  - (RO)  xxx 
    XO_STATE_2[20..17]           - (RO)  xxx 
    HW_CONN_SRCCLKENA_2[21]      - (RO)  xxx 
    WF_LPOSC_ON_ACK_EN_MASK[22]  - (RW) LPOSC_RDY wf fake ack filter mask
                                     1'b0: LPOSC_RDY filter by wf fake ack filter
                                     1'b1: LPOSC_RDY bypass wf fake ack filter
    HW_DA_WBG_EN_BG_2[23]        - (RO)  xxx 
    HW_DA_WBG_EN_XBUF_2[24]      - (RO)  xxx 
    HW_OSC_RDY_2[25]             - (RO)  xxx 
    WF_OSC_ACK_BP_PWR_ACK[26]    - (RW) wfsys_osc_on_ack Flip-Flop reset bypass conn_infra_off_active
                                     1'b0:  check conn_infra_off_active
                                     1'b1: bypass conn_infra_off_active
    WF_OSC_ACK_BP_MEM_PON[27]    - (RW) wfsys_osc_on_ack Flip-Flop reset bypass conn_infra_mem_rst_b
                                     1'b0:  check conn_infra_mem_rst_b
                                     1'b1: bypass conn_infra_mem_rst_b
    WF_XTAL_FILTER_TIMEOUT[31..28] - (RW) wf fake ack filter timeout value

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_XTAL_FILTER_TIMEOUT_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_XTAL_FILTER_TIMEOUT_MASK 0xF0000000u                // WF_XTAL_FILTER_TIMEOUT[31..28]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_XTAL_FILTER_TIMEOUT_SHFT 28u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_OSC_ACK_BP_MEM_PON_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_OSC_ACK_BP_MEM_PON_MASK 0x08000000u                // WF_OSC_ACK_BP_MEM_PON[27]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_OSC_ACK_BP_MEM_PON_SHFT 27u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_OSC_ACK_BP_PWR_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_OSC_ACK_BP_PWR_ACK_MASK 0x04000000u                // WF_OSC_ACK_BP_PWR_ACK[26]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_OSC_ACK_BP_PWR_ACK_SHFT 26u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_OSC_RDY_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_OSC_RDY_2_MASK 0x02000000u                // HW_OSC_RDY_2[25]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_OSC_RDY_2_SHFT 25u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_DA_WBG_EN_XBUF_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_DA_WBG_EN_XBUF_2_MASK 0x01000000u                // HW_DA_WBG_EN_XBUF_2[24]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_DA_WBG_EN_XBUF_2_SHFT 24u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_DA_WBG_EN_BG_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_DA_WBG_EN_BG_2_MASK 0x00800000u                // HW_DA_WBG_EN_BG_2[23]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_DA_WBG_EN_BG_2_SHFT 23u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_LPOSC_ON_ACK_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_LPOSC_ON_ACK_EN_MASK_MASK 0x00400000u                // WF_LPOSC_ON_ACK_EN_MASK[22]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_LPOSC_ON_ACK_EN_MASK_SHFT 22u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_CONN_SRCCLKENA_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_CONN_SRCCLKENA_2_MASK 0x00200000u                // HW_CONN_SRCCLKENA_2[21]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_CONN_SRCCLKENA_2_SHFT 21u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_XO_STATE_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_XO_STATE_2_MASK 0x001E0000u                // XO_STATE_2[20..17]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_XO_STATE_2_SHFT 17u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_XO_EN_2_ADDR    CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_XO_EN_2_MASK    0x00010000u                // XO_EN_2[16]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_XO_EN_2_SHFT    16u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ACK_FOR_XO_STATE_MASK_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ACK_FOR_XO_STATE_MASK_2_MASK 0x00008000u                // ACK_FOR_XO_STATE_MASK_2[15]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ACK_FOR_XO_STATE_MASK_2_SHFT 15u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_OSC_ON_ACK_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_OSC_ON_ACK_EN_MASK_MASK 0x00004000u                // WF_OSC_ON_ACK_EN_MASK[14]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_OSC_ON_ACK_EN_MASK_SHFT 14u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_XTAL_RDY_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_XTAL_RDY_EN_MASK_MASK 0x00002000u                // WF_XTAL_RDY_EN_MASK[13]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_XTAL_RDY_EN_MASK_SHFT 13u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_OSC_RDY_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_OSC_RDY_2_MASK 0x00001000u                // SW_OSC_RDY_2[12]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_OSC_RDY_2_SHFT 12u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_LPOSC_RDY_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_LPOSC_RDY_2_MASK 0x00000800u                // SW_LPOSC_RDY_2[11]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_LPOSC_RDY_2_SHFT 11u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_DA_WBG_EN_XBUF_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_DA_WBG_EN_XBUF_2_MASK 0x00000400u                // SW_DA_WBG_EN_XBUF_2[10]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_DA_WBG_EN_XBUF_2_SHFT 10u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_DA_WBG_EN_BG_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_DA_WBG_EN_BG_2_MASK 0x00000200u                // SW_DA_WBG_EN_BG_2[9]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_DA_WBG_EN_BG_2_SHFT 9u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_CONN_SRCCLKENA_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_CONN_SRCCLKENA_2_MASK 0x00000100u                // SW_CONN_SRCCLKENA_2[8]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_CONN_SRCCLKENA_2_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_RC_WF_RSV_ADDR  CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_RC_WF_RSV_MASK  0x000000E0u                // RC_WF_RSV[7..5]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_RC_WF_RSV_SHFT  5u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_OSC_RDY_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_OSC_RDY_2_MASK 0x00000010u                // SWCTL_OSC_RDY_2[4]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_OSC_RDY_2_SHFT 4u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_LPOSC_RDY_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_LPOSC_RDY_2_MASK 0x00000008u                // SWCTL_LPOSC_RDY_2[3]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_LPOSC_RDY_2_SHFT 3u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_DA_WBG_EN_XBUF_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_DA_WBG_EN_XBUF_2_MASK 0x00000004u                // SWCTL_DA_WBG_EN_XBUF_2[2]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_DA_WBG_EN_XBUF_2_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_DA_WBG_EN_BG_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_DA_WBG_EN_BG_2_MASK 0x00000002u                // SWCTL_DA_WBG_EN_BG_2[1]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_DA_WBG_EN_BG_2_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_CONN_SRCCLKENA_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_CONN_SRCCLKENA_2_MASK 0x00000001u                // SWCTL_CONN_SRCCLKENA_2[0]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_CONN_SRCCLKENA_2_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_RC_CTL_1_WF (0x18001000 + 0x384u)---

    XO_XTAL_RDY_STABLE_TIME_2[7..0] - (RW) xo_XTAL_RDY_stable_time_2 for conn_srcclkena_2_ack valid
    XO_INI_STABLE_TIME_2[15..8]  - (RW) xo_ini_stable_time_2 for xo_ini stable
    XO_BG_STABLE_TIME_2[23..16]  - (RW) xo_bg_stable_time_2 for xo_bg stable
    XO_XTAL_OFF_STABLE_TIME_2[31..24] - (RW) xo_xtal_off_stable_time_2 for conn_srcclkena_2_ack high to low

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_XTAL_OFF_STABLE_TIME_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_XTAL_OFF_STABLE_TIME_2_MASK 0xFF000000u                // XO_XTAL_OFF_STABLE_TIME_2[31..24]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_XTAL_OFF_STABLE_TIME_2_SHFT 24u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_BG_STABLE_TIME_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_BG_STABLE_TIME_2_MASK 0x00FF0000u                // XO_BG_STABLE_TIME_2[23..16]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_BG_STABLE_TIME_2_SHFT 16u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_INI_STABLE_TIME_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_INI_STABLE_TIME_2_MASK 0x0000FF00u                // XO_INI_STABLE_TIME_2[15..8]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_INI_STABLE_TIME_2_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_XTAL_RDY_STABLE_TIME_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_XTAL_RDY_STABLE_TIME_2_MASK 0x000000FFu                // XO_XTAL_RDY_STABLE_TIME_2[7..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_XTAL_RDY_STABLE_TIME_2_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_RC_CTL_2_WF (0x18001000 + 0x388u)---

    CR_WFSYS_LP_XTAL_FILTER_TIMEOUT[3..0] - (RW) wf fake ack filter timeout value
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_WF_CR_WFSYS_LP_XTAL_FILTER_TIMEOUT_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_WF_CR_WFSYS_LP_XTAL_FILTER_TIMEOUT_MASK 0x0000000Fu                // CR_WFSYS_LP_XTAL_FILTER_TIMEOUT[3..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_2_WF_CR_WFSYS_LP_XTAL_FILTER_TIMEOUT_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_RC_CTL_0_TOP (0x18001000 + 0x390u)---

    SWCTL_CONN_SRCCLKENA_3[0]    - (RW) conn_srcclkena_3 control selection
                                     1'b0: hw control
                                     1'b1: sw control
    SWCTL_DA_WBG_EN_BG_3[1]      - (RW) da_wbg_en_bg_3 control selection
                                     1'b0: hw control
                                     1'b1: sw control
    SWCTL_DA_WBG_EN_XBUF_3[2]    - (RW) da_wbg_en_xbuf_3 control selection
                                     1'b0: hw control
                                     1'b1: sw control
    SWCTL_LPOSC_RDY_3[3]         - (RW) lp_osc_rdy_3 control selection
                                     1'b0: hw control
                                     1'b1: sw control
    SWCTL_OSC_RDY_3[4]           - (RW) osc_rdy_3 control selection
                                     1'b0: hw control
                                     1'b1: sw control
    RC_TOP_RSV[7..5]             - (RW) reserved CR for RC_TOP
    SW_CONN_SRCCLKENA_3[8]       - (RW) sw control conn_srcclkena_3
    SW_DA_WBG_EN_BG_3[9]         - (RW) sw control da_wbg_en_bg_3
    SW_DA_WBG_EN_XBUF_3[10]      - (RW) sw control da_wbg_en_xbuf_3
    SW_LPOSC_RDY_3[11]           - (RW) sw control lp_osc_rdy_3
    SW_OSC_RDY_3[12]             - (RW) sw control osc_rdy_3
    TOP_XTAL_RDY_EN_MASK[13]     - (RW) osc_on_ack conn_infra fake ack filter mask
                                     1'b0: osc_on_ack filter by conn_infra fake ack filter
                                     1'b1: osc_on_ack bypass conn_infra fake ack filter
    TOP_OSC_ON_ACK_EN_MASK[14]   - (RW) XTAL_RDY conn_infra fake ack filter mask
                                     1'b0: XTAL_RDY filter by conn_infra fake ack filter
                                     1'b1: XTAL_RDY bypass conn_infra fake ack filter
    ACK_FOR_XO_STATE_MASK_3[15]  - (RW) mask conn_srcclkena_3_bblpm/fpm_ack for xo_state
                                     1'b0: check conn_srcclkena_3_bblpm/fpm_ack
                                     1'b1: mask conn_srcclkena_3_bblpm/fpm_ack
    XO_EN_3[16]                  - (RO)  xxx 
    XO_STATE_3[20..17]           - (RO)  xxx 
    HW_CONN_SRCCLKENA_3[21]      - (RO)  xxx 
    TOP_LPOSC_ON_ACK_EN_MASK[22] - (RW) LPOSC_RDY conn_infra fake ack filter mask
                                     1'b0: LPOSC_RDY filter by conn_infra fake ack filter
                                     1'b1: LPOSC_RDY bypass conn_infra fake ack filter
    HW_DA_WBG_EN_BG_3[23]        - (RO)  xxx 
    HW_DA_WBG_EN_XBUF_3[24]      - (RO)  xxx 
    HW_OSC_RDY_3[25]             - (RO)  xxx 
    TOP_OSC_ACK_BP_PWR_ACK[26]   - (RW) conn_infra_osc_on_ack Flip-Flop reset bypass conn_infra_off_active
                                     1'b0:  check conn_infra_off_active
                                     1'b1: bypass conn_infra_off_active
    TOP_OSC_ACK_BP_MEM_PON[27]   - (RW) conn_infra_osc_on_ack Flip-Flop reset bypass conn_infra_mem_rst_b
                                     1'b0:  check conn_infra_mem_rst_b
                                     1'b1: bypass conn_infra_mem_rst_b
    TOP_XTAL_FILTER_TIMEOUT[31..28] - (RW) conn_infra fake ack filter timeout value

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_XTAL_FILTER_TIMEOUT_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_XTAL_FILTER_TIMEOUT_MASK 0xF0000000u                // TOP_XTAL_FILTER_TIMEOUT[31..28]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_XTAL_FILTER_TIMEOUT_SHFT 28u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_OSC_ACK_BP_MEM_PON_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_OSC_ACK_BP_MEM_PON_MASK 0x08000000u                // TOP_OSC_ACK_BP_MEM_PON[27]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_OSC_ACK_BP_MEM_PON_SHFT 27u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_OSC_ACK_BP_PWR_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_OSC_ACK_BP_PWR_ACK_MASK 0x04000000u                // TOP_OSC_ACK_BP_PWR_ACK[26]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_OSC_ACK_BP_PWR_ACK_SHFT 26u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_OSC_RDY_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_OSC_RDY_3_MASK 0x02000000u                // HW_OSC_RDY_3[25]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_OSC_RDY_3_SHFT 25u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_DA_WBG_EN_XBUF_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_DA_WBG_EN_XBUF_3_MASK 0x01000000u                // HW_DA_WBG_EN_XBUF_3[24]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_DA_WBG_EN_XBUF_3_SHFT 24u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_DA_WBG_EN_BG_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_DA_WBG_EN_BG_3_MASK 0x00800000u                // HW_DA_WBG_EN_BG_3[23]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_DA_WBG_EN_BG_3_SHFT 23u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_LPOSC_ON_ACK_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_LPOSC_ON_ACK_EN_MASK_MASK 0x00400000u                // TOP_LPOSC_ON_ACK_EN_MASK[22]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_LPOSC_ON_ACK_EN_MASK_SHFT 22u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_CONN_SRCCLKENA_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_CONN_SRCCLKENA_3_MASK 0x00200000u                // HW_CONN_SRCCLKENA_3[21]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_CONN_SRCCLKENA_3_SHFT 21u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_XO_STATE_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_XO_STATE_3_MASK 0x001E0000u                // XO_STATE_3[20..17]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_XO_STATE_3_SHFT 17u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_XO_EN_3_ADDR   CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_XO_EN_3_MASK   0x00010000u                // XO_EN_3[16]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_XO_EN_3_SHFT   16u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ACK_FOR_XO_STATE_MASK_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ACK_FOR_XO_STATE_MASK_3_MASK 0x00008000u                // ACK_FOR_XO_STATE_MASK_3[15]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ACK_FOR_XO_STATE_MASK_3_SHFT 15u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_OSC_ON_ACK_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_OSC_ON_ACK_EN_MASK_MASK 0x00004000u                // TOP_OSC_ON_ACK_EN_MASK[14]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_OSC_ON_ACK_EN_MASK_SHFT 14u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_XTAL_RDY_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_XTAL_RDY_EN_MASK_MASK 0x00002000u                // TOP_XTAL_RDY_EN_MASK[13]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_XTAL_RDY_EN_MASK_SHFT 13u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_OSC_RDY_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_OSC_RDY_3_MASK 0x00001000u                // SW_OSC_RDY_3[12]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_OSC_RDY_3_SHFT 12u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_LPOSC_RDY_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_LPOSC_RDY_3_MASK 0x00000800u                // SW_LPOSC_RDY_3[11]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_LPOSC_RDY_3_SHFT 11u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_DA_WBG_EN_XBUF_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_DA_WBG_EN_XBUF_3_MASK 0x00000400u                // SW_DA_WBG_EN_XBUF_3[10]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_DA_WBG_EN_XBUF_3_SHFT 10u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_DA_WBG_EN_BG_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_DA_WBG_EN_BG_3_MASK 0x00000200u                // SW_DA_WBG_EN_BG_3[9]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_DA_WBG_EN_BG_3_SHFT 9u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_CONN_SRCCLKENA_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_CONN_SRCCLKENA_3_MASK 0x00000100u                // SW_CONN_SRCCLKENA_3[8]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_CONN_SRCCLKENA_3_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_RC_TOP_RSV_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_RC_TOP_RSV_MASK 0x000000E0u                // RC_TOP_RSV[7..5]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_RC_TOP_RSV_SHFT 5u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_OSC_RDY_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_OSC_RDY_3_MASK 0x00000010u                // SWCTL_OSC_RDY_3[4]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_OSC_RDY_3_SHFT 4u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_LPOSC_RDY_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_LPOSC_RDY_3_MASK 0x00000008u                // SWCTL_LPOSC_RDY_3[3]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_LPOSC_RDY_3_SHFT 3u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_DA_WBG_EN_XBUF_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_DA_WBG_EN_XBUF_3_MASK 0x00000004u                // SWCTL_DA_WBG_EN_XBUF_3[2]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_DA_WBG_EN_XBUF_3_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_DA_WBG_EN_BG_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_DA_WBG_EN_BG_3_MASK 0x00000002u                // SWCTL_DA_WBG_EN_BG_3[1]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_DA_WBG_EN_BG_3_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_CONN_SRCCLKENA_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_CONN_SRCCLKENA_3_MASK 0x00000001u                // SWCTL_CONN_SRCCLKENA_3[0]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_CONN_SRCCLKENA_3_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_RC_CTL_1_TOP (0x18001000 + 0x394u)---

    XO_XTAL_RDY_STABLE_TIME_3[7..0] - (RW) xo_XTAL_RDY_stable_time_3 for conn_srcclkena_3_ack valid
    XO_INI_STABLE_TIME_3[15..8]  - (RW) xo_ini_stable_time_3 for xo_ini stable
    XO_BG_STABLE_TIME_3[23..16]  - (RW) xo_bg_stable_time_3 for xo_bg stable
    XO_XTAL_OFF_STABLE_TIME_3[31..24] - (RW) xo_xtal_off_stable_time_3 for conn_srcclkena_3_ack high to low

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_XTAL_OFF_STABLE_TIME_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_XTAL_OFF_STABLE_TIME_3_MASK 0xFF000000u                // XO_XTAL_OFF_STABLE_TIME_3[31..24]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_XTAL_OFF_STABLE_TIME_3_SHFT 24u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_BG_STABLE_TIME_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_BG_STABLE_TIME_3_MASK 0x00FF0000u                // XO_BG_STABLE_TIME_3[23..16]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_BG_STABLE_TIME_3_SHFT 16u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_INI_STABLE_TIME_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_INI_STABLE_TIME_3_MASK 0x0000FF00u                // XO_INI_STABLE_TIME_3[15..8]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_INI_STABLE_TIME_3_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_XTAL_RDY_STABLE_TIME_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_XTAL_RDY_STABLE_TIME_3_MASK 0x000000FFu                // XO_XTAL_RDY_STABLE_TIME_3[7..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_XTAL_RDY_STABLE_TIME_3_SHFT 0u

/* =====================================================================================

  ---EMI_CTL_0 (0x18001000 + 0x3A0u)---

    CONN_AP_BUS_REQ_SW_MODE[0]   - (RW) conn_ap_bus_req sw mode
                                     1'b1: sw mode
                                     1'b0: hw mode
    CONN_APSRC_REQ_SW_MODE[1]    - (RW) conn_apsrc_req sw mode
                                     1'b1: sw mode
                                     1'b0: hw mode
    CONN_DDR_EN_SW_MODE[2]       - (RW) conn_ddr_en sw mode
                                     1'b1: sw mode
                                     1'b0: hw mode
    RESERVED3[3]                 - (RO) Reserved bits
    SW_CONN_AP_BUS_REQ[4]        - (RW) conn_ap_bus_req sw control
    SW_CONN_APSRC_REQ[5]         - (RW) conn_apsrc_req sw control
    SW_CONN_DDR_EN[6]            - (RW) conn_ddr_en sw control
    RESERVED7[7]                 - (RO) Reserved bits
    EMI_CTL_SLPPROT_DIS[8]       - (RW) disable slpprot control for emi_ctl
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_EMI_CTL_0_EMI_CTL_SLPPROT_DIS_ADDR         CONN_CFG_ON_EMI_CTL_0_ADDR
#define CONN_CFG_ON_EMI_CTL_0_EMI_CTL_SLPPROT_DIS_MASK         0x00000100u                // EMI_CTL_SLPPROT_DIS[8]
#define CONN_CFG_ON_EMI_CTL_0_EMI_CTL_SLPPROT_DIS_SHFT         8u
#define CONN_CFG_ON_EMI_CTL_0_SW_CONN_DDR_EN_ADDR              CONN_CFG_ON_EMI_CTL_0_ADDR
#define CONN_CFG_ON_EMI_CTL_0_SW_CONN_DDR_EN_MASK              0x00000040u                // SW_CONN_DDR_EN[6]
#define CONN_CFG_ON_EMI_CTL_0_SW_CONN_DDR_EN_SHFT              6u
#define CONN_CFG_ON_EMI_CTL_0_SW_CONN_APSRC_REQ_ADDR           CONN_CFG_ON_EMI_CTL_0_ADDR
#define CONN_CFG_ON_EMI_CTL_0_SW_CONN_APSRC_REQ_MASK           0x00000020u                // SW_CONN_APSRC_REQ[5]
#define CONN_CFG_ON_EMI_CTL_0_SW_CONN_APSRC_REQ_SHFT           5u
#define CONN_CFG_ON_EMI_CTL_0_SW_CONN_AP_BUS_REQ_ADDR          CONN_CFG_ON_EMI_CTL_0_ADDR
#define CONN_CFG_ON_EMI_CTL_0_SW_CONN_AP_BUS_REQ_MASK          0x00000010u                // SW_CONN_AP_BUS_REQ[4]
#define CONN_CFG_ON_EMI_CTL_0_SW_CONN_AP_BUS_REQ_SHFT          4u
#define CONN_CFG_ON_EMI_CTL_0_CONN_DDR_EN_SW_MODE_ADDR         CONN_CFG_ON_EMI_CTL_0_ADDR
#define CONN_CFG_ON_EMI_CTL_0_CONN_DDR_EN_SW_MODE_MASK         0x00000004u                // CONN_DDR_EN_SW_MODE[2]
#define CONN_CFG_ON_EMI_CTL_0_CONN_DDR_EN_SW_MODE_SHFT         2u
#define CONN_CFG_ON_EMI_CTL_0_CONN_APSRC_REQ_SW_MODE_ADDR      CONN_CFG_ON_EMI_CTL_0_ADDR
#define CONN_CFG_ON_EMI_CTL_0_CONN_APSRC_REQ_SW_MODE_MASK      0x00000002u                // CONN_APSRC_REQ_SW_MODE[1]
#define CONN_CFG_ON_EMI_CTL_0_CONN_APSRC_REQ_SW_MODE_SHFT      1u
#define CONN_CFG_ON_EMI_CTL_0_CONN_AP_BUS_REQ_SW_MODE_ADDR     CONN_CFG_ON_EMI_CTL_0_ADDR
#define CONN_CFG_ON_EMI_CTL_0_CONN_AP_BUS_REQ_SW_MODE_MASK     0x00000001u                // CONN_AP_BUS_REQ_SW_MODE[0]
#define CONN_CFG_ON_EMI_CTL_0_CONN_AP_BUS_REQ_SW_MODE_SHFT     0u

/* =====================================================================================

  ---RF_LDO_CTRL_0 (0x18001000 + 0x3B0u)---

    SW_RF_LDO_RDY_0[0]           - (RW) rf_ldo_rdy_0 sw control
                                     1'b0: rf_ldo_rdy_0 = 1'b0
                                     1'b1: rf_ldo_rdy_0 =1'b1
    SW_VSRC_REQ_0[1]             - (RW) conn_vsrc_req_0 sw control
                                     1'b0: conn_vsrc_req_0 = 1'b0
                                     1'b1: conn_vsrc_req_0 =1'b1
    SWCTL_RF_LDO_RDY_0[2]        - (RW) sw control rf_ldo_rdy_0
                                     1'b0: control by hw
                                     1'b1: control by CR
    SWCTL_VSRC_REQ_0[3]          - (RW) sw control conn_vsrc_req_0
                                     1'b0: control by hw
                                     1'b1: control by CR
    CR_ACK_LDO_STATE_MASK_0[4]   - (RW) mask conn_vsrc_req_ack_0 for rf ldo control FSM
    RESERVED5[7..5]              - (RO) Reserved bits
    SW_RF_LDO_RDY_1[8]           - (RW) rf_ldo_rdy_1 sw control
                                     1'b0: rf_ldo_rdy_1 = 1'b0
                                     1'b1: rf_ldo_rdy_1 =1'b1
    SW_VSRC_REQ_1[9]             - (RW) conn_vsrc_req_1 sw control
                                     1'b0: conn_vsrc_req_1 = 1'b0
                                     1'b1: conn_vsrc_req_1 =1'b1
    SWCTL_RF_LDO_RDY_1[10]       - (RW) sw control rf_ldo_rdy_1
                                     1'b0: control by hw
                                     1'b1: control by CR
    SWCTL_VSRC_REQ_1[11]         - (RW) sw control conn_vsrc_req_1
                                     1'b0: control by hw
                                     1'b1: control by CR
    CR_ACK_LDO_STATE_MASK_1[12]  - (RW) mask conn_vsrc_req_ack_1 for rf ldo control FSM
    RESERVED13[15..13]           - (RO) Reserved bits
    SW_RF_LDO_RDY_2[16]          - (RW) rf_ldo_rdy_2 sw control
                                     1'b0: rf_ldo_rdy_2 = 1'b0
                                     1'b1: rf_ldo_rdy_2 =1'b1
    SW_VSRC_REQ_2[17]            - (RW) conn_vsrc_req_2 sw control
                                     1'b0: conn_vsrc_req_2 = 1'b0
                                     1'b1: conn_vsrc_req_2 =1'b1
    SWCTL_RF_LDO_RDY_2[18]       - (RW) sw control rf_ldo_rdy_2
                                     1'b0: control by hw
                                     1'b1: control by CR
    SWCTL_VSRC_REQ_2[19]         - (RW) sw control conn_vsrc_req_2
                                     1'b0: control by hw
                                     1'b1: control by CR
    CR_ACK_LDO_STATE_MASK_2[20]  - (RW) mask conn_vsrc_req_ack_2 for rf ldo control FSM
    RESERVED21[23..21]           - (RO) Reserved bits
    SW_RF_LDO_RDY_3[24]          - (RW) rf_ldo_rdy_3 sw control
                                     1'b0: rf_ldo_rdy_3 = 1'b0
                                     1'b1: rf_ldo_rdy_3 =1'b1
    SW_VSRC_REQ_3[25]            - (RW) conn_vsrc_req_3 sw control
                                     1'b0: conn_vsrc_req_3 = 1'b0
                                     1'b1: conn_vsrc_req_3 =1'b1
    SWCTL_RF_LDO_RDY_3[26]       - (RW) sw control rf_ldo_rdy_3
                                     1'b0: control by hw
                                     1'b1: control by CR
    SWCTL_VSRC_REQ_3[27]         - (RW) sw control conn_vsrc_req_3
                                     1'b0: control by hw
                                     1'b1: control by CR
    CR_ACK_LDO_STATE_MASK_3[28]  - (RW) mask conn_vsrc_req_ack_3 for rf ldo control FSM
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_3_ADDR CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_3_MASK 0x10000000u                // CR_ACK_LDO_STATE_MASK_3[28]
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_3_SHFT 28u
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_3_ADDR        CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_3_MASK        0x08000000u                // SWCTL_VSRC_REQ_3[27]
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_3_SHFT        27u
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_3_ADDR      CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_3_MASK      0x04000000u                // SWCTL_RF_LDO_RDY_3[26]
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_3_SHFT      26u
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_3_ADDR           CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_3_MASK           0x02000000u                // SW_VSRC_REQ_3[25]
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_3_SHFT           25u
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_3_ADDR         CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_3_MASK         0x01000000u                // SW_RF_LDO_RDY_3[24]
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_3_SHFT         24u
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_2_ADDR CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_2_MASK 0x00100000u                // CR_ACK_LDO_STATE_MASK_2[20]
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_2_SHFT 20u
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_2_ADDR        CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_2_MASK        0x00080000u                // SWCTL_VSRC_REQ_2[19]
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_2_SHFT        19u
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_2_ADDR      CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_2_MASK      0x00040000u                // SWCTL_RF_LDO_RDY_2[18]
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_2_SHFT      18u
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_2_ADDR           CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_2_MASK           0x00020000u                // SW_VSRC_REQ_2[17]
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_2_SHFT           17u
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_2_ADDR         CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_2_MASK         0x00010000u                // SW_RF_LDO_RDY_2[16]
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_2_SHFT         16u
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_1_ADDR CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_1_MASK 0x00001000u                // CR_ACK_LDO_STATE_MASK_1[12]
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_1_SHFT 12u
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_1_ADDR        CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_1_MASK        0x00000800u                // SWCTL_VSRC_REQ_1[11]
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_1_SHFT        11u
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_1_ADDR      CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_1_MASK      0x00000400u                // SWCTL_RF_LDO_RDY_1[10]
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_1_SHFT      10u
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_1_ADDR           CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_1_MASK           0x00000200u                // SW_VSRC_REQ_1[9]
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_1_SHFT           9u
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_1_ADDR         CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_1_MASK         0x00000100u                // SW_RF_LDO_RDY_1[8]
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_1_SHFT         8u
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_0_ADDR CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_0_MASK 0x00000010u                // CR_ACK_LDO_STATE_MASK_0[4]
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_0_SHFT 4u
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_0_ADDR        CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_0_MASK        0x00000008u                // SWCTL_VSRC_REQ_0[3]
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_0_SHFT        3u
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_0_ADDR      CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_0_MASK      0x00000004u                // SWCTL_RF_LDO_RDY_0[2]
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_0_SHFT      2u
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_0_ADDR           CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_0_MASK           0x00000002u                // SW_VSRC_REQ_0[1]
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_0_SHFT           1u
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_0_ADDR         CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_0_MASK         0x00000001u                // SW_RF_LDO_RDY_0[0]
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_0_SHFT         0u

/* =====================================================================================

  ---RF_LDO_CTRL_1 (0x18001000 + 0x3B4u)---

    RF_LDO_EN_MASK_0[0]          - (RW) RF LDO enable mask for VCN13
                                     [0]: top rf_ldo_en
    RESERVED1[3..1]              - (RO) Reserved bits
    RF_LDO_EN_MASK_1[4]          - (RW) RF LDO enable mask for VCN15/18
                                     [0]: top rf_ldo_en
    RESERVED5[7..5]              - (RO) Reserved bits
    RF_LDO_EN_MASK_2[12..8]      - (RW) RF LDO enable mask for VCN33_1
                                     [2]: btsys_rf_ldo_en
                                     [1]: bn1 wfsys rf_ldo_en
                                     [0]: bn0 wfsys rf_ldo_en
    RF_LDO_EN_MASK_3[17..13]     - (RW) RF LDO enable mask for VCN33_2
                                     [2]: btsys_rf_ldo_en
                                     [1]: bn1 wfsys rf_ldo_en
                                     [0]: bn0 wfsys rf_ldo_en
    RESERVED18[31..18]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_3_ADDR        CONN_CFG_ON_RF_LDO_CTRL_1_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_3_MASK        0x0003E000u                // RF_LDO_EN_MASK_3[17..13]
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_3_SHFT        13u
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_2_ADDR        CONN_CFG_ON_RF_LDO_CTRL_1_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_2_MASK        0x00001F00u                // RF_LDO_EN_MASK_2[12..8]
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_2_SHFT        8u
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_1_ADDR        CONN_CFG_ON_RF_LDO_CTRL_1_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_1_MASK        0x00000010u                // RF_LDO_EN_MASK_1[4]
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_1_SHFT        4u
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_0_ADDR        CONN_CFG_ON_RF_LDO_CTRL_1_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_0_MASK        0x00000001u                // RF_LDO_EN_MASK_0[0]
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_0_SHFT        0u

/* =====================================================================================

  ---RF_LDO_STATUS (0x18001000 + 0x3B8u)---

    HW_RF_LDO_RDY_0[0]           - (RO) hw_rf_ldo_rdy_0
    HW_CONN_VSRC_REQ_0[1]        - (RO) hw_conn_vsrc_req_0
    LDO_STATE_0[3..2]            - (RO) rf ldo_0 state
    CONN_VSRC_REQ_ACK_0[4]       - (RO) conn_vsrc_req_ack_0
    CONN_VSRC_REQ_0[5]           - (RO) conn_vsrc_req_0
    RF_LDO_RDY_0[6]              - (RO) rf ldo ready_0
    RF_LDO_EN_0[7]               - (RO) rf ldo_0 enable
    HW_RF_LDO_RDY_1[8]           - (RO) hw_rf_ldo_rdy_1
    HW_CONN_VSRC_REQ_1[9]        - (RO) hw_conn_vsrc_req_1
    LDO_STATE_1[11..10]          - (RO) rf ldo_1 state
    CONN_VSRC_REQ_ACK_1[12]      - (RO) conn_vsrc_req_ack_1
    CONN_VSRC_REQ_1[13]          - (RO) conn_vsrc_req_1
    RF_LDO_RDY_1[14]             - (RO) rf ldo ready_1
    RF_LDO_EN_1[15]              - (RO) rf ldo_1 enable
    HW_RF_LDO_RDY_2[16]          - (RO) hw_rf_ldo_rdy_2
    HW_CONN_VSRC_REQ_2[17]       - (RO) hw_conn_vsrc_req_2
    LDO_STATE_2[19..18]          - (RO) rf ldo_2 state
    CONN_VSRC_REQ_ACK_2[20]      - (RO) conn_vsrc_req_ack_2
    CONN_VSRC_REQ_2[21]          - (RO) conn_vsrc_req_2
    RF_LDO_RDY_2[22]             - (RO) rf ldo ready_2
    RF_LDO_EN_2[23]              - (RO) rf ldo_2 enable
    HW_RF_LDO_RDY_3[24]          - (RO) hw_rf_ldo_rdy_3
    HW_CONN_VSRC_REQ_3[25]       - (RO) hw_conn_vsrc_req_3
    LDO_STATE_3[27..26]          - (RO) rf ldo_3 state
    CONN_VSRC_REQ_ACK_3[28]      - (RO) conn_vsrc_req_ack_3
    CONN_VSRC_REQ_3[29]          - (RO) conn_vsrc_req_3
    RF_LDO_RDY_3[30]             - (RO) rf ldo ready_3
    RF_LDO_EN_3[31]              - (RO) rf ldo_3 enable

 =====================================================================================*/
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_3_ADDR             CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_3_MASK             0x80000000u                // RF_LDO_EN_3[31]
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_3_SHFT             31u
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_3_ADDR            CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_3_MASK            0x40000000u                // RF_LDO_RDY_3[30]
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_3_SHFT            30u
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_3_ADDR         CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_3_MASK         0x20000000u                // CONN_VSRC_REQ_3[29]
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_3_SHFT         29u
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_3_ADDR     CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_3_MASK     0x10000000u                // CONN_VSRC_REQ_ACK_3[28]
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_3_SHFT     28u
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_3_ADDR             CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_3_MASK             0x0C000000u                // LDO_STATE_3[27..26]
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_3_SHFT             26u
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_3_ADDR      CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_3_MASK      0x02000000u                // HW_CONN_VSRC_REQ_3[25]
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_3_SHFT      25u
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_3_ADDR         CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_3_MASK         0x01000000u                // HW_RF_LDO_RDY_3[24]
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_3_SHFT         24u
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_2_ADDR             CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_2_MASK             0x00800000u                // RF_LDO_EN_2[23]
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_2_SHFT             23u
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_2_ADDR            CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_2_MASK            0x00400000u                // RF_LDO_RDY_2[22]
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_2_SHFT            22u
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_2_ADDR         CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_2_MASK         0x00200000u                // CONN_VSRC_REQ_2[21]
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_2_SHFT         21u
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_2_ADDR     CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_2_MASK     0x00100000u                // CONN_VSRC_REQ_ACK_2[20]
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_2_SHFT     20u
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_2_ADDR             CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_2_MASK             0x000C0000u                // LDO_STATE_2[19..18]
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_2_SHFT             18u
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_2_ADDR      CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_2_MASK      0x00020000u                // HW_CONN_VSRC_REQ_2[17]
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_2_SHFT      17u
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_2_ADDR         CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_2_MASK         0x00010000u                // HW_RF_LDO_RDY_2[16]
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_2_SHFT         16u
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_1_ADDR             CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_1_MASK             0x00008000u                // RF_LDO_EN_1[15]
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_1_SHFT             15u
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_1_ADDR            CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_1_MASK            0x00004000u                // RF_LDO_RDY_1[14]
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_1_SHFT            14u
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_1_ADDR         CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_1_MASK         0x00002000u                // CONN_VSRC_REQ_1[13]
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_1_SHFT         13u
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_1_ADDR     CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_1_MASK     0x00001000u                // CONN_VSRC_REQ_ACK_1[12]
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_1_SHFT     12u
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_1_ADDR             CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_1_MASK             0x00000C00u                // LDO_STATE_1[11..10]
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_1_SHFT             10u
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_1_ADDR      CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_1_MASK      0x00000200u                // HW_CONN_VSRC_REQ_1[9]
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_1_SHFT      9u
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_1_ADDR         CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_1_MASK         0x00000100u                // HW_RF_LDO_RDY_1[8]
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_1_SHFT         8u
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_0_ADDR             CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_0_MASK             0x00000080u                // RF_LDO_EN_0[7]
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_0_SHFT             7u
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_0_ADDR            CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_0_MASK            0x00000040u                // RF_LDO_RDY_0[6]
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_0_SHFT            6u
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_0_ADDR         CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_0_MASK         0x00000020u                // CONN_VSRC_REQ_0[5]
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_0_SHFT         5u
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_0_ADDR     CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_0_MASK     0x00000010u                // CONN_VSRC_REQ_ACK_0[4]
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_0_SHFT     4u
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_0_ADDR             CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_0_MASK             0x0000000Cu                // LDO_STATE_0[3..2]
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_0_SHFT             2u
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_0_ADDR      CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_0_MASK      0x00000002u                // HW_CONN_VSRC_REQ_0[1]
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_0_SHFT      1u
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_0_ADDR         CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_0_MASK         0x00000001u                // HW_RF_LDO_RDY_0[0]
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_0_SHFT         0u

/* =====================================================================================

  ---RF_LDO_TIMER_0 (0x18001000 + 0x3C0u)---

    LDO_ON_STABLE_TIME[15..0]    - (RW) rf ldo timer for off stable time(unit: period of xtal)
    LDO_OFF_STABLE_TIME[31..16]  - (RW) rf ldo timer for off stable time(unit: period of xtal)

 =====================================================================================*/
#define CONN_CFG_ON_RF_LDO_TIMER_0_LDO_OFF_STABLE_TIME_ADDR    CONN_CFG_ON_RF_LDO_TIMER_0_ADDR
#define CONN_CFG_ON_RF_LDO_TIMER_0_LDO_OFF_STABLE_TIME_MASK    0xFFFF0000u                // LDO_OFF_STABLE_TIME[31..16]
#define CONN_CFG_ON_RF_LDO_TIMER_0_LDO_OFF_STABLE_TIME_SHFT    16u
#define CONN_CFG_ON_RF_LDO_TIMER_0_LDO_ON_STABLE_TIME_ADDR     CONN_CFG_ON_RF_LDO_TIMER_0_ADDR
#define CONN_CFG_ON_RF_LDO_TIMER_0_LDO_ON_STABLE_TIME_MASK     0x0000FFFFu                // LDO_ON_STABLE_TIME[15..0]
#define CONN_CFG_ON_RF_LDO_TIMER_0_LDO_ON_STABLE_TIME_SHFT     0u

/* =====================================================================================

  ---RF_LDO_TIMER_1 (0x18001000 + 0x3C4u)---

    LDO_ON_STABLE_TIME[15..0]    - (RW) rf ldo timer for off stable time(unit: period of xtal)
    LDO_OFF_STABLE_TIME[31..16]  - (RW) rf ldo timer for off stable time(unit: period of xtal)

 =====================================================================================*/
#define CONN_CFG_ON_RF_LDO_TIMER_1_LDO_OFF_STABLE_TIME_ADDR    CONN_CFG_ON_RF_LDO_TIMER_1_ADDR
#define CONN_CFG_ON_RF_LDO_TIMER_1_LDO_OFF_STABLE_TIME_MASK    0xFFFF0000u                // LDO_OFF_STABLE_TIME[31..16]
#define CONN_CFG_ON_RF_LDO_TIMER_1_LDO_OFF_STABLE_TIME_SHFT    16u
#define CONN_CFG_ON_RF_LDO_TIMER_1_LDO_ON_STABLE_TIME_ADDR     CONN_CFG_ON_RF_LDO_TIMER_1_ADDR
#define CONN_CFG_ON_RF_LDO_TIMER_1_LDO_ON_STABLE_TIME_MASK     0x0000FFFFu                // LDO_ON_STABLE_TIME[15..0]
#define CONN_CFG_ON_RF_LDO_TIMER_1_LDO_ON_STABLE_TIME_SHFT     0u

/* =====================================================================================

  ---RF_LDO_TIMER_2 (0x18001000 + 0x3C8u)---

    LDO_ON_STABLE_TIME[15..0]    - (RW) rf ldo timer for off stable time(unit: period of xtal)
    LDO_OFF_STABLE_TIME[31..16]  - (RW) rf ldo timer for off stable time(unit: period of xtal)

 =====================================================================================*/
#define CONN_CFG_ON_RF_LDO_TIMER_2_LDO_OFF_STABLE_TIME_ADDR    CONN_CFG_ON_RF_LDO_TIMER_2_ADDR
#define CONN_CFG_ON_RF_LDO_TIMER_2_LDO_OFF_STABLE_TIME_MASK    0xFFFF0000u                // LDO_OFF_STABLE_TIME[31..16]
#define CONN_CFG_ON_RF_LDO_TIMER_2_LDO_OFF_STABLE_TIME_SHFT    16u
#define CONN_CFG_ON_RF_LDO_TIMER_2_LDO_ON_STABLE_TIME_ADDR     CONN_CFG_ON_RF_LDO_TIMER_2_ADDR
#define CONN_CFG_ON_RF_LDO_TIMER_2_LDO_ON_STABLE_TIME_MASK     0x0000FFFFu                // LDO_ON_STABLE_TIME[15..0]
#define CONN_CFG_ON_RF_LDO_TIMER_2_LDO_ON_STABLE_TIME_SHFT     0u

/* =====================================================================================

  ---RF_LDO_TIMER_3 (0x18001000 + 0x3CCu)---

    LDO_ON_STABLE_TIME[15..0]    - (RW) rf ldo timer for off stable time(unit: period of xtal)
    LDO_OFF_STABLE_TIME[31..16]  - (RW) rf ldo timer for off stable time(unit: period of xtal)

 =====================================================================================*/
#define CONN_CFG_ON_RF_LDO_TIMER_3_LDO_OFF_STABLE_TIME_ADDR    CONN_CFG_ON_RF_LDO_TIMER_3_ADDR
#define CONN_CFG_ON_RF_LDO_TIMER_3_LDO_OFF_STABLE_TIME_MASK    0xFFFF0000u                // LDO_OFF_STABLE_TIME[31..16]
#define CONN_CFG_ON_RF_LDO_TIMER_3_LDO_OFF_STABLE_TIME_SHFT    16u
#define CONN_CFG_ON_RF_LDO_TIMER_3_LDO_ON_STABLE_TIME_ADDR     CONN_CFG_ON_RF_LDO_TIMER_3_ADDR
#define CONN_CFG_ON_RF_LDO_TIMER_3_LDO_ON_STABLE_TIME_MASK     0x0000FFFFu                // LDO_ON_STABLE_TIME[15..0]
#define CONN_CFG_ON_RF_LDO_TIMER_3_LDO_ON_STABLE_TIME_SHFT     0u

/* =====================================================================================

  ---GPS_LP_OSC_ACK_FORCE_ON (0x18001000 + 0x3D0u)---

    CR_GPSSYS_LP_OSC_ON_ACK_FORCE_ON[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_GPS_LP_OSC_ACK_FORCE_ON_CR_GPSSYS_LP_OSC_ON_ACK_FORCE_ON_ADDR CONN_CFG_ON_GPS_LP_OSC_ACK_FORCE_ON_ADDR
#define CONN_CFG_ON_GPS_LP_OSC_ACK_FORCE_ON_CR_GPSSYS_LP_OSC_ON_ACK_FORCE_ON_MASK 0x00000001u                // CR_GPSSYS_LP_OSC_ON_ACK_FORCE_ON[0]
#define CONN_CFG_ON_GPS_LP_OSC_ACK_FORCE_ON_CR_GPSSYS_LP_OSC_ON_ACK_FORCE_ON_SHFT 0u

/* =====================================================================================

  ---BGF_LP_OSC_ACK_FORCE_ON (0x18001000 + 0x3D4u)---

    CR_BTSYS_LP_OSC_ON_ACK_FORCE_ON[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_BGF_LP_OSC_ACK_FORCE_ON_CR_BTSYS_LP_OSC_ON_ACK_FORCE_ON_ADDR CONN_CFG_ON_BGF_LP_OSC_ACK_FORCE_ON_ADDR
#define CONN_CFG_ON_BGF_LP_OSC_ACK_FORCE_ON_CR_BTSYS_LP_OSC_ON_ACK_FORCE_ON_MASK 0x00000001u                // CR_BTSYS_LP_OSC_ON_ACK_FORCE_ON[0]
#define CONN_CFG_ON_BGF_LP_OSC_ACK_FORCE_ON_CR_BTSYS_LP_OSC_ON_ACK_FORCE_ON_SHFT 0u

/* =====================================================================================

  ---WF_LP_OSC_ACK_FORCE_ON (0x18001000 + 0x3D8u)---

    CR_WFSYS_LP_OSC_ON_ACK_FORCE_ON[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_WF_LP_OSC_ACK_FORCE_ON_CR_WFSYS_LP_OSC_ON_ACK_FORCE_ON_ADDR CONN_CFG_ON_WF_LP_OSC_ACK_FORCE_ON_ADDR
#define CONN_CFG_ON_WF_LP_OSC_ACK_FORCE_ON_CR_WFSYS_LP_OSC_ON_ACK_FORCE_ON_MASK 0x00000001u                // CR_WFSYS_LP_OSC_ON_ACK_FORCE_ON[0]
#define CONN_CFG_ON_WF_LP_OSC_ACK_FORCE_ON_CR_WFSYS_LP_OSC_ON_ACK_FORCE_ON_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_LP_OSC_ACK_FORCE_ON (0x18001000 + 0x3E0u)---

    CR_CONN_INFRA_LP_OSC_ON_ACK_FORCE_ON[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_LP_OSC_ACK_FORCE_ON_CR_CONN_INFRA_LP_OSC_ON_ACK_FORCE_ON_ADDR CONN_CFG_ON_CONN_INFRA_LP_OSC_ACK_FORCE_ON_ADDR
#define CONN_CFG_ON_CONN_INFRA_LP_OSC_ACK_FORCE_ON_CR_CONN_INFRA_LP_OSC_ON_ACK_FORCE_ON_MASK 0x00000001u                // CR_CONN_INFRA_LP_OSC_ON_ACK_FORCE_ON[0]
#define CONN_CFG_ON_CONN_INFRA_LP_OSC_ACK_FORCE_ON_CR_CONN_INFRA_LP_OSC_ON_ACK_FORCE_ON_SHFT 0u

/* =====================================================================================

  ---ZB_LP_OSC_ACK_FORCE_ON (0x18001000 + 0x3E4u)---

    CR_ZBSYS_LP_OSC_ON_ACK_FORCE_ON[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_ZB_LP_OSC_ACK_FORCE_ON_CR_ZBSYS_LP_OSC_ON_ACK_FORCE_ON_ADDR CONN_CFG_ON_ZB_LP_OSC_ACK_FORCE_ON_ADDR
#define CONN_CFG_ON_ZB_LP_OSC_ACK_FORCE_ON_CR_ZBSYS_LP_OSC_ON_ACK_FORCE_ON_MASK 0x00000001u                // CR_ZBSYS_LP_OSC_ON_ACK_FORCE_ON[0]
#define CONN_CFG_ON_ZB_LP_OSC_ACK_FORCE_ON_CR_ZBSYS_LP_OSC_ON_ACK_FORCE_ON_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_AP2CONN_SLP_CTRL (0x18001000 + 0x410u)---

    CFG_AP2CONN_GALS_TX_SLP_PROT_SW_EN[0] - (RW) 1: force conn_infra_gals_ap2conn_tx sleep protect en
                                     0: conn_infra_gals_ap2conn_tx sleep protect en depends on disable control or hardware
    CFG_AP2CONN_GALS_TX_SLP_PROT_SW_DIS[1] - (RW) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_gals_ap2conn_tx sleep protect disable
                                     0: conn_infra_gals_ap2conn_tx  sleep protect will control by hardware
    RESERVED2[3..2]              - (RO) Reserved bits
    CFG_AP2CONN_GALS_RX_SLP_PROT_SW_EN[4] - (RW) 1: force conn_infra_gals_ap2conn_rx sleep protect en
                                     0: conn_infra_gals_ap2conn_rx sleep protect en depends on disable control or hardware
    CFG_AP2CONN_GALS_RX_SLP_PROT_SW_DIS[5] - (RW) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_gals_ap2conn_rx sleep protect disable
                                     0: conn_infra_gals_ap2conn_rx  sleep protect will control by hardware
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_RX_SLP_PROT_SW_DIS_ADDR CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000020u                // CFG_AP2CONN_GALS_RX_SLP_PROT_SW_DIS[5]
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_RX_SLP_PROT_SW_DIS_SHFT 5u
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_RX_SLP_PROT_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000010u                // CFG_AP2CONN_GALS_RX_SLP_PROT_SW_EN[4]
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_RX_SLP_PROT_SW_EN_SHFT 4u
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_TX_SLP_PROT_SW_DIS_ADDR CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000002u                // CFG_AP2CONN_GALS_TX_SLP_PROT_SW_DIS[1]
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_TX_SLP_PROT_SW_DIS_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_TX_SLP_PROT_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000001u                // CFG_AP2CONN_GALS_TX_SLP_PROT_SW_EN[0]
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_TX_SLP_PROT_SW_EN_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_ON_BUS_SLP_CTRL (0x18001000 + 0x420u)---

    CFG_CONN_INFRA_ON2OFF_SLP_PROT_SW_EN[0] - (RW) 1: force conn_infra_on2off sleep protect en
                                     0: conn_infra_on2off sleep protect en depends on disable control or hardware
    CFG_CONN_INFRA_ON2OFF_SLP_PROT_SW_DIS[1] - (RW) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_on2off sleep protect disable
                                     0: conn_infra_on2off  sleep protect will control by hardware
    CSR_CONN_INFRA_ON2OFF_SLP_PROT_SW_EN[2] - (RO) 1: force conn_infra_on2off sleep protect en
                                     0: conn_infra_on2off sleep protect en depends on disable control or hardware
    CSR_CONN_INFRA_ON2OFF_SLP_PROT_SW_DIS[3] - (RO) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_on2off sleep protect disable
                                     0: conn_infra_on2off  sleep protect will control by hardware
    CFG_WF2CONN_HOST_GALS_SLPPROT_RSY_MASK[4] - (RW) 1: force conn_infra_wf2conn_host sleep protect en
                                     0: conn_infra_wf2conn sleep protect en depends on disable control or hardware
    CFG_BT2CONN_HOST_GALS_SLPPROT_RSY_MASK[5] - (RW) 1: force conn_infra_bt2conn_host sleep protect en
                                     0: conn_infra_bt2conn sleep protect en depends on disable control or hardware
    CFG_GPS2CONN_HOST_GALS_SLPPROT_RSY_MASK[6] - (RW) 1: force conn_infra_gps2conn_host sleep protect en
                                     0: conn_infra_gps2conn sleep protect en depends on disable control or hardware
    RESERVED7[31..7]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_GPS2CONN_HOST_GALS_SLPPROT_RSY_MASK_ADDR CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_GPS2CONN_HOST_GALS_SLPPROT_RSY_MASK_MASK 0x00000040u                // CFG_GPS2CONN_HOST_GALS_SLPPROT_RSY_MASK[6]
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_GPS2CONN_HOST_GALS_SLPPROT_RSY_MASK_SHFT 6u
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_BT2CONN_HOST_GALS_SLPPROT_RSY_MASK_ADDR CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_BT2CONN_HOST_GALS_SLPPROT_RSY_MASK_MASK 0x00000020u                // CFG_BT2CONN_HOST_GALS_SLPPROT_RSY_MASK[5]
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_BT2CONN_HOST_GALS_SLPPROT_RSY_MASK_SHFT 5u
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_WF2CONN_HOST_GALS_SLPPROT_RSY_MASK_ADDR CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_WF2CONN_HOST_GALS_SLPPROT_RSY_MASK_MASK 0x00000010u                // CFG_WF2CONN_HOST_GALS_SLPPROT_RSY_MASK[4]
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_WF2CONN_HOST_GALS_SLPPROT_RSY_MASK_SHFT 4u
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CSR_CONN_INFRA_ON2OFF_SLP_PROT_SW_DIS_ADDR CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CSR_CONN_INFRA_ON2OFF_SLP_PROT_SW_DIS_MASK 0x00000008u                // CSR_CONN_INFRA_ON2OFF_SLP_PROT_SW_DIS[3]
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CSR_CONN_INFRA_ON2OFF_SLP_PROT_SW_DIS_SHFT 3u
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CSR_CONN_INFRA_ON2OFF_SLP_PROT_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CSR_CONN_INFRA_ON2OFF_SLP_PROT_SW_EN_MASK 0x00000004u                // CSR_CONN_INFRA_ON2OFF_SLP_PROT_SW_EN[2]
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CSR_CONN_INFRA_ON2OFF_SLP_PROT_SW_EN_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_CONN_INFRA_ON2OFF_SLP_PROT_SW_DIS_ADDR CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_CONN_INFRA_ON2OFF_SLP_PROT_SW_DIS_MASK 0x00000002u                // CFG_CONN_INFRA_ON2OFF_SLP_PROT_SW_DIS[1]
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_CONN_INFRA_ON2OFF_SLP_PROT_SW_DIS_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_CONN_INFRA_ON2OFF_SLP_PROT_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_CONN_INFRA_ON2OFF_SLP_PROT_SW_EN_MASK 0x00000001u                // CFG_CONN_INFRA_ON2OFF_SLP_PROT_SW_EN[0]
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_CONN_INFRA_ON2OFF_SLP_PROT_SW_EN_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_ON_BUS_SLP_STATUS (0x18001000 + 0x424u)---

    R_CONN_INFRA_ON_BUS_SLP_STATUS[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_STATUS_R_CONN_INFRA_ON_BUS_SLP_STATUS_ADDR CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_STATUS_R_CONN_INFRA_ON_BUS_SLP_STATUS_MASK 0xFFFFFFFFu                // R_CONN_INFRA_ON_BUS_SLP_STATUS[31..0]
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_STATUS_R_CONN_INFRA_ON_BUS_SLP_STATUS_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_BT2CONN_HOST_SLP_CTRL (0x18001000 + 0x430u)---

    CFG_BT2CONN_HOST_GALS_TX_SLP_PROT_SW_EN[0] - (RW) 1: force conn_infra_gals_BT2CONN_HOST_tx sleep protect en
                                     0: conn_infra_gals_BT2CONN_HOST_tx sleep protect en depends on disable control or hardware
    CFG_BT2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS[1] - (RW) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_gals_BT2CONN_HOST_tx sleep protect disable
                                     0: conn_infra_gals_BT2CONN_HOST_tx  sleep protect will control by hardware
    CSR_BT2CONN_HOST_GALS_TX_SLP_PROT_SW_EN[2] - (RO) 1: force conn_infra_gals_BT2CONN_HOST_tx sleep protect en
                                     0: conn_infra_gals_BT2CONN_HOST_tx sleep protect en depends on disable control or hardware
    CSR_BT2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS[3] - (RO) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_gals_BT2CONN_HOST_tx sleep protect disable
                                     0: conn_infra_gals_BT2CONN_HOST_tx  sleep protect will control by hardware
    CFG_BT2CONN_HOST_GALS_RX_SLP_PROT_SW_EN[4] - (RW) 1: force conn_infra_gals_BT2CONN_HOST_rx sleep protect en
                                     0: conn_infra_gals_BT2CONN_HOST_rx sleep protect en depends on disable control or hardware
    CFG_BT2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS[5] - (RW) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_gals_BT2CONN_HOST_rx sleep protect disable
                                     0: conn_infra_gals_BT2CONN_HOST_rx  sleep protect will control by hardware
    CSR_BT2CONN_HOST_GALS_RX_SLP_PROT_SW_EN[6] - (RO) 1: force conn_infra_gals_BT2CONN_HOST_rx sleep protect en
                                     0: conn_infra_gals_BT2CONN_HOST_rx sleep protect en depends on disable control or hardware
    CSR_BT2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS[7] - (RO) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_gals_BT2CONN_HOST_rx sleep protect disable
                                     0: conn_infra_gals_BT2CONN_HOST_rx  sleep protect will control by hardware
    BT2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_EN[8] - (RW) timeout function enable
                                     1: enable
                                     0: disable
    BT2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_CLR[9] - (RW) clear timeout irq, write 1 to clear, and need to write 0 after write 1
    BT2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_TIME[15..10] - (RW) timeout timing set, count with 32k clock
    BT2CONN_HOST_GALS_SLPPROT_CTRL_FSM_RST[16] - (RW) fsm_reset, 1:reset, 0: release
    BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_MODE[17] - (RW) tx sleep protect en mode, 1: sw mode, 0: hw mode
    BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL[18] - (RW) tx sleep protect sw ctrl
    BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_MODE[19] - (RW) rx sleep protect en mode, 1: sw mode, 0: hw mode
    BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL[20] - (RW) rx sleep protect sw ctrl
    BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MODE[21] - (RW) tx sleep protect rdy mode, 1: sw mode, 0: hw mode
    BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL[22] - (RW) tx sleep protect rdy sw ctrl
    BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MASK[23] - (RW) tx sleep protect rdy mask
    BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MODE[24] - (RW) rx sleep protect rdy mode, 1: sw mode, 0: hw mode
    BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL[25] - (RW) rx sleep protect rdy sw ctrl
    BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MASK[26] - (RW) rx sleep protect rdy mask
    BT2CONN_HOST_GALS_SLPPROT_CTRL_MODE[27] - (RW) gals sleep protect mode, 1: sw, 0: hw
    BT2CONN_HOST_GALS_SLPPROT_CTRL_SW_EN[28] - (RW) sleep protect sw en
    BT2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_0_MASK[29] - (RW) hw enable signal  0 mask
    BT2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_1_MASK[30] - (RW) hw enable signal  1 mask
    BT2CONN_HOST_GALS_SLPPROT_CTRL_DUMMY[31] - (RW)  xxx 

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_DUMMY_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_DUMMY_MASK 0x80000000u                // BT2CONN_HOST_GALS_SLPPROT_CTRL_DUMMY[31]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_DUMMY_SHFT 31u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_1_MASK_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_1_MASK_MASK 0x40000000u                // BT2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_1_MASK[30]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_1_MASK_SHFT 30u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_0_MASK_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_0_MASK_MASK 0x20000000u                // BT2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_0_MASK[29]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_0_MASK_SHFT 29u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_SW_EN_MASK 0x10000000u                // BT2CONN_HOST_GALS_SLPPROT_CTRL_SW_EN[28]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_SW_EN_SHFT 28u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_MODE_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_MODE_MASK 0x08000000u                // BT2CONN_HOST_GALS_SLPPROT_CTRL_MODE[27]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_MODE_SHFT 27u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MASK_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MASK_MASK 0x04000000u                // BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MASK[26]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MASK_SHFT 26u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_MASK 0x02000000u                // BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL[25]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_SHFT 25u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MODE_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MODE_MASK 0x01000000u                // BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MODE[24]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MODE_SHFT 24u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MASK_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MASK_MASK 0x00800000u                // BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MASK[23]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MASK_SHFT 23u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_MASK 0x00400000u                // BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL[22]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_SHFT 22u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MODE_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MODE_MASK 0x00200000u                // BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MODE[21]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MODE_SHFT 21u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_MASK 0x00100000u                // BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL[20]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_SHFT 20u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_MODE_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_MODE_MASK 0x00080000u                // BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_MODE[19]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_MODE_SHFT 19u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_MASK 0x00040000u                // BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL[18]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_SHFT 18u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_MODE_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_MODE_MASK 0x00020000u                // BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_MODE[17]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_MODE_SHFT 17u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_FSM_RST_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_FSM_RST_MASK 0x00010000u                // BT2CONN_HOST_GALS_SLPPROT_CTRL_FSM_RST[16]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_FSM_RST_SHFT 16u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_TIME_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_TIME_MASK 0x0000FC00u                // BT2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_TIME[15..10]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_TIME_SHFT 10u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_CLR_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_CLR_MASK 0x00000200u                // BT2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_CLR[9]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_CLR_SHFT 9u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_EN_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_EN_MASK 0x00000100u                // BT2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_EN[8]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_BT2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_EN_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CSR_BT2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CSR_BT2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000080u                // CSR_BT2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS[7]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CSR_BT2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS_SHFT 7u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CSR_BT2CONN_HOST_GALS_RX_SLP_PROT_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CSR_BT2CONN_HOST_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000040u                // CSR_BT2CONN_HOST_GALS_RX_SLP_PROT_SW_EN[6]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CSR_BT2CONN_HOST_GALS_RX_SLP_PROT_SW_EN_SHFT 6u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CFG_BT2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CFG_BT2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000020u                // CFG_BT2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS[5]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CFG_BT2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS_SHFT 5u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CFG_BT2CONN_HOST_GALS_RX_SLP_PROT_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CFG_BT2CONN_HOST_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000010u                // CFG_BT2CONN_HOST_GALS_RX_SLP_PROT_SW_EN[4]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CFG_BT2CONN_HOST_GALS_RX_SLP_PROT_SW_EN_SHFT 4u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CSR_BT2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CSR_BT2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000008u                // CSR_BT2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS[3]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CSR_BT2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS_SHFT 3u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CSR_BT2CONN_HOST_GALS_TX_SLP_PROT_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CSR_BT2CONN_HOST_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000004u                // CSR_BT2CONN_HOST_GALS_TX_SLP_PROT_SW_EN[2]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CSR_BT2CONN_HOST_GALS_TX_SLP_PROT_SW_EN_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CFG_BT2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CFG_BT2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000002u                // CFG_BT2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS[1]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CFG_BT2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CFG_BT2CONN_HOST_GALS_TX_SLP_PROT_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CFG_BT2CONN_HOST_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000001u                // CFG_BT2CONN_HOST_GALS_TX_SLP_PROT_SW_EN[0]
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_HOST_SLP_CTRL_CFG_BT2CONN_HOST_GALS_TX_SLP_PROT_SW_EN_SHFT 0u

/* =====================================================================================

  ---GALS_BT2CONN_HOST_SLP_STATUS (0x18001000 + 0x434u)---

    RESERVED0[11..0]             - (RO) Reserved bits
    BT2CONN_HOST_GALS_CTRL_DIS_TIMEOUT[12] - (RO) BT2CONN_HOST gals sleep protect contorol sleep protect disable timeout
    BT2CONN_HOST_GALS_CTRL_EN_TIMEOUT[13] - (RO) BT2CONN_HOST gals sleep protect contorol sleep protect enable timeout
    RESERVED14[14]               - (RO) Reserved bits
    BT2CONN_HOST_GALS_CTRL_TIMEOUT[15] - (RO) BT2CONN_HOST gals sleep protect contorol timeout
    RESERVED16[18..16]           - (RO) Reserved bits
    BT2CONN_HOST_GALS_CTRL_PROT_RDY_OUT[19] - (RO) BT2CONN_HOST gals sleep protect control protect ready
    RESERVED20[21..20]           - (RO) Reserved bits
    BT2CONN_HOST_GALS_CTRL_PROT_RX_RDY[22] - (RO) BT2CONN_HOST gals sleep protect rx ready
    BT2CONN_HOST_GALS_CTRL_PROT_TX_RDY[23] - (RO) BT2CONN_HOST gals sleep protect tx ready
    RESERVED24[27..24]           - (RO) Reserved bits
    BT2CONN_HOST_GALS_CTRL_PROT_RX_EN[28] - (RO) BT2CONN_HOST gals sleep protect control sleep protect rx enable
    BT2CONN_HOST_GALS_CTRL_PROT_TX_EN[29] - (RO) BT2CONN_HOST gals sleep protect control sleep protect tx enable
    RESERVED30[30]               - (RO) Reserved bits
    BT2CONN_HOST_GALS_CTRL_PROT_EN[31] - (RO) BT2CONN_HOST gals sleep protect control sleep protect enable

 =====================================================================================*/
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_PROT_EN_ADDR CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_PROT_EN_MASK 0x80000000u                // BT2CONN_HOST_GALS_CTRL_PROT_EN[31]
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_PROT_EN_SHFT 31u
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_PROT_TX_EN_ADDR CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_PROT_TX_EN_MASK 0x20000000u                // BT2CONN_HOST_GALS_CTRL_PROT_TX_EN[29]
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_PROT_TX_EN_SHFT 29u
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_PROT_RX_EN_ADDR CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_PROT_RX_EN_MASK 0x10000000u                // BT2CONN_HOST_GALS_CTRL_PROT_RX_EN[28]
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_PROT_RX_EN_SHFT 28u
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_PROT_TX_RDY_ADDR CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_PROT_TX_RDY_MASK 0x00800000u                // BT2CONN_HOST_GALS_CTRL_PROT_TX_RDY[23]
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_PROT_TX_RDY_SHFT 23u
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_PROT_RX_RDY_ADDR CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_PROT_RX_RDY_MASK 0x00400000u                // BT2CONN_HOST_GALS_CTRL_PROT_RX_RDY[22]
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_PROT_RX_RDY_SHFT 22u
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_PROT_RDY_OUT_ADDR CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_PROT_RDY_OUT_MASK 0x00080000u                // BT2CONN_HOST_GALS_CTRL_PROT_RDY_OUT[19]
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_PROT_RDY_OUT_SHFT 19u
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_TIMEOUT_ADDR CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_TIMEOUT_MASK 0x00008000u                // BT2CONN_HOST_GALS_CTRL_TIMEOUT[15]
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_TIMEOUT_SHFT 15u
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_EN_TIMEOUT_ADDR CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_EN_TIMEOUT_MASK 0x00002000u                // BT2CONN_HOST_GALS_CTRL_EN_TIMEOUT[13]
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_EN_TIMEOUT_SHFT 13u
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_DIS_TIMEOUT_ADDR CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_DIS_TIMEOUT_MASK 0x00001000u                // BT2CONN_HOST_GALS_CTRL_DIS_TIMEOUT[12]
#define CONN_CFG_ON_GALS_BT2CONN_HOST_SLP_STATUS_BT2CONN_HOST_GALS_CTRL_DIS_TIMEOUT_SHFT 12u

/* =====================================================================================

  ---CONN_INFRA_GPS2CONN_HOST_SLP_CTRL (0x18001000 + 0x440u)---

    CFG_GPS2CONN_HOST_GALS_TX_SLP_PROT_SW_EN[0] - (RW) 1: force conn_infra_gals_GPS2CONN_HOST_tx sleep protect en
                                     0: conn_infra_gals_GPS2CONN_HOST_tx sleep protect en depends on disable control or hardware
    CFG_GPS2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS[1] - (RW) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_gals_GPS2CONN_HOST_tx sleep protect disable
                                     0: conn_infra_gals_GPS2CONN_HOST_tx  sleep protect will control by hardware
    CSR_GPS2CONN_HOST_GALS_TX_SLP_PROT_SW_EN[2] - (RO) 1: force conn_infra_gals_GPS2CONN_HOST_tx sleep protect en
                                     0: conn_infra_gals_GPS2CONN_HOST_tx sleep protect en depends on disable control or hardware
    CSR_GPS2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS[3] - (RO) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_gals_GPS2CONN_HOST_tx sleep protect disable
                                     0: conn_infra_gals_GPS2CONN_HOST_tx  sleep protect will control by hardware
    CFG_GPS2CONN_HOST_GALS_RX_SLP_PROT_SW_EN[4] - (RW) 1: force conn_infra_gals_GPS2CONN_HOST_rx sleep protect en
                                     0: conn_infra_gals_GPS2CONN_HOST_rx sleep protect en depends on disable control or hardware
    CFG_GPS2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS[5] - (RW) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_gals_GPS2CONN_HOST_rx sleep protect disable
                                     0: conn_infra_gals_GPS2CONN_HOST_rx  sleep protect will control by hardware
    CSR_GPS2CONN_HOST_GALS_RX_SLP_PROT_SW_EN[6] - (RO) 1: force conn_infra_gals_GPS2CONN_HOST_rx sleep protect en
                                     0: conn_infra_gals_GPS2CONN_HOST_rx sleep protect en depends on disable control or hardware
    CSR_GPS2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS[7] - (RO) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_gals_GPS2CONN_HOST_rx sleep protect disable
                                     0: conn_infra_gals_GPS2CONN_HOST_rx  sleep protect will control by hardware
    GPS2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_EN[8] - (RW) timeout function enable
                                     1: enable
                                     0: disable
    GPS2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_CLR[9] - (RW) clear timeout irq, write 1 to clear, and need to write 0 after write 1
    GPS2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_TIME[15..10] - (RW) timeout timing set, count with 32k clock
    GPS2CONN_HOST_GALS_SLPPROT_CTRL_FSM_RST[16] - (RW) fsm_reset, 1:reset, 0: release
    GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_MODE[17] - (RW) tx sleep protect en mode, 1: sw mode, 0: hw mode
    GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL[18] - (RW) tx sleep protect sw ctrl
    GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_MODE[19] - (RW) rx sleep protect en mode, 1: sw mode, 0: hw mode
    GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL[20] - (RW) rx sleep protect sw ctrl
    GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MODE[21] - (RW) tx sleep protect rdy mode, 1: sw mode, 0: hw mode
    GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL[22] - (RW) tx sleep protect rdy sw ctrl
    GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MASK[23] - (RW) tx sleep protect rdy mask
    GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MODE[24] - (RW) rx sleep protect rdy mode, 1: sw mode, 0: hw mode
    GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL[25] - (RW) rx sleep protect rdy sw ctrl
    GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MASK[26] - (RW) rx sleep protect rdy mask
    GPS2CONN_HOST_GALS_SLPPROT_CTRL_MODE[27] - (RW) gals sleep protect mode, 1: sw, 0: hw
    GPS2CONN_HOST_GALS_SLPPROT_CTRL_SW_EN[28] - (RW) sleep protect sw en
    GPS2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_0_MASK[29] - (RW) hw enable signal  0 mask
    GPS2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_1_MASK[30] - (RW) hw enable signal  1 mask
    GPS2CONN_HOST_GALS_SLPPROT_CTRL_DUMMY[31] - (RW)  xxx 

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_DUMMY_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_DUMMY_MASK 0x80000000u                // GPS2CONN_HOST_GALS_SLPPROT_CTRL_DUMMY[31]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_DUMMY_SHFT 31u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_1_MASK_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_1_MASK_MASK 0x40000000u                // GPS2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_1_MASK[30]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_1_MASK_SHFT 30u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_0_MASK_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_0_MASK_MASK 0x20000000u                // GPS2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_0_MASK[29]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_0_MASK_SHFT 29u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_SW_EN_MASK 0x10000000u                // GPS2CONN_HOST_GALS_SLPPROT_CTRL_SW_EN[28]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_SW_EN_SHFT 28u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_MODE_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_MODE_MASK 0x08000000u                // GPS2CONN_HOST_GALS_SLPPROT_CTRL_MODE[27]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_MODE_SHFT 27u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MASK_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MASK_MASK 0x04000000u                // GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MASK[26]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MASK_SHFT 26u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_MASK 0x02000000u                // GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL[25]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_SHFT 25u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MODE_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MODE_MASK 0x01000000u                // GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MODE[24]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MODE_SHFT 24u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MASK_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MASK_MASK 0x00800000u                // GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MASK[23]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MASK_SHFT 23u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_MASK 0x00400000u                // GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL[22]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_SHFT 22u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MODE_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MODE_MASK 0x00200000u                // GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MODE[21]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MODE_SHFT 21u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_MASK 0x00100000u                // GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL[20]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_SHFT 20u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_MODE_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_MODE_MASK 0x00080000u                // GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_MODE[19]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_MODE_SHFT 19u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_MASK 0x00040000u                // GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL[18]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_SHFT 18u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_MODE_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_MODE_MASK 0x00020000u                // GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_MODE[17]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_MODE_SHFT 17u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_FSM_RST_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_FSM_RST_MASK 0x00010000u                // GPS2CONN_HOST_GALS_SLPPROT_CTRL_FSM_RST[16]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_FSM_RST_SHFT 16u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_TIME_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_TIME_MASK 0x0000FC00u                // GPS2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_TIME[15..10]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_TIME_SHFT 10u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_CLR_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_CLR_MASK 0x00000200u                // GPS2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_CLR[9]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_CLR_SHFT 9u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_EN_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_EN_MASK 0x00000100u                // GPS2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_EN[8]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_GPS2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_EN_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CSR_GPS2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CSR_GPS2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000080u                // CSR_GPS2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS[7]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CSR_GPS2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS_SHFT 7u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CSR_GPS2CONN_HOST_GALS_RX_SLP_PROT_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CSR_GPS2CONN_HOST_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000040u                // CSR_GPS2CONN_HOST_GALS_RX_SLP_PROT_SW_EN[6]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CSR_GPS2CONN_HOST_GALS_RX_SLP_PROT_SW_EN_SHFT 6u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CFG_GPS2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CFG_GPS2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000020u                // CFG_GPS2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS[5]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CFG_GPS2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS_SHFT 5u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CFG_GPS2CONN_HOST_GALS_RX_SLP_PROT_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CFG_GPS2CONN_HOST_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000010u                // CFG_GPS2CONN_HOST_GALS_RX_SLP_PROT_SW_EN[4]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CFG_GPS2CONN_HOST_GALS_RX_SLP_PROT_SW_EN_SHFT 4u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CSR_GPS2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CSR_GPS2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000008u                // CSR_GPS2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS[3]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CSR_GPS2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS_SHFT 3u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CSR_GPS2CONN_HOST_GALS_TX_SLP_PROT_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CSR_GPS2CONN_HOST_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000004u                // CSR_GPS2CONN_HOST_GALS_TX_SLP_PROT_SW_EN[2]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CSR_GPS2CONN_HOST_GALS_TX_SLP_PROT_SW_EN_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CFG_GPS2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CFG_GPS2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000002u                // CFG_GPS2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS[1]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CFG_GPS2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CFG_GPS2CONN_HOST_GALS_TX_SLP_PROT_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CFG_GPS2CONN_HOST_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000001u                // CFG_GPS2CONN_HOST_GALS_TX_SLP_PROT_SW_EN[0]
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_HOST_SLP_CTRL_CFG_GPS2CONN_HOST_GALS_TX_SLP_PROT_SW_EN_SHFT 0u

/* =====================================================================================

  ---GALS_GPS2CONN_HOST_SLP_STATUS (0x18001000 + 0x444u)---

    RESERVED0[11..0]             - (RO) Reserved bits
    GPS2CONN_HOST_GALS_CTRL_DIS_TIMEOUT[12] - (RO) GPS2CONN_HOST gals sleep protect contorol sleep protect disable timeout
    GPS2CONN_HOST_GALS_CTRL_EN_TIMEOUT[13] - (RO) GPS2CONN_HOST gals sleep protect contorol sleep protect enable timeout
    RESERVED14[14]               - (RO) Reserved bits
    GPS2CONN_HOST_GALS_CTRL_TIMEOUT[15] - (RO) GPS2CONN_HOST gals sleep protect contorol timeout
    RESERVED16[18..16]           - (RO) Reserved bits
    GPS2CONN_HOST_GALS_CTRL_PROT_RDY_OUT[19] - (RO) GPS2CONN_HOST gals sleep protect control protect ready
    RESERVED20[21..20]           - (RO) Reserved bits
    GPS2CONN_HOST_GALS_CTRL_PROT_RX_RDY[22] - (RO) GPS2CONN_HOST gals sleep protect rx ready
    GPS2CONN_HOST_GALS_CTRL_PROT_TX_RDY[23] - (RO) GPS2CONN_HOST gals sleep protect tx ready
    RESERVED24[27..24]           - (RO) Reserved bits
    GPS2CONN_HOST_GALS_CTRL_PROT_RX_EN[28] - (RO) GPS2CONN_HOST gals sleep protect control sleep protect rx enable
    GPS2CONN_HOST_GALS_CTRL_PROT_TX_EN[29] - (RO) GPS2CONN_HOST gals sleep protect control sleep protect tx enable
    RESERVED30[30]               - (RO) Reserved bits
    GPS2CONN_HOST_GALS_CTRL_PROT_EN[31] - (RO) GPS2CONN_HOST gals sleep protect control sleep protect enable

 =====================================================================================*/
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_PROT_EN_ADDR CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_PROT_EN_MASK 0x80000000u                // GPS2CONN_HOST_GALS_CTRL_PROT_EN[31]
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_PROT_EN_SHFT 31u
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_PROT_TX_EN_ADDR CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_PROT_TX_EN_MASK 0x20000000u                // GPS2CONN_HOST_GALS_CTRL_PROT_TX_EN[29]
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_PROT_TX_EN_SHFT 29u
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_PROT_RX_EN_ADDR CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_PROT_RX_EN_MASK 0x10000000u                // GPS2CONN_HOST_GALS_CTRL_PROT_RX_EN[28]
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_PROT_RX_EN_SHFT 28u
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_PROT_TX_RDY_ADDR CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_PROT_TX_RDY_MASK 0x00800000u                // GPS2CONN_HOST_GALS_CTRL_PROT_TX_RDY[23]
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_PROT_TX_RDY_SHFT 23u
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_PROT_RX_RDY_ADDR CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_PROT_RX_RDY_MASK 0x00400000u                // GPS2CONN_HOST_GALS_CTRL_PROT_RX_RDY[22]
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_PROT_RX_RDY_SHFT 22u
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_PROT_RDY_OUT_ADDR CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_PROT_RDY_OUT_MASK 0x00080000u                // GPS2CONN_HOST_GALS_CTRL_PROT_RDY_OUT[19]
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_PROT_RDY_OUT_SHFT 19u
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_TIMEOUT_ADDR CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_TIMEOUT_MASK 0x00008000u                // GPS2CONN_HOST_GALS_CTRL_TIMEOUT[15]
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_TIMEOUT_SHFT 15u
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_EN_TIMEOUT_ADDR CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_EN_TIMEOUT_MASK 0x00002000u                // GPS2CONN_HOST_GALS_CTRL_EN_TIMEOUT[13]
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_EN_TIMEOUT_SHFT 13u
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_DIS_TIMEOUT_ADDR CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_DIS_TIMEOUT_MASK 0x00001000u                // GPS2CONN_HOST_GALS_CTRL_DIS_TIMEOUT[12]
#define CONN_CFG_ON_GALS_GPS2CONN_HOST_SLP_STATUS_GPS2CONN_HOST_GALS_CTRL_DIS_TIMEOUT_SHFT 12u

/* =====================================================================================

  ---CONN_INFRA_WF2CONN_HOST_SLP_CTRL (0x18001000 + 0x450u)---

    CFG_WF2CONN_HOST_GALS_TX_SLP_PROT_SW_EN[0] - (RW) 1: force conn_infra_gals_WF2CONN_HOST_tx sleep protect en
                                     0: conn_infra_gals_WF2CONN_HOST_tx sleep protect en depends on disable control or hardware
    CFG_WF2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS[1] - (RW) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_gals_WF2CONN_HOST_tx sleep protect disable
                                     0: conn_infra_gals_WF2CONN_HOST_tx  sleep protect will control by hardware
    CSR_WF2CONN_HOST_GALS_TX_SLP_PROT_SW_EN[2] - (RO) 1: force conn_infra_gals_WF2CONN_HOST_tx sleep protect en
                                     0: conn_infra_gals_WF2CONN_HOST_tx sleep protect en depends on disable control or hardware
    CSR_WF2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS[3] - (RO) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_gals_WF2CONN_HOST_tx sleep protect disable
                                     0: conn_infra_gals_WF2CONN_HOST_tx  sleep protect will control by hardware
    CFG_WF2CONN_HOST_GALS_RX_SLP_PROT_SW_EN[4] - (RW) 1: force conn_infra_gals_WF2CONN_HOST_rx sleep protect en
                                     0: conn_infra_gals_WF2CONN_HOST_rx sleep protect en depends on disable control or hardware
    CFG_WF2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS[5] - (RW) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_gals_WF2CONN_HOST_rx sleep protect disable
                                     0: conn_infra_gals_WF2CONN_HOST_rx  sleep protect will control by hardware
    CSR_WF2CONN_HOST_GALS_RX_SLP_PROT_SW_EN[6] - (RO) 1: force conn_infra_gals_WF2CONN_HOST_rx sleep protect en
                                     0: conn_infra_gals_WF2CONN_HOST_rx sleep protect en depends on disable control or hardware
    CSR_WF2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS[7] - (RO) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_gals_WF2CONN_HOST_rx sleep protect disable
                                     0: conn_infra_gals_WF2CONN_HOST_rx  sleep protect will control by hardware
    WF2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_EN[8] - (RW) timeout function enable
                                     1: enable
                                     0: disable
    WF2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_CLR[9] - (RW) clear timeout irq, write 1 to clear, and need to write 0 after write 1
    WF2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_TIME[15..10] - (RW) timeout timing set, count with 32k clock
    WF2CONN_HOST_GALS_SLPPROT_CTRL_FSM_RST[16] - (RW) fsm_reset, 1:reset, 0: release
    WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_MODE[17] - (RW) tx sleep protect en mode, 1: sw mode, 0: hw mode
    WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL[18] - (RW) tx sleep protect sw ctrl
    WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_MODE[19] - (RW) rx sleep protect en mode, 1: sw mode, 0: hw mode
    WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL[20] - (RW) rx sleep protect sw ctrl
    WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MODE[21] - (RW) tx sleep protect rdy mode, 1: sw mode, 0: hw mode
    WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL[22] - (RW) tx sleep protect rdy sw ctrl
    WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MASK[23] - (RW) tx sleep protect rdy mask
    WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MODE[24] - (RW) rx sleep protect rdy mode, 1: sw mode, 0: hw mode
    WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL[25] - (RW) rx sleep protect rdy sw ctrl
    WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MASK[26] - (RW) rx sleep protect rdy mask
    WF2CONN_HOST_GALS_SLPPROT_CTRL_MODE[27] - (RW) gals sleep protect mode, 1: sw, 0: hw
    WF2CONN_HOST_GALS_SLPPROT_CTRL_SW_EN[28] - (RW) sleep protect sw en
    WF2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_0_MASK[29] - (RW) hw enable signal  0 mask
    WF2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_1_MASK[30] - (RW) hw enable signal  1 mask
    WF2CONN_HOST_GALS_SLPPROT_CTRL_DUMMY[31] - (RW)  xxx 

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_DUMMY_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_DUMMY_MASK 0x80000000u                // WF2CONN_HOST_GALS_SLPPROT_CTRL_DUMMY[31]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_DUMMY_SHFT 31u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_1_MASK_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_1_MASK_MASK 0x40000000u                // WF2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_1_MASK[30]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_1_MASK_SHFT 30u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_0_MASK_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_0_MASK_MASK 0x20000000u                // WF2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_0_MASK[29]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_HW_EN_0_MASK_SHFT 29u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_SW_EN_MASK 0x10000000u                // WF2CONN_HOST_GALS_SLPPROT_CTRL_SW_EN[28]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_SW_EN_SHFT 28u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_MODE_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_MODE_MASK 0x08000000u                // WF2CONN_HOST_GALS_SLPPROT_CTRL_MODE[27]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_MODE_SHFT 27u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MASK_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MASK_MASK 0x04000000u                // WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MASK[26]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MASK_SHFT 26u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_MASK 0x02000000u                // WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL[25]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_SHFT 25u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MODE_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MODE_MASK 0x01000000u                // WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MODE[24]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_RDY_MODE_SHFT 24u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MASK_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MASK_MASK 0x00800000u                // WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MASK[23]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MASK_SHFT 23u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_MASK 0x00400000u                // WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL[22]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_SHFT 22u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MODE_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MODE_MASK 0x00200000u                // WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MODE[21]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_RDY_MODE_SHFT 21u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_MASK 0x00100000u                // WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL[20]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_SHFT 20u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_MODE_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_MODE_MASK 0x00080000u                // WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_MODE[19]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_RX_EN_MODE_SHFT 19u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_MASK 0x00040000u                // WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL[18]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_SHFT 18u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_MODE_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_MODE_MASK 0x00020000u                // WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_MODE[17]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TX_EN_MODE_SHFT 17u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_FSM_RST_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_FSM_RST_MASK 0x00010000u                // WF2CONN_HOST_GALS_SLPPROT_CTRL_FSM_RST[16]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_FSM_RST_SHFT 16u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_TIME_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_TIME_MASK 0x0000FC00u                // WF2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_TIME[15..10]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_TIME_SHFT 10u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_CLR_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_CLR_MASK 0x00000200u                // WF2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_CLR[9]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_CLR_SHFT 9u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_EN_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_EN_MASK 0x00000100u                // WF2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_EN[8]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_WF2CONN_HOST_GALS_SLPPROT_CTRL_TIMEOUT_EN_SHFT 8u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CSR_WF2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CSR_WF2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000080u                // CSR_WF2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS[7]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CSR_WF2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS_SHFT 7u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CSR_WF2CONN_HOST_GALS_RX_SLP_PROT_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CSR_WF2CONN_HOST_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000040u                // CSR_WF2CONN_HOST_GALS_RX_SLP_PROT_SW_EN[6]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CSR_WF2CONN_HOST_GALS_RX_SLP_PROT_SW_EN_SHFT 6u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CFG_WF2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CFG_WF2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000020u                // CFG_WF2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS[5]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CFG_WF2CONN_HOST_GALS_RX_SLP_PROT_SW_DIS_SHFT 5u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CFG_WF2CONN_HOST_GALS_RX_SLP_PROT_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CFG_WF2CONN_HOST_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000010u                // CFG_WF2CONN_HOST_GALS_RX_SLP_PROT_SW_EN[4]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CFG_WF2CONN_HOST_GALS_RX_SLP_PROT_SW_EN_SHFT 4u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CSR_WF2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CSR_WF2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000008u                // CSR_WF2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS[3]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CSR_WF2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS_SHFT 3u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CSR_WF2CONN_HOST_GALS_TX_SLP_PROT_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CSR_WF2CONN_HOST_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000004u                // CSR_WF2CONN_HOST_GALS_TX_SLP_PROT_SW_EN[2]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CSR_WF2CONN_HOST_GALS_TX_SLP_PROT_SW_EN_SHFT 2u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CFG_WF2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CFG_WF2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000002u                // CFG_WF2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS[1]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CFG_WF2CONN_HOST_GALS_TX_SLP_PROT_SW_DIS_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CFG_WF2CONN_HOST_GALS_TX_SLP_PROT_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CFG_WF2CONN_HOST_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000001u                // CFG_WF2CONN_HOST_GALS_TX_SLP_PROT_SW_EN[0]
#define CONN_CFG_ON_CONN_INFRA_WF2CONN_HOST_SLP_CTRL_CFG_WF2CONN_HOST_GALS_TX_SLP_PROT_SW_EN_SHFT 0u

/* =====================================================================================

  ---GALS_WF2CONN_HOST_SLP_STATUS (0x18001000 + 0x454u)---

    RESERVED0[11..0]             - (RO) Reserved bits
    WF2CONN_HOST_GALS_CTRL_DIS_TIMEOUT[12] - (RO) WF2CONN_HOST gals sleep protect contorol sleep protect disable timeout
    WF2CONN_HOST_GALS_CTRL_EN_TIMEOUT[13] - (RO) WF2CONN_HOST gals sleep protect contorol sleep protect enable timeout
    RESERVED14[14]               - (RO) Reserved bits
    WF2CONN_HOST_GALS_CTRL_TIMEOUT[15] - (RO) WF2CONN_HOST gals sleep protect contorol timeout
    RESERVED16[18..16]           - (RO) Reserved bits
    WF2CONN_HOST_GALS_CTRL_PROT_RDY_OUT[19] - (RO) WF2CONN_HOST gals sleep protect control protect ready
    RESERVED20[21..20]           - (RO) Reserved bits
    WF2CONN_HOST_GALS_CTRL_PROT_RX_RDY[22] - (RO) WF2CONN_HOST gals sleep protect rx ready
    WF2CONN_HOST_GALS_CTRL_PROT_TX_RDY[23] - (RO) WF2CONN_HOST gals sleep protect tx ready
    RESERVED24[27..24]           - (RO) Reserved bits
    WF2CONN_HOST_GALS_CTRL_PROT_RX_EN[28] - (RO) WF2CONN_HOST gals sleep protect control sleep protect rx enable
    WF2CONN_HOST_GALS_CTRL_PROT_TX_EN[29] - (RO) WF2CONN_HOST gals sleep protect control sleep protect tx enable
    RESERVED30[30]               - (RO) Reserved bits
    WF2CONN_HOST_GALS_CTRL_PROT_EN[31] - (RO) WF2CONN_HOST gals sleep protect control sleep protect enable

 =====================================================================================*/
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_PROT_EN_ADDR CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_PROT_EN_MASK 0x80000000u                // WF2CONN_HOST_GALS_CTRL_PROT_EN[31]
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_PROT_EN_SHFT 31u
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_PROT_TX_EN_ADDR CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_PROT_TX_EN_MASK 0x20000000u                // WF2CONN_HOST_GALS_CTRL_PROT_TX_EN[29]
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_PROT_TX_EN_SHFT 29u
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_PROT_RX_EN_ADDR CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_PROT_RX_EN_MASK 0x10000000u                // WF2CONN_HOST_GALS_CTRL_PROT_RX_EN[28]
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_PROT_RX_EN_SHFT 28u
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_PROT_TX_RDY_ADDR CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_PROT_TX_RDY_MASK 0x00800000u                // WF2CONN_HOST_GALS_CTRL_PROT_TX_RDY[23]
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_PROT_TX_RDY_SHFT 23u
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_PROT_RX_RDY_ADDR CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_PROT_RX_RDY_MASK 0x00400000u                // WF2CONN_HOST_GALS_CTRL_PROT_RX_RDY[22]
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_PROT_RX_RDY_SHFT 22u
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_PROT_RDY_OUT_ADDR CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_PROT_RDY_OUT_MASK 0x00080000u                // WF2CONN_HOST_GALS_CTRL_PROT_RDY_OUT[19]
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_PROT_RDY_OUT_SHFT 19u
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_TIMEOUT_ADDR CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_TIMEOUT_MASK 0x00008000u                // WF2CONN_HOST_GALS_CTRL_TIMEOUT[15]
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_TIMEOUT_SHFT 15u
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_EN_TIMEOUT_ADDR CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_EN_TIMEOUT_MASK 0x00002000u                // WF2CONN_HOST_GALS_CTRL_EN_TIMEOUT[13]
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_EN_TIMEOUT_SHFT 13u
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_DIS_TIMEOUT_ADDR CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_DIS_TIMEOUT_MASK 0x00001000u                // WF2CONN_HOST_GALS_CTRL_DIS_TIMEOUT[12]
#define CONN_CFG_ON_GALS_WF2CONN_HOST_SLP_STATUS_WF2CONN_HOST_GALS_CTRL_DIS_TIMEOUT_SHFT 12u

/* =====================================================================================

  ---HOST_CSR_IRQ_EN (0x18001000 + 0x600u)---

    CONN_WF_B0_CR_HOST_SET_FW_OWN_IRQ_EN[0] - (RW) 1'b0 : Host set fw own irq to wf band0 disable
                                     1'b1 : Host set fw own irq to bgf band0 enable
    CONN_WF_B0_CR_HOST_CLR_FW_OWN_IRQ_EN[1] - (RW) 1'b0 : Host clear fw own irq to wf band0 disable
                                     1'b1 : Host clear fw own irq to bgf band0 enable
    CONN_WF_B1_CR_HOST_SET_FW_OWN_IRQ_EN[2] - (RW) 1'b0 : Host set fw own irq to wf band1 disable
                                     1'b1 : Host set fw own irq to bgf band1 enable
    CONN_WF_B1_CR_HOST_CLR_FW_OWN_IRQ_EN[3] - (RW) 1'b0 : Host clear fw own irq to wf band1 disable
                                     1'b1 : Host clear fw own irq to bgf band1 enable
    CONN_CR_MD_SET_FW_OWN_IRQ_EN[4] - (RW)  xxx 
    CONN_CR_MD_CLR_FW_OWN_IRQ_EN[5] - (RW)  xxx 
    CONN_BGF_CR_HOST_SET_FW_OWN_IRQ_EN[6] - (RW) 1'b0 : Host set fw own irq to bgf disable
                                     1'b1 : Host set fw own irq to bgf enable
    CONN_BGF_CR_HOST_CLR_FW_OWN_IRQ_EN[7] - (RW) 1'b0 : Host clear fw own irq to bgf disable
                                     1'b1 : Host clear fw own irq to bgf enable
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_BGF_CR_HOST_CLR_FW_OWN_IRQ_EN_ADDR CONN_CFG_ON_HOST_CSR_IRQ_EN_ADDR
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_BGF_CR_HOST_CLR_FW_OWN_IRQ_EN_MASK 0x00000080u                // CONN_BGF_CR_HOST_CLR_FW_OWN_IRQ_EN[7]
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_BGF_CR_HOST_CLR_FW_OWN_IRQ_EN_SHFT 7u
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_BGF_CR_HOST_SET_FW_OWN_IRQ_EN_ADDR CONN_CFG_ON_HOST_CSR_IRQ_EN_ADDR
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_BGF_CR_HOST_SET_FW_OWN_IRQ_EN_MASK 0x00000040u                // CONN_BGF_CR_HOST_SET_FW_OWN_IRQ_EN[6]
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_BGF_CR_HOST_SET_FW_OWN_IRQ_EN_SHFT 6u
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_CR_MD_CLR_FW_OWN_IRQ_EN_ADDR CONN_CFG_ON_HOST_CSR_IRQ_EN_ADDR
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_CR_MD_CLR_FW_OWN_IRQ_EN_MASK 0x00000020u                // CONN_CR_MD_CLR_FW_OWN_IRQ_EN[5]
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_CR_MD_CLR_FW_OWN_IRQ_EN_SHFT 5u
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_CR_MD_SET_FW_OWN_IRQ_EN_ADDR CONN_CFG_ON_HOST_CSR_IRQ_EN_ADDR
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_CR_MD_SET_FW_OWN_IRQ_EN_MASK 0x00000010u                // CONN_CR_MD_SET_FW_OWN_IRQ_EN[4]
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_CR_MD_SET_FW_OWN_IRQ_EN_SHFT 4u
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B1_CR_HOST_CLR_FW_OWN_IRQ_EN_ADDR CONN_CFG_ON_HOST_CSR_IRQ_EN_ADDR
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B1_CR_HOST_CLR_FW_OWN_IRQ_EN_MASK 0x00000008u                // CONN_WF_B1_CR_HOST_CLR_FW_OWN_IRQ_EN[3]
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B1_CR_HOST_CLR_FW_OWN_IRQ_EN_SHFT 3u
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B1_CR_HOST_SET_FW_OWN_IRQ_EN_ADDR CONN_CFG_ON_HOST_CSR_IRQ_EN_ADDR
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B1_CR_HOST_SET_FW_OWN_IRQ_EN_MASK 0x00000004u                // CONN_WF_B1_CR_HOST_SET_FW_OWN_IRQ_EN[2]
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B1_CR_HOST_SET_FW_OWN_IRQ_EN_SHFT 2u
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B0_CR_HOST_CLR_FW_OWN_IRQ_EN_ADDR CONN_CFG_ON_HOST_CSR_IRQ_EN_ADDR
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B0_CR_HOST_CLR_FW_OWN_IRQ_EN_MASK 0x00000002u                // CONN_WF_B0_CR_HOST_CLR_FW_OWN_IRQ_EN[1]
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B0_CR_HOST_CLR_FW_OWN_IRQ_EN_SHFT 1u
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B0_CR_HOST_SET_FW_OWN_IRQ_EN_ADDR CONN_CFG_ON_HOST_CSR_IRQ_EN_ADDR
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B0_CR_HOST_SET_FW_OWN_IRQ_EN_MASK 0x00000001u                // CONN_WF_B0_CR_HOST_SET_FW_OWN_IRQ_EN[0]
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B0_CR_HOST_SET_FW_OWN_IRQ_EN_SHFT 0u

/* =====================================================================================

  ---CSR_BGF_ON_FW_OWN_IRQ (0x18001000 + 0x604u)---

    CSR_BGF_ON_FW_OWN_IRQ[0]     - (W1C) Fw write 1 to generate irq to host (bgf)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CSR_BGF_ON_FW_OWN_IRQ_CSR_BGF_ON_FW_OWN_IRQ_ADDR CONN_CFG_ON_CSR_BGF_ON_FW_OWN_IRQ_ADDR
#define CONN_CFG_ON_CSR_BGF_ON_FW_OWN_IRQ_CSR_BGF_ON_FW_OWN_IRQ_MASK 0x00000001u                // CSR_BGF_ON_FW_OWN_IRQ[0]
#define CONN_CFG_ON_CSR_BGF_ON_FW_OWN_IRQ_CSR_BGF_ON_FW_OWN_IRQ_SHFT 0u

/* =====================================================================================

  ---CSR_MD_ON_IRQ_STATUS (0x18001000 + 0x610u)---

    CONN_MD_HOST_SET_FW_OWN_STS[0] - (W1C)  xxx 
    CONN_MD_HOST_CLR_FW_OWN_STS[1] - (W1C)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CSR_MD_ON_IRQ_STATUS_CONN_MD_HOST_CLR_FW_OWN_STS_ADDR CONN_CFG_ON_CSR_MD_ON_IRQ_STATUS_ADDR
#define CONN_CFG_ON_CSR_MD_ON_IRQ_STATUS_CONN_MD_HOST_CLR_FW_OWN_STS_MASK 0x00000002u                // CONN_MD_HOST_CLR_FW_OWN_STS[1]
#define CONN_CFG_ON_CSR_MD_ON_IRQ_STATUS_CONN_MD_HOST_CLR_FW_OWN_STS_SHFT 1u
#define CONN_CFG_ON_CSR_MD_ON_IRQ_STATUS_CONN_MD_HOST_SET_FW_OWN_STS_ADDR CONN_CFG_ON_CSR_MD_ON_IRQ_STATUS_ADDR
#define CONN_CFG_ON_CSR_MD_ON_IRQ_STATUS_CONN_MD_HOST_SET_FW_OWN_STS_MASK 0x00000001u                // CONN_MD_HOST_SET_FW_OWN_STS[0]
#define CONN_CFG_ON_CSR_MD_ON_IRQ_STATUS_CONN_MD_HOST_SET_FW_OWN_STS_SHFT 0u

/* =====================================================================================

  ---CSR_MD_ON_HOST_CSR_MISC (0x18001000 + 0x614u)---

    CONN_MD_HOST_LPCR_FW_OWN[0]  - (W1C)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CSR_MD_ON_HOST_CSR_MISC_CONN_MD_HOST_LPCR_FW_OWN_ADDR CONN_CFG_ON_CSR_MD_ON_HOST_CSR_MISC_ADDR
#define CONN_CFG_ON_CSR_MD_ON_HOST_CSR_MISC_CONN_MD_HOST_LPCR_FW_OWN_MASK 0x00000001u                // CONN_MD_HOST_LPCR_FW_OWN[0]
#define CONN_CFG_ON_CSR_MD_ON_HOST_CSR_MISC_CONN_MD_HOST_LPCR_FW_OWN_SHFT 0u

/* =====================================================================================

  ---CSR_WF_B0_ON_IRQ_STATUS (0x18001000 + 0x620u)---

    CONN_WF_B0_HOST_SET_FW_OWN_STS[0] - (W1C) Fw write 1 to clr irq which cause by host set fw own to wf band0
    CONN_WF_B0_HOST_CLR_FW_OWN_STS[1] - (W1C) Fw write 1 to clr irq which cause by host clr fw own to wf band0
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CSR_WF_B0_ON_IRQ_STATUS_CONN_WF_B0_HOST_CLR_FW_OWN_STS_ADDR CONN_CFG_ON_CSR_WF_B0_ON_IRQ_STATUS_ADDR
#define CONN_CFG_ON_CSR_WF_B0_ON_IRQ_STATUS_CONN_WF_B0_HOST_CLR_FW_OWN_STS_MASK 0x00000002u                // CONN_WF_B0_HOST_CLR_FW_OWN_STS[1]
#define CONN_CFG_ON_CSR_WF_B0_ON_IRQ_STATUS_CONN_WF_B0_HOST_CLR_FW_OWN_STS_SHFT 1u
#define CONN_CFG_ON_CSR_WF_B0_ON_IRQ_STATUS_CONN_WF_B0_HOST_SET_FW_OWN_STS_ADDR CONN_CFG_ON_CSR_WF_B0_ON_IRQ_STATUS_ADDR
#define CONN_CFG_ON_CSR_WF_B0_ON_IRQ_STATUS_CONN_WF_B0_HOST_SET_FW_OWN_STS_MASK 0x00000001u                // CONN_WF_B0_HOST_SET_FW_OWN_STS[0]
#define CONN_CFG_ON_CSR_WF_B0_ON_IRQ_STATUS_CONN_WF_B0_HOST_SET_FW_OWN_STS_SHFT 0u

/* =====================================================================================

  ---CSR_WF_B0_ON_HOST_CSR_MISC (0x18001000 + 0x624u)---

    CONN_WF_B0_HOST_LPCR_FW_OWN[0] - (W1C) Fw write 1 to set driver own state cr (band0) and generate irq to host
                                     Fw could read this cr to check state
                                     1'b0:Driver own
                                     1'b1:Fw own
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CSR_WF_B0_ON_HOST_CSR_MISC_CONN_WF_B0_HOST_LPCR_FW_OWN_ADDR CONN_CFG_ON_CSR_WF_B0_ON_HOST_CSR_MISC_ADDR
#define CONN_CFG_ON_CSR_WF_B0_ON_HOST_CSR_MISC_CONN_WF_B0_HOST_LPCR_FW_OWN_MASK 0x00000001u                // CONN_WF_B0_HOST_LPCR_FW_OWN[0]
#define CONN_CFG_ON_CSR_WF_B0_ON_HOST_CSR_MISC_CONN_WF_B0_HOST_LPCR_FW_OWN_SHFT 0u

/* =====================================================================================

  ---CSR_WF_B1_ON_IRQ_STATUS (0x18001000 + 0x630u)---

    CONN_WF_B1_HOST_SET_FW_OWN_STS[0] - (W1C) Fw write 1 to clr irq which cause by host set fw own to wf band1
    CONN_WF_B1_HOST_CLR_FW_OWN_STS[1] - (W1C) Fw write 1 to clr irq which cause by host clr fw own to wf band1
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CSR_WF_B1_ON_IRQ_STATUS_CONN_WF_B1_HOST_CLR_FW_OWN_STS_ADDR CONN_CFG_ON_CSR_WF_B1_ON_IRQ_STATUS_ADDR
#define CONN_CFG_ON_CSR_WF_B1_ON_IRQ_STATUS_CONN_WF_B1_HOST_CLR_FW_OWN_STS_MASK 0x00000002u                // CONN_WF_B1_HOST_CLR_FW_OWN_STS[1]
#define CONN_CFG_ON_CSR_WF_B1_ON_IRQ_STATUS_CONN_WF_B1_HOST_CLR_FW_OWN_STS_SHFT 1u
#define CONN_CFG_ON_CSR_WF_B1_ON_IRQ_STATUS_CONN_WF_B1_HOST_SET_FW_OWN_STS_ADDR CONN_CFG_ON_CSR_WF_B1_ON_IRQ_STATUS_ADDR
#define CONN_CFG_ON_CSR_WF_B1_ON_IRQ_STATUS_CONN_WF_B1_HOST_SET_FW_OWN_STS_MASK 0x00000001u                // CONN_WF_B1_HOST_SET_FW_OWN_STS[0]
#define CONN_CFG_ON_CSR_WF_B1_ON_IRQ_STATUS_CONN_WF_B1_HOST_SET_FW_OWN_STS_SHFT 0u

/* =====================================================================================

  ---CSR_WF_B1_ON_HOST_CSR_MISC (0x18001000 + 0x634u)---

    CONN_WF_B1_HOST_LPCR_FW_OWN[0] - (W1C) Fw write 1 to set driver own state cr (band1) and generate irq to host
                                     Fw could read this cr to check state
                                     1'b0:Driver own
                                     1'b1:Fw own
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CSR_WF_B1_ON_HOST_CSR_MISC_CONN_WF_B1_HOST_LPCR_FW_OWN_ADDR CONN_CFG_ON_CSR_WF_B1_ON_HOST_CSR_MISC_ADDR
#define CONN_CFG_ON_CSR_WF_B1_ON_HOST_CSR_MISC_CONN_WF_B1_HOST_LPCR_FW_OWN_MASK 0x00000001u                // CONN_WF_B1_HOST_LPCR_FW_OWN[0]
#define CONN_CFG_ON_CSR_WF_B1_ON_HOST_CSR_MISC_CONN_WF_B1_HOST_LPCR_FW_OWN_SHFT 0u

/* =====================================================================================

  ---CSR_BGF_ON_IRQ_STATUS (0x18001000 + 0x640u)---

    CONN_BGF_HOST_SET_FW_OWN_STS[0] - (W1C) Fw write 1 to clr irq which cause by host set fw own to bgf
    CONN_BGF_HOST_CLR_FW_OWN_STS[1] - (W1C) Fw write 1 to clr irq which cause by host clr fw own to bgf
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CSR_BGF_ON_IRQ_STATUS_CONN_BGF_HOST_CLR_FW_OWN_STS_ADDR CONN_CFG_ON_CSR_BGF_ON_IRQ_STATUS_ADDR
#define CONN_CFG_ON_CSR_BGF_ON_IRQ_STATUS_CONN_BGF_HOST_CLR_FW_OWN_STS_MASK 0x00000002u                // CONN_BGF_HOST_CLR_FW_OWN_STS[1]
#define CONN_CFG_ON_CSR_BGF_ON_IRQ_STATUS_CONN_BGF_HOST_CLR_FW_OWN_STS_SHFT 1u
#define CONN_CFG_ON_CSR_BGF_ON_IRQ_STATUS_CONN_BGF_HOST_SET_FW_OWN_STS_ADDR CONN_CFG_ON_CSR_BGF_ON_IRQ_STATUS_ADDR
#define CONN_CFG_ON_CSR_BGF_ON_IRQ_STATUS_CONN_BGF_HOST_SET_FW_OWN_STS_MASK 0x00000001u                // CONN_BGF_HOST_SET_FW_OWN_STS[0]
#define CONN_CFG_ON_CSR_BGF_ON_IRQ_STATUS_CONN_BGF_HOST_SET_FW_OWN_STS_SHFT 0u

/* =====================================================================================

  ---CSR_BGF_ON_HOST_CSR_MISC (0x18001000 + 0x644u)---

    CONN_BGF_HOST_LPCR_FW_OWN[0] - (W1C) Fw write 1 to set driver own state cr (bgf) and generate irq to host
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CSR_BGF_ON_HOST_CSR_MISC_CONN_BGF_HOST_LPCR_FW_OWN_ADDR CONN_CFG_ON_CSR_BGF_ON_HOST_CSR_MISC_ADDR
#define CONN_CFG_ON_CSR_BGF_ON_HOST_CSR_MISC_CONN_BGF_HOST_LPCR_FW_OWN_MASK 0x00000001u                // CONN_BGF_HOST_LPCR_FW_OWN[0]
#define CONN_CFG_ON_CSR_BGF_ON_HOST_CSR_MISC_CONN_BGF_HOST_LPCR_FW_OWN_SHFT 0u

/* =====================================================================================

  ---CSR_GPS_ON_IRQ_STATUS (0x18001000 + 0x650u)---

    CONN_GPS_HOST_SET_FW_OWN_STS[0] - (W1C) Fw write 1 to clr irq which cause by host set fw own to gps
    CONN_GPS_HOST_CLR_FW_OWN_STS[1] - (W1C) Fw write 1 to clr irq which cause by host clr fw own to gps
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CSR_GPS_ON_IRQ_STATUS_CONN_GPS_HOST_CLR_FW_OWN_STS_ADDR CONN_CFG_ON_CSR_GPS_ON_IRQ_STATUS_ADDR
#define CONN_CFG_ON_CSR_GPS_ON_IRQ_STATUS_CONN_GPS_HOST_CLR_FW_OWN_STS_MASK 0x00000002u                // CONN_GPS_HOST_CLR_FW_OWN_STS[1]
#define CONN_CFG_ON_CSR_GPS_ON_IRQ_STATUS_CONN_GPS_HOST_CLR_FW_OWN_STS_SHFT 1u
#define CONN_CFG_ON_CSR_GPS_ON_IRQ_STATUS_CONN_GPS_HOST_SET_FW_OWN_STS_ADDR CONN_CFG_ON_CSR_GPS_ON_IRQ_STATUS_ADDR
#define CONN_CFG_ON_CSR_GPS_ON_IRQ_STATUS_CONN_GPS_HOST_SET_FW_OWN_STS_MASK 0x00000001u                // CONN_GPS_HOST_SET_FW_OWN_STS[0]
#define CONN_CFG_ON_CSR_GPS_ON_IRQ_STATUS_CONN_GPS_HOST_SET_FW_OWN_STS_SHFT 0u

/* =====================================================================================

  ---CSR_GPS_ON_HOST_CSR_MISC (0x18001000 + 0x654u)---

    CONN_GPS_HOST_LPCR_FW_OWN[0] - (W1C) Fw write 1 to set driver own state cr (gps) and generate irq to host
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CSR_GPS_ON_HOST_CSR_MISC_CONN_GPS_HOST_LPCR_FW_OWN_ADDR CONN_CFG_ON_CSR_GPS_ON_HOST_CSR_MISC_ADDR
#define CONN_CFG_ON_CSR_GPS_ON_HOST_CSR_MISC_CONN_GPS_HOST_LPCR_FW_OWN_MASK 0x00000001u                // CONN_GPS_HOST_LPCR_FW_OWN[0]
#define CONN_CFG_ON_CSR_GPS_ON_HOST_CSR_MISC_CONN_GPS_HOST_LPCR_FW_OWN_SHFT 0u

/* =====================================================================================

  ---CONN_SENSORHUB_CFG0 (0x18001000 + 0x700u)---

    CR_CONN_SENSORHUB_UART_CLR0[0] - (RW) BT FW write this bit to 1 to clear conn_sensorhub_uart_osc_en_hw, it would be auto clear to 1 when conn_sensorhub_uart_osc_en_hw=0
    CR_CONN_SENSORHUB_UART_OSC_EN_SW0[1] - (RW) BT FW write this bit to 1 to claim SW wakeup flag on conn_sensorhub_uart usage
    CONN_SENSORHUB_UART_OSC_EN_HW[2] - (RO) Status of conn_sensorhub_uart_osc_en_hw, this bit is set to 1'b1 when detected any low status on UART RXD
    CONN_SENSORHUB_UART_OSC_EN[3] - (RO) Status of conn_sensorhub_uart_osc_en, this bit is used to wakeup or keep awake conn_infra 
                                     conn_sensorhbu_uart_osc_en = conn_sensorhub_uart_osc_en_hw |  CR_CONN_SENSORHUB_UART_OSC_EN_SW0 | CR_CONN_SENSORHUB_UART_OSC_EN_SW1
    RESERVED4[30..4]             - (RO) Reserved bits
    CONN_SENSORHUB_BYPASS_WAKEUP_0[31] - (RW) bypass mode

 =====================================================================================*/
#define CONN_CFG_ON_CONN_SENSORHUB_CFG0_CONN_SENSORHUB_BYPASS_WAKEUP_0_ADDR CONN_CFG_ON_CONN_SENSORHUB_CFG0_ADDR
#define CONN_CFG_ON_CONN_SENSORHUB_CFG0_CONN_SENSORHUB_BYPASS_WAKEUP_0_MASK 0x80000000u                // CONN_SENSORHUB_BYPASS_WAKEUP_0[31]
#define CONN_CFG_ON_CONN_SENSORHUB_CFG0_CONN_SENSORHUB_BYPASS_WAKEUP_0_SHFT 31u
#define CONN_CFG_ON_CONN_SENSORHUB_CFG0_CONN_SENSORHUB_UART_OSC_EN_ADDR CONN_CFG_ON_CONN_SENSORHUB_CFG0_ADDR
#define CONN_CFG_ON_CONN_SENSORHUB_CFG0_CONN_SENSORHUB_UART_OSC_EN_MASK 0x00000008u                // CONN_SENSORHUB_UART_OSC_EN[3]
#define CONN_CFG_ON_CONN_SENSORHUB_CFG0_CONN_SENSORHUB_UART_OSC_EN_SHFT 3u
#define CONN_CFG_ON_CONN_SENSORHUB_CFG0_CONN_SENSORHUB_UART_OSC_EN_HW_ADDR CONN_CFG_ON_CONN_SENSORHUB_CFG0_ADDR
#define CONN_CFG_ON_CONN_SENSORHUB_CFG0_CONN_SENSORHUB_UART_OSC_EN_HW_MASK 0x00000004u                // CONN_SENSORHUB_UART_OSC_EN_HW[2]
#define CONN_CFG_ON_CONN_SENSORHUB_CFG0_CONN_SENSORHUB_UART_OSC_EN_HW_SHFT 2u
#define CONN_CFG_ON_CONN_SENSORHUB_CFG0_CR_CONN_SENSORHUB_UART_OSC_EN_SW0_ADDR CONN_CFG_ON_CONN_SENSORHUB_CFG0_ADDR
#define CONN_CFG_ON_CONN_SENSORHUB_CFG0_CR_CONN_SENSORHUB_UART_OSC_EN_SW0_MASK 0x00000002u                // CR_CONN_SENSORHUB_UART_OSC_EN_SW0[1]
#define CONN_CFG_ON_CONN_SENSORHUB_CFG0_CR_CONN_SENSORHUB_UART_OSC_EN_SW0_SHFT 1u
#define CONN_CFG_ON_CONN_SENSORHUB_CFG0_CR_CONN_SENSORHUB_UART_CLR0_ADDR CONN_CFG_ON_CONN_SENSORHUB_CFG0_ADDR
#define CONN_CFG_ON_CONN_SENSORHUB_CFG0_CR_CONN_SENSORHUB_UART_CLR0_MASK 0x00000001u                // CR_CONN_SENSORHUB_UART_CLR0[0]
#define CONN_CFG_ON_CONN_SENSORHUB_CFG0_CR_CONN_SENSORHUB_UART_CLR0_SHFT 0u

/* =====================================================================================

  ---CONN_SENSORHUB_CFG1 (0x18001000 + 0x704u)---

    CR_CONN_SENSORHUB_UART_CLR1[0] - (RW) WF FW write this bit to 1 to clear conn_sensorhub_uart_osc_en_hw, it would be auto clear to 1 when conn_sensorhub_uart_osc_en_hw=0
    CR_CONN_SENSORHUB_UART_OSC_EN_SW1[1] - (RW) BT FW write this bit to 1 to claim SW wakeup flag on conn_sensorhub_uart usage
    CONN_SENSORHUB_UART_OSC_EN_HW[2] - (RO) Status of conn_sensorhub_uart_osc_en_hw, this bit is set to 1'b1 when detected any low status on UART RXD
    CONN_SENSORHUB_UART_OSC_EN[3] - (RO) Status of conn_sensorhub_uart_osc_en, this bit is used to wakeup or keep awake conn_infra 
                                     conn_sensorhbu_uart_osc_en = conn_sensorhub_uart_osc_en_hw |  CR_CONN_SENSORHUB_UART_OSC_EN_SW0 | CR_CONN_SENSORHUB_UART_OSC_EN_SW1
    RESERVED4[30..4]             - (RO) Reserved bits
    CONN_SENSORHUB_BYPASS_WAKEUP_1[31] - (RW) bypass mode

 =====================================================================================*/
#define CONN_CFG_ON_CONN_SENSORHUB_CFG1_CONN_SENSORHUB_BYPASS_WAKEUP_1_ADDR CONN_CFG_ON_CONN_SENSORHUB_CFG1_ADDR
#define CONN_CFG_ON_CONN_SENSORHUB_CFG1_CONN_SENSORHUB_BYPASS_WAKEUP_1_MASK 0x80000000u                // CONN_SENSORHUB_BYPASS_WAKEUP_1[31]
#define CONN_CFG_ON_CONN_SENSORHUB_CFG1_CONN_SENSORHUB_BYPASS_WAKEUP_1_SHFT 31u
#define CONN_CFG_ON_CONN_SENSORHUB_CFG1_CONN_SENSORHUB_UART_OSC_EN_ADDR CONN_CFG_ON_CONN_SENSORHUB_CFG1_ADDR
#define CONN_CFG_ON_CONN_SENSORHUB_CFG1_CONN_SENSORHUB_UART_OSC_EN_MASK 0x00000008u                // CONN_SENSORHUB_UART_OSC_EN[3]
#define CONN_CFG_ON_CONN_SENSORHUB_CFG1_CONN_SENSORHUB_UART_OSC_EN_SHFT 3u
#define CONN_CFG_ON_CONN_SENSORHUB_CFG1_CONN_SENSORHUB_UART_OSC_EN_HW_ADDR CONN_CFG_ON_CONN_SENSORHUB_CFG1_ADDR
#define CONN_CFG_ON_CONN_SENSORHUB_CFG1_CONN_SENSORHUB_UART_OSC_EN_HW_MASK 0x00000004u                // CONN_SENSORHUB_UART_OSC_EN_HW[2]
#define CONN_CFG_ON_CONN_SENSORHUB_CFG1_CONN_SENSORHUB_UART_OSC_EN_HW_SHFT 2u
#define CONN_CFG_ON_CONN_SENSORHUB_CFG1_CR_CONN_SENSORHUB_UART_OSC_EN_SW1_ADDR CONN_CFG_ON_CONN_SENSORHUB_CFG1_ADDR
#define CONN_CFG_ON_CONN_SENSORHUB_CFG1_CR_CONN_SENSORHUB_UART_OSC_EN_SW1_MASK 0x00000002u                // CR_CONN_SENSORHUB_UART_OSC_EN_SW1[1]
#define CONN_CFG_ON_CONN_SENSORHUB_CFG1_CR_CONN_SENSORHUB_UART_OSC_EN_SW1_SHFT 1u
#define CONN_CFG_ON_CONN_SENSORHUB_CFG1_CR_CONN_SENSORHUB_UART_CLR1_ADDR CONN_CFG_ON_CONN_SENSORHUB_CFG1_ADDR
#define CONN_CFG_ON_CONN_SENSORHUB_CFG1_CR_CONN_SENSORHUB_UART_CLR1_MASK 0x00000001u                // CR_CONN_SENSORHUB_UART_CLR1[0]
#define CONN_CFG_ON_CONN_SENSORHUB_CFG1_CR_CONN_SENSORHUB_UART_CLR1_SHFT 0u

/* =====================================================================================

  ---CONN_COEX_IDC_UART_CFG0 (0x18001000 + 0x708u)---

    CR_CONN_COEX_IDC_UART_UART_CLR0[0] - (RW) BT FW write this bit to 1 to clear conn_COEX_IDC_UART_uart_osc_en_hw, it would be auto clear to 1 when conn_COEX_IDC_UART_uart_osc_en_hw=0
    CR_CONN_COEX_IDC_UART_UART_OSC_EN_SW0[1] - (RW) BT FW write this bit to 1 to claim SW wakeup flag on conn_COEX_IDC_UART_uart usage
    CONN_COEX_IDC_UART_UART_OSC_EN_HW[2] - (RO) Status of conn_COEX_IDC_UART_uart_osc_en_hw, this bit is set to 1'b1 when detected any low status on UART RXD
    CONN_COEX_IDC_UART_UART_OSC_EN[3] - (RO) Status of conn_COEX_IDC_UART_uart_osc_en, this bit is used to wakeup or keep awake conn_infra 
                                     conn_sensorhbu_uart_osc_en = conn_COEX_IDC_UART_uart_osc_en_hw |  CR_CONN_COEX_IDC_UART_UART_OSC_EN_SW0 | CR_CONN_COEX_IDC_UART_UART_OSC_EN_SW1
    RESERVED4[30..4]             - (RO) Reserved bits
    CONN_COEX_IDC_UART_BYPASS_WAKEUP_0[31] - (RW) bypass mode

 =====================================================================================*/
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_CONN_COEX_IDC_UART_BYPASS_WAKEUP_0_ADDR CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_ADDR
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_CONN_COEX_IDC_UART_BYPASS_WAKEUP_0_MASK 0x80000000u                // CONN_COEX_IDC_UART_BYPASS_WAKEUP_0[31]
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_CONN_COEX_IDC_UART_BYPASS_WAKEUP_0_SHFT 31u
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_CONN_COEX_IDC_UART_UART_OSC_EN_ADDR CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_ADDR
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_CONN_COEX_IDC_UART_UART_OSC_EN_MASK 0x00000008u                // CONN_COEX_IDC_UART_UART_OSC_EN[3]
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_CONN_COEX_IDC_UART_UART_OSC_EN_SHFT 3u
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_CONN_COEX_IDC_UART_UART_OSC_EN_HW_ADDR CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_ADDR
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_CONN_COEX_IDC_UART_UART_OSC_EN_HW_MASK 0x00000004u                // CONN_COEX_IDC_UART_UART_OSC_EN_HW[2]
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_CONN_COEX_IDC_UART_UART_OSC_EN_HW_SHFT 2u
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_CR_CONN_COEX_IDC_UART_UART_OSC_EN_SW0_ADDR CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_ADDR
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_CR_CONN_COEX_IDC_UART_UART_OSC_EN_SW0_MASK 0x00000002u                // CR_CONN_COEX_IDC_UART_UART_OSC_EN_SW0[1]
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_CR_CONN_COEX_IDC_UART_UART_OSC_EN_SW0_SHFT 1u
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_CR_CONN_COEX_IDC_UART_UART_CLR0_ADDR CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_ADDR
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_CR_CONN_COEX_IDC_UART_UART_CLR0_MASK 0x00000001u                // CR_CONN_COEX_IDC_UART_UART_CLR0[0]
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG0_CR_CONN_COEX_IDC_UART_UART_CLR0_SHFT 0u

/* =====================================================================================

  ---CONN_COEX_IDC_UART_CFG1 (0x18001000 + 0x710u)---

    CR_CONN_COEX_IDC_UART_UART_CLR1[0] - (RW) WF FW write this bit to 1 to clear conn_COEX_IDC_UART_uart_osc_en_hw, it would be auto clear to 1 when conn_COEX_IDC_UART_uart_osc_en_hw=0
    CR_CONN_COEX_IDC_UART_UART_OSC_EN_SW1[1] - (RW) BT FW write this bit to 1 to claim SW wakeup flag on conn_COEX_IDC_UART_uart usage
    CONN_COEX_IDC_UART_UART_OSC_EN_HW[2] - (RO) Status of conn_COEX_IDC_UART_uart_osc_en_hw, this bit is set to 1'b1 when detected any low status on UART RXD
    CONN_COEX_IDC_UART_UART_OSC_EN[3] - (RO) Status of conn_COEX_IDC_UART_uart_osc_en, this bit is used to wakeup or keep awake conn_infra 
                                     conn_sensorhbu_uart_osc_en = conn_COEX_IDC_UART_uart_osc_en_hw |  CR_CONN_COEX_IDC_UART_UART_OSC_EN_SW0 | CR_CONN_COEX_IDC_UART_UART_OSC_EN_SW1
    RESERVED4[30..4]             - (RO) Reserved bits
    CONN_COEX_IDC_UART_BYPASS_WAKEUP_1[31] - (RW) bypass mode

 =====================================================================================*/
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_CONN_COEX_IDC_UART_BYPASS_WAKEUP_1_ADDR CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_ADDR
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_CONN_COEX_IDC_UART_BYPASS_WAKEUP_1_MASK 0x80000000u                // CONN_COEX_IDC_UART_BYPASS_WAKEUP_1[31]
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_CONN_COEX_IDC_UART_BYPASS_WAKEUP_1_SHFT 31u
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_CONN_COEX_IDC_UART_UART_OSC_EN_ADDR CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_ADDR
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_CONN_COEX_IDC_UART_UART_OSC_EN_MASK 0x00000008u                // CONN_COEX_IDC_UART_UART_OSC_EN[3]
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_CONN_COEX_IDC_UART_UART_OSC_EN_SHFT 3u
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_CONN_COEX_IDC_UART_UART_OSC_EN_HW_ADDR CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_ADDR
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_CONN_COEX_IDC_UART_UART_OSC_EN_HW_MASK 0x00000004u                // CONN_COEX_IDC_UART_UART_OSC_EN_HW[2]
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_CONN_COEX_IDC_UART_UART_OSC_EN_HW_SHFT 2u
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_CR_CONN_COEX_IDC_UART_UART_OSC_EN_SW1_ADDR CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_ADDR
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_CR_CONN_COEX_IDC_UART_UART_OSC_EN_SW1_MASK 0x00000002u                // CR_CONN_COEX_IDC_UART_UART_OSC_EN_SW1[1]
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_CR_CONN_COEX_IDC_UART_UART_OSC_EN_SW1_SHFT 1u
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_CR_CONN_COEX_IDC_UART_UART_CLR1_ADDR CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_ADDR
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_CR_CONN_COEX_IDC_UART_UART_CLR1_MASK 0x00000001u                // CR_CONN_COEX_IDC_UART_UART_CLR1[0]
#define CONN_CFG_ON_CONN_COEX_IDC_UART_CFG1_CR_CONN_COEX_IDC_UART_UART_CLR1_SHFT 0u

/* =====================================================================================

  ---CONNSYS_XGF_EXTPLL_DE_GLITCH_MANUAL_MODE (0x18001000 + 0x800u)---

    CONNSYS_XGF_EXTPLL_DE_GLITCH_MANUAL_RDY_SEL[0] - (RW)  xxx 
    CONNSYS_XGF_EXTPLL_DE_GLITCH_MANUAL_RDY[1] - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONNSYS_XGF_EXTPLL_DE_GLITCH_MANUAL_MODE_CONNSYS_XGF_EXTPLL_DE_GLITCH_MANUAL_RDY_ADDR CONN_CFG_ON_CONNSYS_XGF_EXTPLL_DE_GLITCH_MANUAL_MODE_ADDR
#define CONN_CFG_ON_CONNSYS_XGF_EXTPLL_DE_GLITCH_MANUAL_MODE_CONNSYS_XGF_EXTPLL_DE_GLITCH_MANUAL_RDY_MASK 0x00000002u                // CONNSYS_XGF_EXTPLL_DE_GLITCH_MANUAL_RDY[1]
#define CONN_CFG_ON_CONNSYS_XGF_EXTPLL_DE_GLITCH_MANUAL_MODE_CONNSYS_XGF_EXTPLL_DE_GLITCH_MANUAL_RDY_SHFT 1u
#define CONN_CFG_ON_CONNSYS_XGF_EXTPLL_DE_GLITCH_MANUAL_MODE_CONNSYS_XGF_EXTPLL_DE_GLITCH_MANUAL_RDY_SEL_ADDR CONN_CFG_ON_CONNSYS_XGF_EXTPLL_DE_GLITCH_MANUAL_MODE_ADDR
#define CONN_CFG_ON_CONNSYS_XGF_EXTPLL_DE_GLITCH_MANUAL_MODE_CONNSYS_XGF_EXTPLL_DE_GLITCH_MANUAL_RDY_SEL_MASK 0x00000001u                // CONNSYS_XGF_EXTPLL_DE_GLITCH_MANUAL_RDY_SEL[0]
#define CONN_CFG_ON_CONNSYS_XGF_EXTPLL_DE_GLITCH_MANUAL_MODE_CONNSYS_XGF_EXTPLL_DE_GLITCH_MANUAL_RDY_SEL_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_ON_MET_CTL (0x18001000 + 0x900u)---

    conn_met_data_off_bust_mask[0] - (RW) Met data mask cr
    conn_met_data_host_bust_mask[1] - (RW) Met data mask cr
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_MET_CTL_conn_met_data_host_bust_mask_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ON_MET_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_MET_CTL_conn_met_data_host_bust_mask_MASK 0x00000002u                // conn_met_data_host_bust_mask[1]
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_MET_CTL_conn_met_data_host_bust_mask_SHFT 1u
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_MET_CTL_conn_met_data_off_bust_mask_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ON_MET_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_MET_CTL_conn_met_data_off_bust_mask_MASK 0x00000001u                // conn_met_data_off_bust_mask[0]
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_MET_CTL_conn_met_data_off_bust_mask_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_ON_SLP_COUNT (0x18001000 + 0x904u)---

    conn_infra_sleep_latency[15..0] - (RW) conn_infra_sleep_latency
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_SLP_COUNT_conn_infra_sleep_latency_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ON_SLP_COUNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_SLP_COUNT_conn_infra_sleep_latency_MASK 0x0000FFFFu                // conn_infra_sleep_latency[15..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_SLP_COUNT_conn_infra_sleep_latency_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_ON_WAKE_COUNT (0x18001000 + 0x908u)---

    conn_infra_wakeup_latency[15..0] - (RW) conn_infra_wakeup_latency
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_WAKE_COUNT_conn_infra_wakeup_latency_ADDR CONN_CFG_ON_CONN_INFRA_CFG_ON_WAKE_COUNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_WAKE_COUNT_conn_infra_wakeup_latency_MASK 0x0000FFFFu                // conn_infra_wakeup_latency[15..0]
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_WAKE_COUNT_conn_infra_wakeup_latency_SHFT 0u

#ifdef __cplusplus
}
#endif

#endif // __CONN_CFG_ON_REGS_H__
