INFO-FLOW: Workspace F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1 opened at Thu Jun 20 17:35:08 +0200 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.13 sec.
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.133 sec.
Command     ap_source done; 0.133 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu7ev 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.283 sec.
Execute   set_part xczu7ev-ffvc1156-2-e -tool vivado 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       license_isbetapart xczu7ev 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.654 sec.
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     get_default_platform 
Command   set_part done; 0.773 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unconstrained.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling unconstrained.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted unconstrained.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado_2018.3/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "unconstrained.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018.3/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E unconstrained.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.pp.0.cpp
Command       clang done; 2.353 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.532 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado_2018.3/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.pp.0.cpp"  -o "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018.3/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.pp.0.cpp -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/useless.bc
Command       clang done; 1.04 sec.
INFO-FLOW: Done: GCC PP time: 3.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.pp.0.cpp std=gnu++98 -directive=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.152 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.pp.0.cpp std=gnu++98 -directive=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/all.directive.json -quiet -fix-errors F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.149 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-dataflow-lawyer.unconstrained.pp.0.cpp.diag.yml F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-dataflow-lawyer.unconstrained.pp.0.cpp.out.log 2> F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-dataflow-lawyer.unconstrained.pp.0.cpp.err.log 
Command       ap_eval done; 0.434 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/tidy-3.1.unconstrained.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/tidy-3.1.unconstrained.pp.0.cpp.out.log 2> F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/tidy-3.1.unconstrained.pp.0.cpp.err.log 
Command         ap_eval done; 0.199 sec.
Execute         ap_eval exec -ignorestderr D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-legacy-rewriter.unconstrained.pp.0.cpp.out.log 2> F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-legacy-rewriter.unconstrained.pp.0.cpp.err.log 
Command         ap_eval done; 0.363 sec.
Command       tidy_31 done; 0.593 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.126 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018.3/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.bc" 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018.3/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.bc
Command       clang done; 0.905 sec.
INFO: [HLS 200-10] Analyzing design file 'sph_dec.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling sph_dec.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted sph_dec.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado_2018.3/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "sph_dec.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018.3/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E sph_dec.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.pp.0.cpp
WARNING: [HLS 200-40] sph_dec.cpp:120:1: warning: '/*' within block comment [-Wcomment]
/*
^
1 warning generated.
Command       clang done; 0.9 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.127 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado_2018.3/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.pp.0.cpp"  -o "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018.3/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.pp.0.cpp -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/useless.bc
Command       clang done; 0.893 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.pp.0.cpp std=gnu++98 -directive=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.138 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.pp.0.cpp std=gnu++98 -directive=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/all.directive.json -quiet -fix-errors F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.122 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-dataflow-lawyer.sph_dec.pp.0.cpp.diag.yml F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-dataflow-lawyer.sph_dec.pp.0.cpp.out.log 2> F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-dataflow-lawyer.sph_dec.pp.0.cpp.err.log 
Command       ap_eval done; 0.119 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/tidy-3.1.sph_dec.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/tidy-3.1.sph_dec.pp.0.cpp.out.log 2> F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/tidy-3.1.sph_dec.pp.0.cpp.err.log 
Command         ap_eval done; 0.16 sec.
Execute         ap_eval exec -ignorestderr D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-legacy-rewriter.sph_dec.pp.0.cpp.out.log 2> F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-legacy-rewriter.sph_dec.pp.0.cpp.err.log 
Command         ap_eval done; 0.119 sec.
Command       tidy_31 done; 0.293 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.146 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018.3/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.bc" 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018.3/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.bc
Command       clang done; 0.883 sec.
INFO: [HLS 200-10] Analyzing design file 'pred_controller.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling pred_controller.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted pred_controller.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado_2018.3/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "pred_controller.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018.3/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E pred_controller.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.pp.0.cpp
Command       clang done; 0.891 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.149 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado_2018.3/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.pp.0.cpp"  -o "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018.3/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.pp.0.cpp -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/useless.bc
Command       clang done; 0.892 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.pp.0.cpp std=gnu++98 -directive=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.129 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.pp.0.cpp std=gnu++98 -directive=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/all.directive.json -quiet -fix-errors F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.127 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-dataflow-lawyer.pred_controller.pp.0.cpp.diag.yml F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-dataflow-lawyer.pred_controller.pp.0.cpp.out.log 2> F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-dataflow-lawyer.pred_controller.pp.0.cpp.err.log 
Command       ap_eval done; 0.121 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/tidy-3.1.pred_controller.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/tidy-3.1.pred_controller.pp.0.cpp.out.log 2> F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/tidy-3.1.pred_controller.pp.0.cpp.err.log 
Command         ap_eval done; 0.132 sec.
Execute         ap_eval exec -ignorestderr D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-legacy-rewriter.pred_controller.pp.0.cpp.out.log 2> F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-legacy-rewriter.pred_controller.pp.0.cpp.err.log 
Command         ap_eval done; 0.139 sec.
Command       tidy_31 done; 0.276 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.176 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018.3/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.bc" 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018.3/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.bc
Command       clang done; 0.897 sec.
INFO: [HLS 200-10] Analyzing design file 'guess_edu.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling guess_edu.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted guess_edu.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado_2018.3/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "guess_edu.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018.3/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E guess_edu.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.pp.0.cpp
Command       clang done; 0.886 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.163 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado_2018.3/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.pp.0.cpp"  -o "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018.3/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.pp.0.cpp -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/useless.bc
Command       clang done; 0.96 sec.
INFO-FLOW: Done: GCC PP time: 2 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.pp.0.cpp std=gnu++98 -directive=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.142 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.pp.0.cpp std=gnu++98 -directive=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/all.directive.json -quiet -fix-errors F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.137 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-dataflow-lawyer.guess_edu.pp.0.cpp.diag.yml F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-dataflow-lawyer.guess_edu.pp.0.cpp.out.log 2> F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-dataflow-lawyer.guess_edu.pp.0.cpp.err.log 
Command       ap_eval done; 0.132 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/tidy-3.1.guess_edu.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/tidy-3.1.guess_edu.pp.0.cpp.out.log 2> F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/tidy-3.1.guess_edu.pp.0.cpp.err.log 
Command         ap_eval done; 0.178 sec.
Execute         ap_eval exec -ignorestderr D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-legacy-rewriter.guess_edu.pp.0.cpp.out.log 2> F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-legacy-rewriter.guess_edu.pp.0.cpp.err.log 
Command         ap_eval done; 0.161 sec.
Command       tidy_31 done; 0.353 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.152 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018.3/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.bc" 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018.3/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.bc
Command       clang done; 1.101 sec.
INFO: [HLS 200-10] Analyzing design file 'guess_babay.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling guess_babay.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted guess_babay.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado_2018.3/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "guess_babay.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018.3/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E guess_babay.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.pp.0.cpp
Command       clang done; 0.973 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.157 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado_2018.3/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.pp.0.cpp"  -o "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018.3/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.pp.0.cpp -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/useless.bc
Command       clang done; 0.973 sec.
INFO-FLOW: Done: GCC PP time: 2.1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.pp.0.cpp std=gnu++98 -directive=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.124 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.pp.0.cpp std=gnu++98 -directive=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/all.directive.json -quiet -fix-errors F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.123 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-dataflow-lawyer.guess_babay.pp.0.cpp.diag.yml F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-dataflow-lawyer.guess_babay.pp.0.cpp.out.log 2> F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-dataflow-lawyer.guess_babay.pp.0.cpp.err.log 
Command       ap_eval done; 0.119 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/tidy-3.1.guess_babay.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/tidy-3.1.guess_babay.pp.0.cpp.out.log 2> F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/tidy-3.1.guess_babay.pp.0.cpp.err.log 
Command         ap_eval done; 0.162 sec.
Execute         ap_eval exec -ignorestderr D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-legacy-rewriter.guess_babay.pp.0.cpp.out.log 2> F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/xilinx-legacy-rewriter.guess_babay.pp.0.cpp.err.log 
Command         ap_eval done; 0.124 sec.
Command       tidy_31 done; 0.303 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.126 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018.3/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.bc" 
INFO-FLOW: exec D:/Vivado_2018.3/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_2018.3/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot -I D:/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.bc
Command       clang done; 0.909 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.g.bc F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.g.bc F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/pred_controller.g.bc F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.g.bc F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.g.bc -hls-opt -except-internalize predictive_controller -LD:/Vivado_2018.3/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 11.131 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 105.484 ; gain = 18.625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 105.484 ; gain = 18.625
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/a.pp.bc -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Vivado_2018.3/Vivado/2018.3/win64/lib -lfloatconversion -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.576 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top predictive_controller -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/a.g.0.bc -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.217 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 107.715 ; gain = 20.855
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/a.g.1.bc -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.319 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/a.g.2.prechk.bc -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 108.371 ; gain = 21.512
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/a.g.1.bc to F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/a.o.1.bc -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Automatically partitioning small array 'X_KK_a' (pred_controller.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'accu' (unconstrained.cpp:11) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'X_KK_a' (pred_controller.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accu' (unconstrained.cpp:11) in dimension 1 completely.
Command         transform done; 1.028 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/a.o.1.tmp.bc -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (unconstrained.cpp:11:37) to (unconstrained.cpp:11:37) in function 'unconstrained'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sph_dec.cpp:54:5) to (sph_dec.cpp:53:36) in function 'sph_dec'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (guess_edu.cpp:44:55) to (guess_edu.cpp:44:48) in function 'guess_edu'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (guess_babay.cpp:52:53) to (guess_babay.cpp:52:46) in function 'guess_babay'... converting 3 basic blocks.
Command         transform done; 0.377 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 130.836 ; gain = 43.977
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/a.o.2.bc -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-466] Port 'Y_REF_KK_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'U_KK_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'Y_HAT_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'R_HAT_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'V_MUL_H_INV_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'out'() has different latency/depth on the same m_axi bundle:'data'
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 12 on port 'data' (pred_controller.cpp:84:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 144 on port 'data' (pred_controller.cpp:103:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 144 on port 'data' (pred_controller.cpp:109:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 144 on port 'data' (pred_controller.cpp:116:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'data' (pred_controller.cpp:97:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'data' (pred_controller.cpp:72:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'data' (pred_controller.cpp:79:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 96 on port 'data' (pred_controller.cpp:91:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 12 on port 'data' (pred_controller.cpp:168:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 1.095 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 165.242 ; gain = 78.383
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.76 sec.
Command     elaborate done; 36.693 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'predictive_controller' ...
Execute       ap_set_top_model predictive_controller 
Execute       get_model_list predictive_controller -filter all-wo-channel -topdown 
Execute       preproc_iomode -model predictive_controller 
Execute       preproc_iomode -model sph_dec 
Execute       preproc_iomode -model guess_babay 
Execute       preproc_iomode -model guess_edu 
Execute       preproc_iomode -model unconstrained 
Execute       get_model_list predictive_controller -filter all-wo-channel 
INFO-FLOW: Model list for configure: unconstrained guess_edu guess_babay sph_dec predictive_controller
INFO-FLOW: Configuring Module : unconstrained ...
Execute       set_default_model unconstrained 
Execute       apply_spec_resource_limit unconstrained 
INFO-FLOW: Configuring Module : guess_edu ...
Execute       set_default_model guess_edu 
Execute       apply_spec_resource_limit guess_edu 
INFO-FLOW: Configuring Module : guess_babay ...
Execute       set_default_model guess_babay 
Execute       apply_spec_resource_limit guess_babay 
INFO-FLOW: Configuring Module : sph_dec ...
Execute       set_default_model sph_dec 
Execute       apply_spec_resource_limit sph_dec 
INFO-FLOW: Configuring Module : predictive_controller ...
Execute       set_default_model predictive_controller 
Execute       apply_spec_resource_limit predictive_controller 
INFO-FLOW: Model list for preprocess: unconstrained guess_edu guess_babay sph_dec predictive_controller
INFO-FLOW: Preprocessing Module: unconstrained ...
Execute       set_default_model unconstrained 
Execute       cdfg_preprocess -model unconstrained 
Execute       rtl_gen_preprocess unconstrained 
INFO-FLOW: Preprocessing Module: guess_edu ...
Execute       set_default_model guess_edu 
Execute       cdfg_preprocess -model guess_edu 
Execute       rtl_gen_preprocess guess_edu 
INFO-FLOW: Preprocessing Module: guess_babay ...
Execute       set_default_model guess_babay 
Execute       cdfg_preprocess -model guess_babay 
Execute       rtl_gen_preprocess guess_babay 
INFO-FLOW: Preprocessing Module: sph_dec ...
Execute       set_default_model sph_dec 
Execute       cdfg_preprocess -model sph_dec 
Execute       rtl_gen_preprocess sph_dec 
INFO-FLOW: Preprocessing Module: predictive_controller ...
Execute       set_default_model predictive_controller 
Execute       cdfg_preprocess -model predictive_controller 
Execute       rtl_gen_preprocess predictive_controller 
WARNING: [SYN 201-107] Renaming port name 'predictive_controller/out' to 'predictive_controller/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: unconstrained guess_edu guess_babay sph_dec predictive_controller
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unconstrained' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model unconstrained 
Execute       schedule -model unconstrained 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.307 sec.
INFO: [HLS 200-111]  Elapsed time: 38.832 seconds; current allocated memory: 122.544 MB.
Execute       report -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
Command       report done; 0.135 sec.
Execute       db_write -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.sched.adb -f 
INFO-FLOW: Finish scheduling unconstrained.
Execute       set_default_model unconstrained 
Execute       bind -model unconstrained 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=unconstrained
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 123.663 MB.
Execute       report -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.verbose.bind.rpt -verbose -f 
Command       report done; 0.171 sec.
Execute       db_write -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.bind.adb -f 
INFO-FLOW: Finish binding unconstrained.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guess_edu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model guess_edu 
Execute       schedule -model guess_edu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 123.997 MB.
Execute       report -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.sched.adb -f 
INFO-FLOW: Finish scheduling guess_edu.
Execute       set_default_model guess_edu 
Execute       bind -model guess_edu 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=guess_edu
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 124.288 MB.
Execute       report -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.bind.adb -f 
INFO-FLOW: Finish binding guess_edu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guess_babay' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model guess_babay 
Execute       schedule -model guess_babay 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 124.574 MB.
Execute       report -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.verbose.sched.rpt -verbose -f 
Command       report done; 0.111 sec.
Execute       db_write -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.sched.adb -f 
INFO-FLOW: Finish scheduling guess_babay.
Execute       set_default_model guess_babay 
Execute       bind -model guess_babay 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=guess_babay
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 124.937 MB.
Execute       report -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.verbose.bind.rpt -verbose -f 
Command       report done; 0.105 sec.
Execute       db_write -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.bind.adb -f 
INFO-FLOW: Finish binding guess_babay.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sph_dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sph_dec 
Execute       schedule -model sph_dec 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.117 sec.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 125.392 MB.
Execute       report -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.sched.adb -f 
INFO-FLOW: Finish scheduling sph_dec.
Execute       set_default_model sph_dec 
Execute       bind -model sph_dec 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=sph_dec
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 125.900 MB.
Execute       report -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.verbose.bind.rpt -verbose -f 
Command       report done; 0.148 sec.
Execute       db_write -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.bind.adb -f 
Command       db_write done; 0.226 sec.
INFO-FLOW: Finish binding sph_dec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predictive_controller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model predictive_controller 
Execute       schedule -model predictive_controller 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'x_kk_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'y_ref_kk_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'u_kk_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'y_hat_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'r_hat_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'VHinv_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Vgen_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Hhat_inv_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.U_opt.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.336 sec.
INFO: [HLS 200-111]  Elapsed time: 0.748 seconds; current allocated memory: 126.742 MB.
Execute       report -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.verbose.sched.rpt -verbose -f 
Command       report done; 0.223 sec.
Execute       db_write -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.sched.adb -f 
INFO-FLOW: Finish scheduling predictive_controller.
Execute       set_default_model predictive_controller 
Execute       bind -model predictive_controller 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=predictive_controller
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.65 sec.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 128.055 MB.
Execute       report -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.verbose.bind.rpt -verbose -f 
Command       report done; 0.412 sec.
Execute       db_write -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.bind.adb -f 
INFO-FLOW: Finish binding predictive_controller.
Execute       get_model_list predictive_controller -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess unconstrained 
Execute       rtl_gen_preprocess guess_edu 
Execute       rtl_gen_preprocess guess_babay 
Execute       rtl_gen_preprocess sph_dec 
Execute       rtl_gen_preprocess predictive_controller 
INFO-FLOW: Model list for RTL generation: unconstrained guess_edu guess_babay sph_dec predictive_controller
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unconstrained' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model unconstrained -vendor xilinx -mg_file F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'predictive_controller_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'predictive_controbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fmul_32ns_32ns_32_2_max_dsp_1' to 'predictive_controcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fptrunc_64ns_32_1_1' to 'predictive_controdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fpext_32ns_64_1_1' to 'predictive_controeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_dsub_64ns_64ns_64_5_full_dsp_1' to 'predictive_controfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_dmul_64ns_64ns_64_5_max_dsp_1' to 'predictive_controg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_mux_42_32_1_1' to 'predictive_controhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predictive_controbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'unconstrained'.
Command       create_rtl_model done; 0.151 sec.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 129.751 MB.
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.rtl_wrap.cfg.tcl 
Execute       gen_rtl unconstrained -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/systemc/unconstrained -synmodules unconstrained guess_edu guess_babay sph_dec predictive_controller 
Execute       gen_rtl unconstrained -style xilinx -f -lang vhdl -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/vhdl/unconstrained 
Execute       gen_rtl unconstrained -style xilinx -f -lang vlog -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/verilog/unconstrained 
Execute       gen_tb_info unconstrained -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained -p F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db 
Execute       report -model unconstrained -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/report/unconstrained_csynth.rpt -f 
Execute       report -model unconstrained -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/report/unconstrained_csynth.xml -f -x 
Execute       report -model unconstrained -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.verbose.rpt -verbose -f 
Command       report done; 0.203 sec.
Execute       db_write -model unconstrained -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.adb -f 
Command       db_write done; 0.148 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guess_edu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model guess_edu -vendor xilinx -mg_file F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'guess_edu_u_educated' to 'guess_edu_u_educaibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predictive_controbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guess_edu'.
INFO: [HLS 200-111]  Elapsed time: 0.965 seconds; current allocated memory: 130.792 MB.
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.rtl_wrap.cfg.tcl 
Execute       gen_rtl guess_edu -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/systemc/guess_edu -synmodules unconstrained guess_edu guess_babay sph_dec predictive_controller 
Execute       gen_rtl guess_edu -style xilinx -f -lang vhdl -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/vhdl/guess_edu 
Execute       gen_rtl guess_edu -style xilinx -f -lang vlog -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/verilog/guess_edu 
Execute       gen_tb_info guess_edu -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu -p F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db 
Execute       report -model guess_edu -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/report/guess_edu_csynth.rpt -f 
Execute       report -model guess_edu -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/report/guess_edu_csynth.xml -f -x 
Execute       report -model guess_edu -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.verbose.rpt -verbose -f 
Execute       db_write -model guess_edu -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guess_babay' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model guess_babay -vendor xilinx -mg_file F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fcmp_32ns_32ns_1_1_1' to 'predictive_controjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predictive_controbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controjbC': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guess_babay'.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 131.611 MB.
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.rtl_wrap.cfg.tcl 
Execute       gen_rtl guess_babay -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/systemc/guess_babay -synmodules unconstrained guess_edu guess_babay sph_dec predictive_controller 
Execute       gen_rtl guess_babay -style xilinx -f -lang vhdl -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/vhdl/guess_babay 
Execute       gen_rtl guess_babay -style xilinx -f -lang vlog -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/verilog/guess_babay 
Execute       gen_tb_info guess_babay -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay -p F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db 
Execute       report -model guess_babay -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/report/guess_babay_csynth.rpt -f 
Execute       report -model guess_babay -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/report/guess_babay_csynth.xml -f -x 
Execute       report -model guess_babay -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.verbose.rpt -verbose -f 
Command       report done; 0.188 sec.
Execute       db_write -model guess_babay -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.adb -f 
Command       db_write done; 0.153 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sph_dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model sph_dec -vendor xilinx -mg_file F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sph_dec_switch_point' to 'sph_dec_switch_pokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fsub_32ns_32ns_32_4_full_dsp_1' to 'predictive_controlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_sitofp_32ns_32_3_1' to 'predictive_contromb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_dadd_64ns_64ns_64_5_full_dsp_1' to 'predictive_controncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_dcmp_64ns_64ns_1_1_1' to 'predictive_controocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predictive_controbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_contromb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sph_dec'.
Command       create_rtl_model done; 0.318 sec.
INFO: [HLS 200-111]  Elapsed time: 0.952 seconds; current allocated memory: 132.721 MB.
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.rtl_wrap.cfg.tcl 
Execute       gen_rtl sph_dec -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/systemc/sph_dec -synmodules unconstrained guess_edu guess_babay sph_dec predictive_controller 
Execute       gen_rtl sph_dec -style xilinx -f -lang vhdl -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/vhdl/sph_dec 
Execute       gen_rtl sph_dec -style xilinx -f -lang vlog -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/verilog/sph_dec 
Execute       gen_tb_info sph_dec -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec -p F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db 
Execute       report -model sph_dec -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/report/sph_dec_csynth.rpt -f 
Execute       report -model sph_dec -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/report/sph_dec_csynth.xml -f -x 
Execute       report -model sph_dec -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.verbose.rpt -verbose -f 
Command       report done; 0.179 sec.
Execute       db_write -model sph_dec -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.adb -f 
Command       db_write done; 0.116 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predictive_controller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model predictive_controller -vendor xilinx -mg_file F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/X_KK_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/Y_REF_KK_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/U_KK_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/Y_HAT_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/R_HAT_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/V_MUL_H_INV_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/V_GEN_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/H_HAT_INV_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predictive_controller' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'X_KK_src', 'Y_REF_KK_src', 'U_KK_src', 'Y_HAT_src', 'V_MUL_H_INV_src', 'V_GEN_src', 'H_HAT_INV_src' and 'out_r' to AXI-Lite port crtl_bus.
INFO: [SYN 201-210] Renamed object name 'predictive_controller_Y_Ref_KK_a' to 'predictive_contropcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_U_KK_a' to 'predictive_controqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_Y_Hat_a' to 'predictive_controrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_R_Hat_a' to 'predictive_controsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_V_Mul_H_Inv_a' to 'predictive_controtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_V_Gen_a' to 'predictive_controudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_V_Gen_a_cpy' to 'predictive_controvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_H_Hat_Inv_a' to 'predictive_controwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_U_unc_kk' to 'predictive_controxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_U_unc_kk_cpy' to 'predictive_controyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_theta_kk' to 'predictive_controzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_U_opt' to 'predictive_controAem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predictive_controjbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predictive_controller'.
Command       create_rtl_model done; 0.353 sec.
INFO: [HLS 200-111]  Elapsed time: 1.002 seconds; current allocated memory: 135.725 MB.
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.rtl_wrap.cfg.tcl 
Execute       gen_rtl predictive_controller -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/systemc/predictive_controller -synmodules unconstrained guess_edu guess_babay sph_dec predictive_controller 
Execute       gen_rtl predictive_controller -istop -style xilinx -f -lang vhdl -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/vhdl/predictive_controller 
Command       gen_rtl done; 0.136 sec.
Execute       gen_rtl predictive_controller -istop -style xilinx -f -lang vlog -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/verilog/predictive_controller 
Execute       export_constraint_db -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.constraint.tcl -f -tool general 
Execute       report -model predictive_controller -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.design.xml -verbose -f -dv 
Command       report done; 0.328 sec.
Execute       report -model predictive_controller -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 0.203 sec.
Execute       gen_tb_info predictive_controller -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller -p F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db 
Execute       report -model predictive_controller -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/report/predictive_controller_csynth.rpt -f 
Command       report done; 0.225 sec.
Execute       report -model predictive_controller -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/syn/report/predictive_controller_csynth.xml -f -x 
Execute       report -model predictive_controller -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.verbose.rpt -verbose -f 
Command       report done; 0.495 sec.
Execute       db_write -model predictive_controller -o F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.adb -f 
Command       db_write done; 0.176 sec.
Execute       sc_get_clocks predictive_controller 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain predictive_controller 
INFO-FLOW: Model list for RTL component generation: unconstrained guess_edu guess_babay sph_dec predictive_controller
INFO-FLOW: Handling components in module [unconstrained] ... 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.compgen.tcl 
INFO-FLOW: Found component predictive_controbkb.
INFO-FLOW: Append model predictive_controbkb
INFO-FLOW: Found component predictive_controcud.
INFO-FLOW: Append model predictive_controcud
INFO-FLOW: Found component predictive_controdEe.
INFO-FLOW: Append model predictive_controdEe
INFO-FLOW: Found component predictive_controeOg.
INFO-FLOW: Append model predictive_controeOg
INFO-FLOW: Found component predictive_controfYi.
INFO-FLOW: Append model predictive_controfYi
INFO-FLOW: Found component predictive_controg8j.
INFO-FLOW: Append model predictive_controg8j
INFO-FLOW: Found component predictive_controhbi.
INFO-FLOW: Append model predictive_controhbi
INFO-FLOW: Found component unconstrained_temp.
INFO-FLOW: Append model unconstrained_temp
INFO-FLOW: Handling components in module [guess_edu] ... 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.compgen.tcl 
INFO-FLOW: Found component guess_edu_u_educaibs.
INFO-FLOW: Append model guess_edu_u_educaibs
INFO-FLOW: Handling components in module [guess_babay] ... 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.compgen.tcl 
INFO-FLOW: Found component predictive_controjbC.
INFO-FLOW: Append model predictive_controjbC
INFO-FLOW: Handling components in module [sph_dec] ... 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.compgen.tcl 
INFO-FLOW: Found component predictive_controlbW.
INFO-FLOW: Append model predictive_controlbW
INFO-FLOW: Found component predictive_contromb6.
INFO-FLOW: Append model predictive_contromb6
INFO-FLOW: Found component predictive_controncg.
INFO-FLOW: Append model predictive_controncg
INFO-FLOW: Found component predictive_controocq.
INFO-FLOW: Append model predictive_controocq
INFO-FLOW: Found component sph_dec_switch_pokbM.
INFO-FLOW: Append model sph_dec_switch_pokbM
INFO-FLOW: Handling components in module [predictive_controller] ... 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.compgen.tcl 
INFO-FLOW: Found component predictive_controrcU.
INFO-FLOW: Append model predictive_controrcU
INFO-FLOW: Found component predictive_controsc4.
INFO-FLOW: Append model predictive_controsc4
INFO-FLOW: Found component predictive_controtde.
INFO-FLOW: Append model predictive_controtde
INFO-FLOW: Found component predictive_controller_crtl_bus_s_axi.
INFO-FLOW: Append model predictive_controller_crtl_bus_s_axi
INFO-FLOW: Found component predictive_controller_data_m_axi.
INFO-FLOW: Append model predictive_controller_data_m_axi
INFO-FLOW: Append model unconstrained
INFO-FLOW: Append model guess_edu
INFO-FLOW: Append model guess_babay
INFO-FLOW: Append model sph_dec
INFO-FLOW: Append model predictive_controller
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: predictive_controbkb predictive_controcud predictive_controdEe predictive_controeOg predictive_controfYi predictive_controg8j predictive_controhbi unconstrained_temp guess_edu_u_educaibs predictive_controjbC predictive_controlbW predictive_contromb6 predictive_controncg predictive_controocq sph_dec_switch_pokbM predictive_controrcU predictive_controsc4 predictive_controtde predictive_controller_crtl_bus_s_axi predictive_controller_data_m_axi unconstrained guess_edu guess_babay sph_dec predictive_controller
INFO-FLOW: To file: write model predictive_controbkb
INFO-FLOW: To file: write model predictive_controcud
INFO-FLOW: To file: write model predictive_controdEe
INFO-FLOW: To file: write model predictive_controeOg
INFO-FLOW: To file: write model predictive_controfYi
INFO-FLOW: To file: write model predictive_controg8j
INFO-FLOW: To file: write model predictive_controhbi
INFO-FLOW: To file: write model unconstrained_temp
INFO-FLOW: To file: write model guess_edu_u_educaibs
INFO-FLOW: To file: write model predictive_controjbC
INFO-FLOW: To file: write model predictive_controlbW
INFO-FLOW: To file: write model predictive_contromb6
INFO-FLOW: To file: write model predictive_controncg
INFO-FLOW: To file: write model predictive_controocq
INFO-FLOW: To file: write model sph_dec_switch_pokbM
INFO-FLOW: To file: write model predictive_controrcU
INFO-FLOW: To file: write model predictive_controsc4
INFO-FLOW: To file: write model predictive_controtde
INFO-FLOW: To file: write model predictive_controller_crtl_bus_s_axi
INFO-FLOW: To file: write model predictive_controller_data_m_axi
INFO-FLOW: To file: write model unconstrained
INFO-FLOW: To file: write model guess_edu
INFO-FLOW: To file: write model guess_babay
INFO-FLOW: To file: write model sph_dec
INFO-FLOW: To file: write model predictive_controller
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.203 sec.
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.216 sec.
Command       ap_source done; 0.216 sec.
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'unconstrained_temp_ram (RAM)' using distributed RAMs.
Command       ap_source done; 0.464 sec.
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'guess_edu_u_educaibs_ram (RAM)' using distributed RAMs.
Command       ap_source done; 0.276 sec.
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.compgen.tcl 
Command       ap_source done; 0.21 sec.
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'sph_dec_switch_pokbM_ram (RAM)' using block RAMs.
Command       ap_source done; 0.508 sec.
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'predictive_controrcU_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predictive_controsc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predictive_controtde_ram (RAM)' using block RAMs.
Execute         source ./crtl_bus.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.258 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.124 sec.
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.127 sec.
Command       ap_source done; 0.127 sec.
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=predictive_controller xml_exists=0
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.rtl_wrap.cfg.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.rtl_wrap.cfg.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.rtl_wrap.cfg.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.tbgen.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.compgen.tcl 
Command       ap_source done; 0.37 sec.
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.compgen.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.compgen.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.compgen.tcl 
Command       ap_source done; 0.285 sec.
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.compgen.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.compgen.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.compgen.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.compgen.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.compgen.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.compgen.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.compgen.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.compgen.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.compgen.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.constraint.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=25 #gSsdmPorts=0
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.tbgen.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.constraint.tcl 
Execute       sc_get_clocks predictive_controller 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/impl/misc/predictive_controller_ap_dadd_3_full_dsp_64_ip.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/impl/misc/predictive_controller_ap_dcmp_0_no_dsp_64_ip.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/impl/misc/predictive_controller_ap_dmul_3_max_dsp_64_ip.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/impl/misc/predictive_controller_ap_dsub_3_full_dsp_64_ip.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/impl/misc/predictive_controller_ap_faddfsub_2_full_dsp_32_ip.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/impl/misc/predictive_controller_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/impl/misc/predictive_controller_ap_fmul_0_max_dsp_32_ip.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/impl/misc/predictive_controller_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/impl/misc/predictive_controller_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/impl/misc/predictive_controller_ap_fsub_2_full_dsp_32_ip.tcl 
Execute       source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/impl/misc/predictive_controller_ap_sitofp_1_no_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:54 . Memory (MB): peak = 205.074 ; gain = 118.215
INFO: [SYSC 207-301] Generating SystemC RTL for predictive_controller.
INFO: [VHDL 208-304] Generating VHDL RTL for predictive_controller.
INFO: [VLOG 209-307] Generating Verilog RTL for predictive_controller.
Command     autosyn done; 15.623 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 52.35 sec.
Command ap_source done; 53.487 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1 opened at Tue Jun 25 16:21:46 +0200 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.228 sec.
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.239 sec.
Command     ap_source done; 0.239 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu7ev 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.47 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.125 sec.
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.127 sec.
Command     ap_source done; 0.128 sec.
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.129 sec.
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.132 sec.
Command     ap_source done; 0.133 sec.
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=predictive_controller xml_exists=1
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.rtl_wrap.cfg.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.rtl_wrap.cfg.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.rtl_wrap.cfg.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.tbgen.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.compgen.tcl 
Command     ap_source done; 0.244 sec.
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.compgen.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.compgen.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.compgen.tcl 
Command     ap_source done; 0.121 sec.
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.compgen.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.compgen.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.compgen.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.compgen.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/unconstrained.compgen.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_edu.compgen.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/guess_babay.compgen.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/sph_dec.compgen.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.compgen.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.constraint.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.tbgen.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=predictive_controller
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.rtl_wrap.cfg.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.rtl_wrap.cfg.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.rtl_wrap.cfg.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.tbgen.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.tbgen.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=predictive_controller
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.rtl_wrap.cfg.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.rtl_wrap.cfg.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.rtl_wrap.cfg.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.tbgen.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.tbgen.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.tbgen.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.constraint.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.tbgen.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.constraint.tcl 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/predictive_controller.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.131 sec.
Execute         source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.133 sec.
Command     ap_source done; 0.133 sec.
Execute     source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/Vivado_2018.3/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/impl/ip/pack.bat
Command   export_design done; 48.941 sec.
Command ap_source done; 49.42 sec.
Execute cleanup_all 
