$date
	Fri May 26 01:00:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module processor_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module pr $end
$var wire 1 # alu_op1_ $end
$var wire 1 $ alu_op2_ $end
$var wire 32 % alu_result_ [31:0] $end
$var wire 1 & alu_src_ $end
$var wire 1 ' branch1_ $end
$var wire 1 ( branch2_ $end
$var wire 1 ) clk $end
$var wire 4 * control_signal_ [3:0] $end
$var wire 32 + imm_out_ [31:0] $end
$var wire 32 , instruction_code_ [31:0] $end
$var wire 1 - mem_read_ $end
$var wire 32 . mem_read_data_ [31:0] $end
$var wire 1 / mem_to_reg1_ $end
$var wire 1 0 mem_to_reg2_ $end
$var wire 1 1 mem_write_ $end
$var wire 32 2 mem_write_data_ [31:0] $end
$var wire 32 3 mux_to_alu_ [31:0] $end
$var wire 32 4 mux_to_register_ [31:0] $end
$var wire 32 5 pc [31:0] $end
$var wire 32 6 pc_ [31:0] $end
$var wire 32 7 pc_increment_ [31:0] $end
$var wire 32 8 pc_jump_ [31:0] $end
$var wire 32 9 read_data1_ [31:0] $end
$var wire 32 : read_data2_ [31:0] $end
$var wire 32 ; read_data_mem_ [31:0] $end
$var wire 1 < reg_write_ $end
$var wire 1 = reset $end
$var wire 1 > zero_bit_ $end
$scope module p $end
$var wire 1 ) clk $end
$var wire 32 ? old_pc [31:0] $end
$var wire 1 = reset $end
$var reg 32 @ new_pc [31:0] $end
$upscope $end
$scope module i_m $end
$var wire 32 A instruction_code [31:0] $end
$var wire 32 B read_address [31:0] $end
$upscope $end
$scope module c $end
$var wire 7 C opcode [6:0] $end
$var reg 1 D alu_op1 $end
$var reg 1 E alu_op2 $end
$var reg 1 F alu_src $end
$var reg 1 G branch1 $end
$var reg 1 H branch2 $end
$var reg 1 I mem_read $end
$var reg 1 J mem_to_reg1 $end
$var reg 1 K mem_to_reg2 $end
$var reg 1 L mem_write $end
$var reg 1 M reg_write $end
$upscope $end
$scope module r $end
$var wire 32 N read_data1 [31:0] $end
$var wire 32 O read_data2 [31:0] $end
$var wire 5 P read_register1 [4:0] $end
$var wire 5 Q read_register2 [4:0] $end
$var wire 1 < reg_write $end
$var wire 32 R write_data [31:0] $end
$var wire 5 S write_register [4:0] $end
$upscope $end
$scope module i_g $end
$var wire 1 ) clk $end
$var wire 32 T instruction_code [31:0] $end
$var reg 32 U imm_out [31:0] $end
$upscope $end
$scope module a_m $end
$var wire 1 & alu_src $end
$var wire 32 V imm_gen_input [31:0] $end
$var wire 32 W register_input [31:0] $end
$var reg 32 X choice [31:0] $end
$upscope $end
$scope module a_c $end
$var wire 1 # alu_op1 $end
$var wire 1 $ alu_op2 $end
$var wire 3 Y funct3 [2:0] $end
$var wire 1 Z funct7 $end
$var reg 4 [ control_signal [3:0] $end
$upscope $end
$scope module a $end
$var wire 1 ) clk $end
$var wire 4 \ control_signal [3:0] $end
$var wire 32 ] read_data1 [31:0] $end
$var wire 32 ^ read_data2 [31:0] $end
$var reg 32 _ result [31:0] $end
$var reg 1 ` zero_bit $end
$upscope $end
$scope module m_w_d $end
$var wire 3 a funct3 [2:0] $end
$var wire 7 b opcode [6:0] $end
$var wire 32 c read_data [31:0] $end
$var reg 32 d return_data [31:0] $end
$upscope $end
$scope module d_m $end
$var wire 32 e address [31:0] $end
$var wire 1 - mem_read $end
$var wire 1 1 mem_write $end
$var wire 32 f write_data [31:0] $end
$var reg 32 g read_data [31:0] $end
$upscope $end
$scope module m_r_d $end
$var wire 3 h funct3 [2:0] $end
$var wire 7 i opcode [6:0] $end
$var wire 32 j read_data [31:0] $end
$var reg 32 k return_data [31:0] $end
$upscope $end
$scope module r_m $end
$var wire 32 l alu_result [31:0] $end
$var wire 32 m mem_data [31:0] $end
$var wire 1 / mem_to_reg1 $end
$var wire 1 0 mem_to_reg2 $end
$var wire 32 n pc_increment [31:0] $end
$var reg 32 o choice [31:0] $end
$upscope $end
$scope module i_p $end
$var wire 1 ) clk $end
$var wire 32 p new_pc [31:0] $end
$var wire 32 q old_pc [31:0] $end
$upscope $end
$scope module j_p $end
$var wire 32 r label [31:0] $end
$var wire 32 s new_pc [31:0] $end
$var wire 32 t old_pc [31:0] $end
$upscope $end
$scope module p_m $end
$var wire 32 u alu_result [31:0] $end
$var wire 1 ' branch1 $end
$var wire 1 ( branch2 $end
$var wire 1 ) clk $end
$var wire 32 v increment_pc [31:0] $end
$var wire 32 w jump_pc [31:0] $end
$var wire 1 > zero_bit $end
$var reg 32 x choice [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 x
b0 w
b100 v
b101 u
b0 t
b0 s
b0 r
b0 q
b100 p
b101 o
b100 n
bx m
b101 l
bx k
b0 j
b110011 i
b0 h
b0 g
bx f
b101 e
bx d
b11 c
b110011 b
b0 a
0`
b101 _
b11 ^
b10 ]
b10 \
b10 [
0Z
b0 Y
b11 X
b11 W
b0 V
b0 U
b1100010000000010110011 T
b1 S
b101 R
b11 Q
b10 P
b11 O
b10 N
1M
0L
0K
0J
0I
xH
0G
0F
1E
0D
b110011 C
b0 B
b1100010000000010110011 A
b0 @
b100 ?
0>
1=
1<
b0 ;
b11 :
b10 9
b0 8
b100 7
b0 6
b100 5
b101 4
b11 3
bx 2
01
00
0/
bx .
0-
b1100010000000010110011 ,
b0 +
b10 *
1)
x(
0'
0&
b101 %
1$
0#
1"
1!
$end
#1
0!
0)
0"
0=
#2
b1000 x
b1000 5
b1000 ?
b11111111111111111111111111111111 o
b11111111111111111111111111111111 4
b11111111111111111111111111111111 R
b11111111111111111111111111111111 _
b11111111111111111111111111111111 %
b11111111111111111111111111111111 e
b11111111111111111111111111111111 l
b11111111111111111111111111111111 u
b110 [
b110 *
b110 \
1Z
b1000 7
b1000 n
b1000 p
b1000 v
b100 @
b1000000001100010000000010110011 ,
b1000000001100010000000010110011 A
b1000000001100010000000010110011 T
b100 8
b100 s
b100 w
b100 6
b100 B
b100 q
b100 t
1!
1)
#3
0!
0)
#4
b1100 x
b1100 5
b1100 ?
b10 o
b10 4
b10 R
b10 _
b10 %
b10 e
b10 l
b10 u
b0 [
b0 *
b0 \
0Z
b111 h
b111 a
b111 Y
b1100 7
b1100 n
b1100 p
b1100 v
b1000 @
b1100010111000010110011 ,
b1100010111000010110011 A
b1100010111000010110011 T
b1000 8
b1000 s
b1000 w
b1000 6
b1000 B
b1000 q
b1000 t
1!
1)
#5
0!
0)
#6
b10000 x
b10000 5
b10000 ?
b11 o
b11 4
b11 R
b11 _
b11 %
b11 e
b11 l
b11 u
b1 [
b1 *
b1 \
b110 h
b110 a
b110 Y
b10000 7
b10000 n
b10000 p
b10000 v
b1100 @
b1100010110000010110011 ,
b1100010110000010110011 A
b1100010110000010110011 T
b1100 8
b1100 s
b1100 w
b1100 6
b1100 B
b1100 q
b1100 t
1!
1)
#7
0!
0)
#8
b10100 x
b10100 5
b10100 ?
b101100 o
b101100 4
b101100 R
b101100 _
b101100 %
b101100 e
b101100 l
b101100 u
b10 [
b10 *
b10 \
0E
0$
1F
1&
b101010 X
b101010 3
b101010 ^
b1010 Q
b1010 :
b1010 O
b1010 W
b1010 c
b0 h
b0 a
b0 Y
b10011 i
b10011 b
b10011 C
b10100 7
b10100 n
b10100 p
b10100 v
b101010 U
b101010 +
b101010 V
b101010 r
b10000 @
b10101000010000000010010011 ,
b10101000010000000010010011 A
b10101000010000000010010011 T
b111010 8
b111010 s
b111010 w
b10000 6
b10000 B
b10000 q
b10000 t
1!
1)
#9
0!
0)
#10
b11000 x
b11000 5
b11000 ?
b1100 g
b1100 ;
b1100 j
b1100 o
b1100 4
b1100 R
b11 _
b11 %
b11 e
b11 l
b11 u
b1100 k
b1100 .
b1100 m
1I
1-
1J
1/
b1 X
b1 3
b1 ^
b1 Q
b1100 :
b1100 O
b1100 W
b1100 c
b10 h
b10 a
b10 Y
b11 i
b11 b
b11 C
b11000 7
b11000 n
b11000 p
b11000 v
b1 U
b1 +
b1 V
b1 r
b10100 @
b100010010000010000011 ,
b100010010000010000011 A
b100010010000010000011 T
b10101 8
b10101 s
b10101 w
b10100 6
b10100 B
b10100 q
b10100 t
1!
1)
#11
0!
0)
#12
b11100 x
b11100 5
b11100 ?
b0 g
b0 ;
b0 j
b1100 d
b1100 2
b1100 f
1L
11
0I
0-
0M
0<
xK
x0
xJ
x/
b100011 i
b100011 b
b100011 C
b11100 7
b11100 n
b11100 p
b11100 v
b11000 @
b100010010000010100011 ,
b100010010000010100011 A
b100010010000010100011 T
b11001 8
b11001 s
b11001 w
b11000 6
b11000 B
b11000 q
b11000 t
1!
1)
#13
0!
0)
#14
b100000 x
b100000 5
b100000 ?
b1100 g
b1100 ;
b1100 j
b1100 :
b1100 O
b1100 W
b1100 c
b1100 o
b1100 4
b1100 R
b1100 k
b1100 .
b1100 m
0L
01
1I
1-
1M
1<
0K
00
1J
1/
b0 h
b0 a
b0 Y
b11 i
b11 b
b11 C
b100000 7
b100000 n
b100000 p
b100000 v
b11100 @
b100010000000010000011 ,
b100010000000010000011 A
b100010000000010000011 T
b11101 8
b11101 s
b11101 w
b11100 6
b11100 B
b11100 q
b11100 t
1!
1)
#15
0!
0)
#16
b100100 x
b100100 5
b100100 ?
b0 g
b0 ;
b0 j
1L
11
0I
0-
0M
0<
xK
x0
xJ
x/
b100011 i
b100011 b
b100011 C
b100100 7
b100100 n
b100100 p
b100100 v
b100000 @
b100010000000010100011 ,
b100010000000010100011 A
b100010000000010100011 T
b100001 8
b100001 s
b100001 w
b100000 6
b100000 B
b100000 q
b100000 t
1!
1)
#17
0!
0)
#18
b101000 x
b101000 5
b101000 ?
b110 [
b110 *
b110 \
b1010 _
b1010 %
b1010 e
b1010 l
b1010 u
1D
1#
1G
1'
0L
01
0F
0&
b10 X
b10 3
b10 ^
b10 Q
b10 :
b10 O
b10 W
b10 c
b1 P
b1100 9
b1100 N
b1100 ]
b1100011 i
b1100011 b
b10100 S
b1100011 C
b101000 7
b101000 n
b101000 p
b101000 v
b10100 U
b10100 +
b10100 V
b10100 r
b100100 @
b1000001000101001100011 ,
b1000001000101001100011 A
b1000001000101001100011 T
b111000 8
b111000 s
b111000 w
b100100 6
b100100 B
b100100 q
b100100 t
1!
1)
#19
0!
0)
#20
b101100 x
b101100 5
b101100 ?
b100 [
b100 *
b100 \
b100 h
b100 a
b100 Y
b101100 7
b101100 n
b101100 p
b101100 v
b101000 @
b1000001100101001100011 ,
b1000001100101001100011 A
b1000001100101001100011 T
b111100 8
b111100 s
b111100 w
b101000 6
b101000 B
b101000 q
b101000 t
1!
1)
#21
0!
0)
#22
b1000000 x
b1000000 5
b1000000 ?
1`
1>
b0 _
b0 %
b0 e
b0 l
b0 u
b101 [
b101 *
b101 \
b101 h
b101 a
b101 Y
b110000 7
b110000 n
b110000 p
b110000 v
b101100 @
b1000001101101001100011 ,
b1000001101101001100011 A
b1000001101101001100011 T
b1000000 8
b1000000 s
b1000000 w
b101100 6
b101100 B
b101100 q
b101100 t
1!
1)
#23
0!
0)
#24
b110000 x
b110000 5
b110000 ?
b110 [
b110 *
b110 \
b0 X
b0 3
b0 ^
1Z
b0 Q
b0 :
b0 O
b0 W
b0 c
b0 h
b0 a
b0 Y
b0 P
b0 9
b0 N
b0 ]
b10001 S
b1000100 7
b1000100 n
b1000100 p
b1000100 v
b11111111111111111111111111110000 U
b11111111111111111111111111110000 +
b11111111111111111111111111110000 V
b11111111111111111111111111110000 r
b1000000 @
b11111110000000000000100011100011 ,
b11111110000000000000100011100011 A
b11111110000000000000100011100011 T
b110000 8
b110000 s
b110000 w
b1000000 6
b1000000 B
b1000000 q
b1000000 t
1!
1)
#25
0!
0)
#26
b1000100 x
b1000100 5
b1000100 ?
b110100 o
b110100 4
b110100 R
0`
0>
b11111111111111111111111111101100 _
b11111111111111111111111111101100 %
b11111111111111111111111111101100 e
b11111111111111111111111111101100 l
b11111111111111111111111111101100 u
xE
x$
xD
x#
0H
0(
1M
1<
1K
10
0J
0/
xF
x&
b10100 X
b10100 3
b10100 ^
0Z
b10100 Q
b10100 :
b10100 O
b10100 W
b10100 c
b1 S
b1101111 i
b1101111 b
b1101111 C
b110100 7
b110100 n
b110100 p
b110100 v
b10100 U
b10100 +
b10100 V
b10100 r
b110000 @
b1010000000000000011101111 ,
b1010000000000000011101111 A
b1010000000000000011101111 T
b1000100 8
b1000100 s
b1000100 w
b110000 6
b110000 B
b110000 q
b110000 t
1!
1)
#27
0!
0)
#28
b110100 x
b110100 5
b110100 ?
1`
1>
b0 _
b0 %
b0 e
b0 l
b0 u
0E
0$
1D
1#
xH
x(
0M
0<
xK
x0
xJ
x/
0F
0&
b0 X
b0 3
b0 ^
1Z
b0 Q
b0 :
b0 O
b0 W
b0 c
b10001 S
b1100011 i
b1100011 b
b1100011 C
b1001000 7
b1001000 n
b1001000 p
b1001000 v
b11111111111111111111111111110000 U
b11111111111111111111111111110000 +
b11111111111111111111111111110000 V
b11111111111111111111111111110000 r
b1000100 @
b11111110000000000000100011100011 ,
b11111110000000000000100011100011 A
b11111110000000000000100011100011 T
b110100 8
b110100 s
b110100 w
b1000100 6
b1000100 B
b1000100 q
b1000100 t
1!
1)
#29
0!
0)
#30
b1001000 x
b1001000 5
b1001000 ?
b111000 o
b111000 4
b111000 R
0`
0>
b1001000 _
b1001000 %
b1001000 e
b1001000 l
b1001000 u
b10 [
b10 *
b10 \
0D
0#
1H
1(
0G
0'
1M
1<
1K
10
0J
0/
1F
1&
b1001000 X
b1001000 3
b1001000 ^
0Z
b1000 Q
b1001 :
b1001 O
b1001 W
b1001 c
b1 S
b1100111 i
b1100111 b
b1100111 C
b111000 7
b111000 n
b111000 p
b111000 v
b1001000 U
b1001000 +
b1001000 V
b1001000 r
b110100 @
b100100000000000000011100111 ,
b100100000000000000011100111 A
b100100000000000000011100111 T
b1111100 8
b1111100 s
b1111100 w
b110100 6
b110100 B
b110100 q
b110100 t
1!
1)
#31
0!
0)
#32
bx x
bx 5
bx ?
b1001100 o
b1001100 4
b1001100 R
bx _
bx %
bx e
bx l
bx u
b0 X
b0 3
b0 ^
xZ
bx Q
bx :
bx O
bx W
bx c
bx h
bx a
bx Y
bx P
bx 9
bx N
bx ]
bx i
bx b
bx S
bx C
b1001100 7
b1001100 n
b1001100 p
b1001100 v
b0 U
b0 +
b0 V
b0 r
b1001000 @
bx ,
bx A
bx T
b1001000 8
b1001000 s
b1001000 w
b1001000 6
b1001000 B
b1001000 q
b1001000 t
1!
1)
#33
0!
0)
#34
bx 7
bx n
bx p
bx v
bx @
bx 8
bx s
bx w
bx 6
bx B
bx q
bx t
1!
1)
#35
0!
0)
#36
1!
1)
#37
0!
0)
#38
1!
1)
#39
0!
0)
#40
1!
1)
#41
0!
0)
#42
1!
1)
#43
0!
0)
#44
1!
1)
#45
0!
0)
#46
1!
1)
#47
0!
0)
#48
1!
1)
#49
0!
0)
#50
1!
1)
#51
0!
0)
