Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov 30 15:00:14 2024
| Host         : CSE-P07-2168-50 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file game_timing_summary_routed.rpt -pb game_timing_summary_routed.pb -rpx game_timing_summary_routed.rpx -warn_on_violation
| Design       : game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  313         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (313)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (709)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (313)
--------------------------
 There are 240 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: decoder/cd/clk_out_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: vga/clk25MHz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/paddle1/e1/cd/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/paddle1/e2/cd/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/paddle2/e1/cd/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/paddle2/e2/cd/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (709)
--------------------------------------------------
 There are 709 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  734          inf        0.000                      0                  734           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           734 Endpoints
Min Delay           734 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/paddle2/y_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.134ns  (logic 5.449ns (44.910%)  route 6.685ns (55.090%))
  Logic Levels:           8  (CARRY4=2 FDPE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE                         0.000     0.000 r  vga/paddle2/y_reg[4]/C
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  vga/paddle2/y_reg[4]/Q
                         net (fo=15, routed)          1.042     1.560    vga/paddle2/y_paddle2[4]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.684 r  vga/paddle2/paddle2_area0_carry_i_9/O
                         net (fo=4, routed)           0.435     2.119    vga/paddle2/paddle2_area0_carry_i_9_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124     2.243 r  vga/paddle2/paddle2_area0_carry_i_1/O
                         net (fo=1, routed)           0.565     2.808    vga/paddle2_n_8
    SLICE_X3Y24          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.193 r  vga/paddle2_area0_carry/CO[3]
                         net (fo=1, routed)           0.009     3.202    vga/paddle2_area0_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.473 f  vga/paddle2_area0_carry__0/CO[0]
                         net (fo=2, routed)           1.016     4.488    vga/paddle2/CO[0]
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.373     4.861 r  vga/paddle2/green_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.793     5.654    vga/paddle1/green[0]_1
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     5.778 r  vga/paddle1/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.826     8.604    green_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.134 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.134    green[3]
    D17                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle1/y_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.879ns  (logic 5.396ns (45.429%)  route 6.482ns (54.571%))
  Logic Levels:           7  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE                         0.000     0.000 r  vga/paddle1/y_reg[3]/C
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  vga/paddle1/y_reg[3]/Q
                         net (fo=18, routed)          1.032     1.550    vga/paddle1/y_paddle1[3]
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.152     1.702 f  vga/paddle1/paddle1_area0_carry__0_i_3/O
                         net (fo=4, routed)           0.977     2.679    vga/paddle1/paddle1_area0_carry__0_i_3_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I1_O)        0.354     3.033 r  vga/paddle1/paddle1_area0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.033    vga/paddle1_n_25
    SLICE_X3Y22          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     3.389 f  vga/paddle1_area0_carry__0/CO[0]
                         net (fo=1, routed)           1.329     4.717    vga/paddle1/red_OBUF[3]_inst_i_1_0[0]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.373     5.090 r  vga/paddle1/red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.477     5.567    vga/paddle2/red[0]_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     5.691 r  vga/paddle2/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.668     8.359    red_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.879 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.879    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle1/y_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.742ns  (logic 5.401ns (45.995%)  route 6.341ns (54.005%))
  Logic Levels:           7  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE                         0.000     0.000 r  vga/paddle1/y_reg[3]/C
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  vga/paddle1/y_reg[3]/Q
                         net (fo=18, routed)          1.032     1.550    vga/paddle1/y_paddle1[3]
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.152     1.702 f  vga/paddle1/paddle1_area0_carry__0_i_3/O
                         net (fo=4, routed)           0.977     2.679    vga/paddle1/paddle1_area0_carry__0_i_3_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I1_O)        0.354     3.033 r  vga/paddle1/paddle1_area0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.033    vga/paddle1_n_25
    SLICE_X3Y22          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     3.389 f  vga/paddle1_area0_carry__0/CO[0]
                         net (fo=1, routed)           1.329     4.717    vga/paddle1/red_OBUF[3]_inst_i_1_0[0]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.373     5.090 r  vga/paddle1/red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.477     5.567    vga/paddle2/red[0]_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     5.691 r  vga/paddle2/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.527     8.218    red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.742 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.742    red[0]
    G19                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle2/y_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.631ns  (logic 5.424ns (46.639%)  route 6.206ns (53.361%))
  Logic Levels:           8  (CARRY4=2 FDPE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE                         0.000     0.000 r  vga/paddle2/y_reg[4]/C
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  vga/paddle2/y_reg[4]/Q
                         net (fo=15, routed)          1.042     1.560    vga/paddle2/y_paddle2[4]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.684 r  vga/paddle2/paddle2_area0_carry_i_9/O
                         net (fo=4, routed)           0.435     2.119    vga/paddle2/paddle2_area0_carry_i_9_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124     2.243 r  vga/paddle2/paddle2_area0_carry_i_1/O
                         net (fo=1, routed)           0.565     2.808    vga/paddle2_n_8
    SLICE_X3Y24          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.193 r  vga/paddle2_area0_carry/CO[3]
                         net (fo=1, routed)           0.009     3.202    vga/paddle2_area0_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.473 f  vga/paddle2_area0_carry__0/CO[0]
                         net (fo=2, routed)           1.016     4.488    vga/paddle2/CO[0]
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.373     4.861 r  vga/paddle2/green_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.793     5.654    vga/paddle1/green[0]_1
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     5.778 r  vga/paddle1/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.347     8.125    green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.631 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.631    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle2/y_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.503ns  (logic 5.448ns (47.361%)  route 6.055ns (52.639%))
  Logic Levels:           8  (CARRY4=2 FDPE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE                         0.000     0.000 r  vga/paddle2/y_reg[4]/C
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  vga/paddle2/y_reg[4]/Q
                         net (fo=15, routed)          1.042     1.560    vga/paddle2/y_paddle2[4]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.684 r  vga/paddle2/paddle2_area0_carry_i_9/O
                         net (fo=4, routed)           0.435     2.119    vga/paddle2/paddle2_area0_carry_i_9_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124     2.243 r  vga/paddle2/paddle2_area0_carry_i_1/O
                         net (fo=1, routed)           0.565     2.808    vga/paddle2_n_8
    SLICE_X3Y24          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.193 r  vga/paddle2_area0_carry/CO[3]
                         net (fo=1, routed)           0.009     3.202    vga/paddle2_area0_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.473 f  vga/paddle2_area0_carry__0/CO[0]
                         net (fo=2, routed)           1.016     4.488    vga/paddle2/CO[0]
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.373     4.861 r  vga/paddle2/green_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.793     5.654    vga/paddle1/green[0]_1
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     5.778 r  vga/paddle1/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.196     7.974    green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.503 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.503    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle1/y_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.449ns  (logic 5.401ns (47.174%)  route 6.048ns (52.826%))
  Logic Levels:           7  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE                         0.000     0.000 r  vga/paddle1/y_reg[3]/C
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  vga/paddle1/y_reg[3]/Q
                         net (fo=18, routed)          1.032     1.550    vga/paddle1/y_paddle1[3]
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.152     1.702 f  vga/paddle1/paddle1_area0_carry__0_i_3/O
                         net (fo=4, routed)           0.977     2.679    vga/paddle1/paddle1_area0_carry__0_i_3_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I1_O)        0.354     3.033 r  vga/paddle1/paddle1_area0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.033    vga/paddle1_n_25
    SLICE_X3Y22          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     3.389 f  vga/paddle1_area0_carry__0/CO[0]
                         net (fo=1, routed)           1.329     4.717    vga/paddle1/red_OBUF[3]_inst_i_1_0[0]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.373     5.090 r  vga/paddle1/red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.477     5.567    vga/paddle2/red[0]_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     5.691 r  vga/paddle2/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.234     7.925    red_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.449 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.449    red[2]
    J19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle2/y_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.202ns  (logic 5.440ns (48.561%)  route 5.762ns (51.439%))
  Logic Levels:           8  (CARRY4=2 FDPE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE                         0.000     0.000 r  vga/paddle2/y_reg[4]/C
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  vga/paddle2/y_reg[4]/Q
                         net (fo=15, routed)          1.042     1.560    vga/paddle2/y_paddle2[4]
    SLICE_X3Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.684 r  vga/paddle2/paddle2_area0_carry_i_9/O
                         net (fo=4, routed)           0.435     2.119    vga/paddle2/paddle2_area0_carry_i_9_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124     2.243 r  vga/paddle2/paddle2_area0_carry_i_1/O
                         net (fo=1, routed)           0.565     2.808    vga/paddle2_n_8
    SLICE_X3Y24          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.193 r  vga/paddle2_area0_carry/CO[3]
                         net (fo=1, routed)           0.009     3.202    vga/paddle2_area0_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.473 f  vga/paddle2_area0_carry__0/CO[0]
                         net (fo=2, routed)           1.016     4.488    vga/paddle2/CO[0]
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.373     4.861 r  vga/paddle2/green_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.793     5.654    vga/paddle1/green[0]_1
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     5.778 r  vga/paddle1/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.903     7.681    green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.202 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.202    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle1/y_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.063ns  (logic 5.379ns (48.627%)  route 5.683ns (51.373%))
  Logic Levels:           7  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE                         0.000     0.000 r  vga/paddle1/y_reg[3]/C
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  vga/paddle1/y_reg[3]/Q
                         net (fo=18, routed)          1.032     1.550    vga/paddle1/y_paddle1[3]
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.152     1.702 f  vga/paddle1/paddle1_area0_carry__0_i_3/O
                         net (fo=4, routed)           0.977     2.679    vga/paddle1/paddle1_area0_carry__0_i_3_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I1_O)        0.354     3.033 r  vga/paddle1/paddle1_area0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.033    vga/paddle1_n_25
    SLICE_X3Y22          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     3.389 f  vga/paddle1_area0_carry__0/CO[0]
                         net (fo=1, routed)           1.329     4.717    vga/paddle1/red_OBUF[3]_inst_i_1_0[0]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.373     5.090 r  vga/paddle1/red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.477     5.567    vga/paddle2/red[0]_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     5.691 r  vga/paddle2/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.869     7.560    red_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.063 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.063    red[3]
    N19                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/ball_y_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.785ns  (logic 5.278ns (48.937%)  route 5.507ns (51.063%))
  Logic Levels:           6  (CARRY4=1 FDPE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDPE                         0.000     0.000 r  vga/ball_y_reg[6]/C
    SLICE_X8Y23          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  vga/ball_y_reg[6]/Q
                         net (fo=21, routed)          1.583     2.101    vga/ball_y[6]
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.124     2.225 r  vga/ball_area0_carry__0_i_3/O
                         net (fo=3, routed)           0.988     3.213    vga/ball_area0_carry__0_i_3_n_0
    SLICE_X4Y26          LUT4 (Prop_lut4_I2_O)        0.152     3.365 r  vga/ball_area0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.365    vga/ball_area0_carry__0_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     3.721 f  vga/ball_area0_carry__0/CO[0]
                         net (fo=2, routed)           0.765     4.486    vga/ball_area0_carry__0_n_3
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.399     4.885 r  vga/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.171     7.056    blue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.729    10.785 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.785    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/ball_y_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.622ns  (logic 5.256ns (49.484%)  route 5.366ns (50.516%))
  Logic Levels:           6  (CARRY4=1 FDPE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDPE                         0.000     0.000 r  vga/ball_y_reg[6]/C
    SLICE_X8Y23          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  vga/ball_y_reg[6]/Q
                         net (fo=21, routed)          1.583     2.101    vga/ball_y[6]
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.124     2.225 r  vga/ball_area0_carry__0_i_3/O
                         net (fo=3, routed)           0.988     3.213    vga/ball_area0_carry__0_i_3_n_0
    SLICE_X4Y26          LUT4 (Prop_lut4_I2_O)        0.152     3.365 r  vga/ball_area0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.365    vga/ball_area0_carry__0_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     3.721 f  vga/ball_area0_carry__0/CO[0]
                         net (fo=2, routed)           0.765     4.486    vga/ball_area0_carry__0_n_3
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.399     4.885 r  vga/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.030     6.915    blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.707    10.622 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.622    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/paddle1/e2/s/meta_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/paddle1/e2/s/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE                         0.000     0.000 r  vga/paddle1/e2/s/meta_reg/C
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/paddle1/e2/s/meta_reg/Q
                         net (fo=1, routed)           0.056     0.197    vga/paddle1/e2/s/meta_reg_n_0
    SLICE_X9Y26          FDRE                                         r  vga/paddle1/e2/s/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle2/e1/s/meta_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/paddle2/e1/s/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE                         0.000     0.000 r  vga/paddle2/e1/s/meta_reg/C
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/paddle2/e1/s/meta_reg/Q
                         net (fo=1, routed)           0.056     0.197    vga/paddle2/e1/s/meta_reg_n_0
    SLICE_X1Y21          FDRE                                         r  vga/paddle2/e1/s/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle1/e1/s/meta_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/paddle1/e1/s/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE                         0.000     0.000 r  vga/paddle1/e1/s/meta_reg/C
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/paddle1/e1/s/meta_reg/Q
                         net (fo=1, routed)           0.056     0.220    vga/paddle1/e1/s/meta
    SLICE_X2Y20          FDRE                                         r  vga/paddle1/e1/s/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle2/e2/s/meta_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/paddle2/e2/s/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE                         0.000     0.000 r  vga/paddle2/e2/s/meta_reg/C
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/paddle2/e2/s/meta_reg/Q
                         net (fo=1, routed)           0.056     0.220    vga/paddle2/e2/s/meta_reg_n_0
    SLICE_X8Y28          FDRE                                         r  vga/paddle2/e2/s/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle2/e1/d/q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/paddle2/e1/s/meta_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  vga/paddle2/e1/d/q3_reg/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/paddle2/e1/d/q3_reg/Q
                         net (fo=1, routed)           0.054     0.195    vga/paddle2/e1/d/q3
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.045     0.240 r  vga/paddle2/e1/d/meta_i_1__1/O
                         net (fo=1, routed)           0.000     0.240    vga/paddle2/e1/s/deb
    SLICE_X1Y21          FDRE                                         r  vga/paddle2/e1/s/meta_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/clk25MHz_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE                         0.000     0.000 r  vga/clk_div_reg[1]/C
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/clk_div_reg[1]/Q
                         net (fo=2, routed)           0.131     0.259    vga/p_0_in
    SLICE_X36Y46         FDCE                                         r  vga/clk25MHz_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.186%)  route 0.108ns (36.814%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE                         0.000     0.000 r  vga/v_counter_reg[7]/C
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_counter_reg[7]/Q
                         net (fo=21, routed)          0.108     0.249    vga/v_counter_reg_n_0_[7]
    SLICE_X1Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.294 r  vga/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.294    vga/v_counter[9]_i_2_n_0
    SLICE_X1Y23          FDCE                                         r  vga/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.549%)  route 0.111ns (37.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE                         0.000     0.000 r  vga/v_counter_reg[7]/C
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_counter_reg[7]/Q
                         net (fo=21, routed)          0.111     0.252    vga/v_counter_reg_n_0_[7]
    SLICE_X1Y23          LUT6 (Prop_lut6_I4_O)        0.045     0.297 r  vga/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.297    vga/v_counter[2]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  vga/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle1/e1/d/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/paddle1/e1/d/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE                         0.000     0.000 r  vga/paddle1/e1/d/q1_reg/C
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/paddle1/e1/d/q1_reg/Q
                         net (fo=2, routed)           0.182     0.323    vga/paddle1/e1/d/q1
    SLICE_X1Y20          FDCE                                         r  vga/paddle1/e1/d/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle1/e2/d/q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/paddle1/e2/s/meta_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE                         0.000     0.000 r  vga/paddle1/e2/d/q3_reg/C
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/paddle1/e2/d/q3_reg/Q
                         net (fo=1, routed)           0.138     0.279    vga/paddle1/e2/d/q3
    SLICE_X9Y26          LUT4 (Prop_lut4_I2_O)        0.045     0.324 r  vga/paddle1/e2/d/meta_i_1__0/O
                         net (fo=1, routed)           0.000     0.324    vga/paddle1/e2/s/deb
    SLICE_X9Y26          FDRE                                         r  vga/paddle1/e2/s/meta_reg/D
  -------------------------------------------------------------------    -------------------





