Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot bram_tb_func_synth xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.bram_top
Compiling module xil_defaultlib.bram_tb
WARNING: [XSIM 43-3373] "C:/Users/ECE/Desktop/Lab6/student/bram_tb.v" Line 104. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_func_synth
