// Seed: 1197725727
module module_0 (
    output tri id_0,
    output tri1 id_1,
    output wire id_2,
    output tri0 id_3,
    input tri id_4,
    output supply1 id_5
);
  tri id_7 = -1;
endmodule
module module_1 (
    output uwire id_0,
    output wire  id_1,
    input  uwire id_2,
    input  wor   id_3
);
  wire id_5 = id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    output wand id_0,
    input tri1 id_1,
    output tri1 id_2,
    output tri1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    output wor id_6,
    output wor id_7,
    input supply0 id_8,
    input supply0 id_9,
    output uwire id_10,
    output uwire id_11,
    input tri0 id_12,
    input tri1 id_13
);
  assign id_0 = !id_12;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_6,
      id_7,
      id_5,
      id_11
  );
  assign modCall_1.id_2 = 0;
  wire id_15;
endmodule
