{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723110034198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723110034198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 08 15:10:34 2024 " "Processing started: Thu Aug 08 15:10:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723110034198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723110034198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAC_adder -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAC_adder -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723110034198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723110034516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "given_gates.vhd 17 8 " "Found 17 design units, including 8 entities, in source file given_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 given_gates " "Found design unit 1: given_gates" {  } { { "given_gates.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/given_gates.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044310 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 andgate-trivial " "Found design unit 2: andgate-trivial" {  } { { "given_gates.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/given_gates.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044310 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 xorgate-trivial " "Found design unit 3: xorgate-trivial" {  } { { "given_gates.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/given_gates.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044310 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 abcgate-trivial " "Found design unit 4: abcgate-trivial" {  } { { "given_gates.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/given_gates.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044310 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Cin_map_G-trivial " "Found design unit 5: Cin_map_G-trivial" {  } { { "given_gates.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/given_gates.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044310 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 HA-Equations " "Found design unit 6: HA-Equations" {  } { { "given_gates.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/given_gates.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044310 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ANdgate1-Equations " "Found design unit 7: ANdgate1-Equations" {  } { { "given_gates.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/given_gates.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044310 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 orgate-Equations " "Found design unit 8: orgate-Equations" {  } { { "given_gates.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/given_gates.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044310 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 FA-Struct " "Found design unit 9: FA-Struct" {  } { { "given_gates.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/given_gates.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044310 ""} { "Info" "ISGN_ENTITY_NAME" "1 andgate " "Found entity 1: andgate" {  } { { "given_gates.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/given_gates.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044310 ""} { "Info" "ISGN_ENTITY_NAME" "2 xorgate " "Found entity 2: xorgate" {  } { { "given_gates.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/given_gates.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044310 ""} { "Info" "ISGN_ENTITY_NAME" "3 abcgate " "Found entity 3: abcgate" {  } { { "given_gates.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/given_gates.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044310 ""} { "Info" "ISGN_ENTITY_NAME" "4 Cin_map_G " "Found entity 4: Cin_map_G" {  } { { "given_gates.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/given_gates.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044310 ""} { "Info" "ISGN_ENTITY_NAME" "5 HA " "Found entity 5: HA" {  } { { "given_gates.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/given_gates.vhd" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044310 ""} { "Info" "ISGN_ENTITY_NAME" "6 ANDgate1 " "Found entity 6: ANDgate1" {  } { { "given_gates.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/given_gates.vhd" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044310 ""} { "Info" "ISGN_ENTITY_NAME" "7 orgate " "Found entity 7: orgate" {  } { { "given_gates.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/given_gates.vhd" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044310 ""} { "Info" "ISGN_ENTITY_NAME" "8 FA " "Found entity 8: FA" {  } { { "given_gates.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/given_gates.vhd" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723110044310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC-design " "Found design unit 1: MAC-design" {  } { { "MAC.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/MAC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044314 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "MAC.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/MAC.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723110044314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brent_kung_adder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file brent_kung_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bk_adders " "Found design unit 1: bk_adders" {  } { { "Brent_Kung_adder.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/Brent_Kung_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044324 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 BK_adder-method " "Found design unit 2: BK_adder-method" {  } { { "Brent_Kung_adder.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/Brent_Kung_adder.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044324 ""} { "Info" "ISGN_ENTITY_NAME" "1 BK_adder " "Found entity 1: BK_adder" {  } { { "Brent_Kung_adder.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/Brent_Kung_adder.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723110044324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/DUT.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044326 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/DUT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723110044326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/Testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044340 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723110044340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723110044340 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723110044403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC MAC:add_instance " "Elaborating entity \"MAC\" for hierarchy \"MAC:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/DUT.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723110044423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA MAC:add_instance\|HA:ha1 " "Elaborating entity \"HA\" for hierarchy \"MAC:add_instance\|HA:ha1\"" {  } { { "MAC.vhd" "ha1" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/MAC.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723110044443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA MAC:add_instance\|FA:fa1 " "Elaborating entity \"FA\" for hierarchy \"MAC:add_instance\|FA:fa1\"" {  } { { "MAC.vhd" "fa1" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/MAC.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723110044460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andgate MAC:add_instance\|FA:fa1\|andgate:a1 " "Elaborating entity \"andgate\" for hierarchy \"MAC:add_instance\|FA:fa1\|andgate:a1\"" {  } { { "given_gates.vhd" "a1" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/given_gates.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723110044473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orgate MAC:add_instance\|FA:fa1\|orgate:o1 " "Elaborating entity \"orgate\" for hierarchy \"MAC:add_instance\|FA:fa1\|orgate:o1\"" {  } { { "given_gates.vhd" "o1" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/given_gates.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723110044488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorgate MAC:add_instance\|FA:fa1\|xorgate:x1 " "Elaborating entity \"xorgate\" for hierarchy \"MAC:add_instance\|FA:fa1\|xorgate:x1\"" {  } { { "given_gates.vhd" "x1" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/given_gates.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723110044502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BK_adder MAC:add_instance\|BK_adder:bk_adder1 " "Elaborating entity \"BK_adder\" for hierarchy \"MAC:add_instance\|BK_adder:bk_adder1\"" {  } { { "MAC.vhd" "bk_adder1" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/MAC.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723110044548 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G4 Brent_Kung_adder.vhd(37) " "Verilog HDL or VHDL warning at Brent_Kung_adder.vhd(37): object \"G4\" assigned a value but never read" {  } { { "Brent_Kung_adder.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/Brent_Kung_adder.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1723110044567 "|DUT|MAC:add_instance|BK_adder:bk_adder1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "P4 Brent_Kung_adder.vhd(37) " "Verilog HDL or VHDL warning at Brent_Kung_adder.vhd(37): object \"P4\" assigned a value but never read" {  } { { "Brent_Kung_adder.vhd" "" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/Brent_Kung_adder.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1723110044567 "|DUT|MAC:add_instance|BK_adder:bk_adder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cin_map_G MAC:add_instance\|BK_adder:bk_adder1\|Cin_map_G:G0_0 " "Elaborating entity \"Cin_map_G\" for hierarchy \"MAC:add_instance\|BK_adder:bk_adder1\|Cin_map_G:G0_0\"" {  } { { "Brent_Kung_adder.vhd" "G0_0" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/Brent_Kung_adder.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723110044569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abcgate MAC:add_instance\|BK_adder:bk_adder1\|abcgate:G1_1_0 " "Elaborating entity \"abcgate\" for hierarchy \"MAC:add_instance\|BK_adder:bk_adder1\|abcgate:G1_1_0\"" {  } { { "Brent_Kung_adder.vhd" "G1_1_0" { Text "C:/Intel/Quartus/EE671_VHDL/MAC_adder/Brent_Kung_adder.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723110044585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "253 " "Implemented 253 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723110045754 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723110045754 ""} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723110045754 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723110045754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723110045869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 08 15:10:45 2024 " "Processing ended: Thu Aug 08 15:10:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723110045869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723110045869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723110045869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723110045869 ""}
