// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Processing_HW_Top_DataFlox (
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        in_r,
        Spectrumoutput_address0,
        Spectrumoutput_ce0,
        Spectrumoutput_d0,
        Spectrumoutput_q0,
        Spectrumoutput_we0,
        Spectrumoutput_address1,
        Spectrumoutput_ce1,
        Spectrumoutput_d1,
        Spectrumoutput_q1,
        Spectrumoutput_we1,
        num,
        Buff0_re_address0,
        Buff0_re_ce0,
        Buff0_re_d0,
        Buff0_re_q0,
        Buff0_re_we0,
        Buff0_re_address1,
        Buff0_re_ce1,
        Buff0_re_d1,
        Buff0_re_q1,
        Buff0_re_we1,
        Buff0_im_address0,
        Buff0_im_ce0,
        Buff0_im_d0,
        Buff0_im_q0,
        Buff0_im_we0,
        Buff0_im_address1,
        Buff0_im_ce1,
        Buff0_im_d1,
        Buff0_im_q1,
        Buff0_im_we1,
        Buff1_re_address0,
        Buff1_re_ce0,
        Buff1_re_d0,
        Buff1_re_q0,
        Buff1_re_we0,
        Buff1_re_address1,
        Buff1_re_ce1,
        Buff1_re_d1,
        Buff1_re_q1,
        Buff1_re_we1,
        Buff1_im_address0,
        Buff1_im_ce0,
        Buff1_im_d0,
        Buff1_im_q0,
        Buff1_im_we0,
        Buff1_im_address1,
        Buff1_im_ce1,
        Buff1_im_d1,
        Buff1_im_q1,
        Buff1_im_we1,
        Buff2_re_address0,
        Buff2_re_ce0,
        Buff2_re_d0,
        Buff2_re_q0,
        Buff2_re_we0,
        Buff2_re_address1,
        Buff2_re_ce1,
        Buff2_re_d1,
        Buff2_re_q1,
        Buff2_re_we1,
        Buff2_im_address0,
        Buff2_im_ce0,
        Buff2_im_d0,
        Buff2_im_q0,
        Buff2_im_we0,
        Buff2_im_address1,
        Buff2_im_ce1,
        Buff2_im_d1,
        Buff2_im_q1,
        Buff2_im_we1,
        ap_clk,
        ap_rst,
        in_r_ap_vld,
        num_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [63:0] m_axi_gmem_WDATA;
output  [7:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [63:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] in_r;
output  [9:0] Spectrumoutput_address0;
output   Spectrumoutput_ce0;
output  [31:0] Spectrumoutput_d0;
input  [31:0] Spectrumoutput_q0;
output   Spectrumoutput_we0;
output  [9:0] Spectrumoutput_address1;
output   Spectrumoutput_ce1;
output  [31:0] Spectrumoutput_d1;
input  [31:0] Spectrumoutput_q1;
output   Spectrumoutput_we1;
input  [31:0] num;
output  [9:0] Buff0_re_address0;
output   Buff0_re_ce0;
output  [31:0] Buff0_re_d0;
input  [31:0] Buff0_re_q0;
output   Buff0_re_we0;
output  [9:0] Buff0_re_address1;
output   Buff0_re_ce1;
output  [31:0] Buff0_re_d1;
input  [31:0] Buff0_re_q1;
output   Buff0_re_we1;
output  [9:0] Buff0_im_address0;
output   Buff0_im_ce0;
output  [31:0] Buff0_im_d0;
input  [31:0] Buff0_im_q0;
output   Buff0_im_we0;
output  [9:0] Buff0_im_address1;
output   Buff0_im_ce1;
output  [31:0] Buff0_im_d1;
input  [31:0] Buff0_im_q1;
output   Buff0_im_we1;
output  [9:0] Buff1_re_address0;
output   Buff1_re_ce0;
output  [31:0] Buff1_re_d0;
input  [31:0] Buff1_re_q0;
output   Buff1_re_we0;
output  [9:0] Buff1_re_address1;
output   Buff1_re_ce1;
output  [31:0] Buff1_re_d1;
input  [31:0] Buff1_re_q1;
output   Buff1_re_we1;
output  [9:0] Buff1_im_address0;
output   Buff1_im_ce0;
output  [31:0] Buff1_im_d0;
input  [31:0] Buff1_im_q0;
output   Buff1_im_we0;
output  [9:0] Buff1_im_address1;
output   Buff1_im_ce1;
output  [31:0] Buff1_im_d1;
input  [31:0] Buff1_im_q1;
output   Buff1_im_we1;
output  [9:0] Buff2_re_address0;
output   Buff2_re_ce0;
output  [31:0] Buff2_re_d0;
input  [31:0] Buff2_re_q0;
output   Buff2_re_we0;
output  [9:0] Buff2_re_address1;
output   Buff2_re_ce1;
output  [31:0] Buff2_re_d1;
input  [31:0] Buff2_re_q1;
output   Buff2_re_we1;
output  [9:0] Buff2_im_address0;
output   Buff2_im_ce0;
output  [31:0] Buff2_im_d0;
input  [31:0] Buff2_im_q0;
output   Buff2_im_we0;
output  [9:0] Buff2_im_address1;
output   Buff2_im_ce1;
output  [31:0] Buff2_im_d1;
input  [31:0] Buff2_im_q1;
output   Buff2_im_we1;
input   ap_clk;
input   ap_rst;
input   in_r_ap_vld;
input   num_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    process_U0_ap_start;
wire    process_U0_ap_done;
wire    process_U0_ap_continue;
wire    process_U0_ap_idle;
wire    process_U0_ap_ready;
wire    process_U0_m_axi_gmem_AWVALID;
wire   [63:0] process_U0_m_axi_gmem_AWADDR;
wire   [0:0] process_U0_m_axi_gmem_AWID;
wire   [31:0] process_U0_m_axi_gmem_AWLEN;
wire   [2:0] process_U0_m_axi_gmem_AWSIZE;
wire   [1:0] process_U0_m_axi_gmem_AWBURST;
wire   [1:0] process_U0_m_axi_gmem_AWLOCK;
wire   [3:0] process_U0_m_axi_gmem_AWCACHE;
wire   [2:0] process_U0_m_axi_gmem_AWPROT;
wire   [3:0] process_U0_m_axi_gmem_AWQOS;
wire   [3:0] process_U0_m_axi_gmem_AWREGION;
wire   [0:0] process_U0_m_axi_gmem_AWUSER;
wire    process_U0_m_axi_gmem_WVALID;
wire   [63:0] process_U0_m_axi_gmem_WDATA;
wire   [7:0] process_U0_m_axi_gmem_WSTRB;
wire    process_U0_m_axi_gmem_WLAST;
wire   [0:0] process_U0_m_axi_gmem_WID;
wire   [0:0] process_U0_m_axi_gmem_WUSER;
wire    process_U0_m_axi_gmem_ARVALID;
wire   [63:0] process_U0_m_axi_gmem_ARADDR;
wire   [0:0] process_U0_m_axi_gmem_ARID;
wire   [31:0] process_U0_m_axi_gmem_ARLEN;
wire   [2:0] process_U0_m_axi_gmem_ARSIZE;
wire   [1:0] process_U0_m_axi_gmem_ARBURST;
wire   [1:0] process_U0_m_axi_gmem_ARLOCK;
wire   [3:0] process_U0_m_axi_gmem_ARCACHE;
wire   [2:0] process_U0_m_axi_gmem_ARPROT;
wire   [3:0] process_U0_m_axi_gmem_ARQOS;
wire   [3:0] process_U0_m_axi_gmem_ARREGION;
wire   [0:0] process_U0_m_axi_gmem_ARUSER;
wire    process_U0_m_axi_gmem_RREADY;
wire    process_U0_m_axi_gmem_BREADY;
wire   [63:0] process_U0_D0_din;
wire    process_U0_D0_write;
wire   [31:0] process_U0_num_c47_din;
wire    process_U0_num_c47_write;
wire    process2_U0_ap_start;
wire    process2_U0_ap_done;
wire    process2_U0_ap_continue;
wire    process2_U0_ap_idle;
wire    process2_U0_ap_ready;
wire    process2_U0_start_out;
wire    process2_U0_start_write;
wire    process2_U0_D0_read;
wire   [63:0] process2_U0_D1_din;
wire    process2_U0_D1_write;
wire    process2_U0_num_read;
wire   [9:0] process2_U0_Buff0_re_address0;
wire    process2_U0_Buff0_re_ce0;
wire    process2_U0_Buff0_re_we0;
wire   [31:0] process2_U0_Buff0_re_d0;
wire   [9:0] process2_U0_Buff0_im_address0;
wire    process2_U0_Buff0_im_ce0;
wire    process2_U0_Buff0_im_we0;
wire   [31:0] process2_U0_Buff0_im_d0;
wire   [9:0] process2_U0_Buff1_re_address0;
wire    process2_U0_Buff1_re_ce0;
wire    process2_U0_Buff1_re_we0;
wire   [31:0] process2_U0_Buff1_re_d0;
wire   [9:0] process2_U0_Buff1_im_address0;
wire    process2_U0_Buff1_im_ce0;
wire    process2_U0_Buff1_im_we0;
wire   [31:0] process2_U0_Buff1_im_d0;
wire   [9:0] process2_U0_Buff2_re_address0;
wire    process2_U0_Buff2_re_ce0;
wire    process2_U0_Buff2_re_we0;
wire   [31:0] process2_U0_Buff2_re_d0;
wire   [9:0] process2_U0_Buff2_im_address0;
wire    process2_U0_Buff2_im_ce0;
wire    process2_U0_Buff2_im_we0;
wire   [31:0] process2_U0_Buff2_im_d0;
wire   [31:0] process2_U0_num_c46_din;
wire    process2_U0_num_c46_write;
wire    ap_sync_continue;
wire    load_nfft_value_U0_ap_start;
wire    load_nfft_value_U0_ap_done;
wire    load_nfft_value_U0_ap_continue;
wire    load_nfft_value_U0_ap_idle;
wire    load_nfft_value_U0_ap_ready;
wire    load_nfft_value_U0_start_out;
wire    load_nfft_value_U0_start_write;
wire    load_nfft_value_U0_D1_read;
wire   [63:0] load_nfft_value_U0_S0_din;
wire    load_nfft_value_U0_S0_write;
wire    load_nfft_value_U0_numFFT_read;
wire   [31:0] load_nfft_value_U0_num_c45_din;
wire    load_nfft_value_U0_num_c45_write;
wire    fft_stage_1_U0_ap_start;
wire    fft_stage_1_U0_ap_done;
wire    fft_stage_1_U0_ap_continue;
wire    fft_stage_1_U0_ap_idle;
wire    fft_stage_1_U0_ap_ready;
wire    fft_stage_1_U0_start_out;
wire    fft_stage_1_U0_start_write;
wire    fft_stage_1_U0_S0_read;
wire   [63:0] fft_stage_1_U0_S1_din;
wire    fft_stage_1_U0_S1_write;
wire    fft_stage_1_U0_numFFT_read;
wire   [31:0] fft_stage_1_U0_num_c44_din;
wire    fft_stage_1_U0_num_c44_write;
wire    fft_stage_2_U0_ap_start;
wire    fft_stage_2_U0_ap_done;
wire    fft_stage_2_U0_ap_continue;
wire    fft_stage_2_U0_ap_idle;
wire    fft_stage_2_U0_ap_ready;
wire    fft_stage_2_U0_start_out;
wire    fft_stage_2_U0_start_write;
wire    fft_stage_2_U0_S1_read;
wire   [63:0] fft_stage_2_U0_S2_din;
wire    fft_stage_2_U0_S2_write;
wire    fft_stage_2_U0_numFFT_read;
wire   [31:0] fft_stage_2_U0_num_c43_din;
wire    fft_stage_2_U0_num_c43_write;
wire    fft_stage_3_U0_ap_start;
wire    fft_stage_3_U0_ap_done;
wire    fft_stage_3_U0_ap_continue;
wire    fft_stage_3_U0_ap_idle;
wire    fft_stage_3_U0_ap_ready;
wire    fft_stage_3_U0_start_out;
wire    fft_stage_3_U0_start_write;
wire    fft_stage_3_U0_S2_read;
wire   [63:0] fft_stage_3_U0_S3_din;
wire    fft_stage_3_U0_S3_write;
wire    fft_stage_3_U0_numFFT_read;
wire   [31:0] fft_stage_3_U0_num_c42_din;
wire    fft_stage_3_U0_num_c42_write;
wire    fft_stage_4_U0_ap_start;
wire    fft_stage_4_U0_ap_done;
wire    fft_stage_4_U0_ap_continue;
wire    fft_stage_4_U0_ap_idle;
wire    fft_stage_4_U0_ap_ready;
wire    fft_stage_4_U0_start_out;
wire    fft_stage_4_U0_start_write;
wire    fft_stage_4_U0_S3_read;
wire   [63:0] fft_stage_4_U0_S4_din;
wire    fft_stage_4_U0_S4_write;
wire    fft_stage_4_U0_numFFT_read;
wire   [31:0] fft_stage_4_U0_num_c41_din;
wire    fft_stage_4_U0_num_c41_write;
wire    fft_stage_5_U0_ap_start;
wire    fft_stage_5_U0_ap_done;
wire    fft_stage_5_U0_ap_continue;
wire    fft_stage_5_U0_ap_idle;
wire    fft_stage_5_U0_ap_ready;
wire    fft_stage_5_U0_start_out;
wire    fft_stage_5_U0_start_write;
wire    fft_stage_5_U0_S4_read;
wire   [63:0] fft_stage_5_U0_S5_din;
wire    fft_stage_5_U0_S5_write;
wire    fft_stage_5_U0_numFFT_read;
wire   [31:0] fft_stage_5_U0_num_c40_din;
wire    fft_stage_5_U0_num_c40_write;
wire    fft_stage_6_U0_ap_start;
wire    fft_stage_6_U0_ap_done;
wire    fft_stage_6_U0_ap_continue;
wire    fft_stage_6_U0_ap_idle;
wire    fft_stage_6_U0_ap_ready;
wire    fft_stage_6_U0_start_out;
wire    fft_stage_6_U0_start_write;
wire    fft_stage_6_U0_S5_read;
wire   [63:0] fft_stage_6_U0_S6_din;
wire    fft_stage_6_U0_S6_write;
wire    fft_stage_6_U0_numFFT_read;
wire   [31:0] fft_stage_6_U0_num_c39_din;
wire    fft_stage_6_U0_num_c39_write;
wire    fft_stage_7_U0_ap_start;
wire    fft_stage_7_U0_ap_done;
wire    fft_stage_7_U0_ap_continue;
wire    fft_stage_7_U0_ap_idle;
wire    fft_stage_7_U0_ap_ready;
wire    fft_stage_7_U0_start_out;
wire    fft_stage_7_U0_start_write;
wire    fft_stage_7_U0_S6_read;
wire   [63:0] fft_stage_7_U0_S7_din;
wire    fft_stage_7_U0_S7_write;
wire    fft_stage_7_U0_numFFT_read;
wire   [31:0] fft_stage_7_U0_num_c38_din;
wire    fft_stage_7_U0_num_c38_write;
wire    fft_stage_8_U0_ap_start;
wire    fft_stage_8_U0_ap_done;
wire    fft_stage_8_U0_ap_continue;
wire    fft_stage_8_U0_ap_idle;
wire    fft_stage_8_U0_ap_ready;
wire    fft_stage_8_U0_start_out;
wire    fft_stage_8_U0_start_write;
wire    fft_stage_8_U0_S7_read;
wire   [63:0] fft_stage_8_U0_S8_din;
wire    fft_stage_8_U0_S8_write;
wire    fft_stage_8_U0_numFFT_read;
wire   [31:0] fft_stage_8_U0_num_c37_din;
wire    fft_stage_8_U0_num_c37_write;
wire    fft_stage_9_U0_ap_start;
wire    fft_stage_9_U0_ap_done;
wire    fft_stage_9_U0_ap_continue;
wire    fft_stage_9_U0_ap_idle;
wire    fft_stage_9_U0_ap_ready;
wire    fft_stage_9_U0_start_out;
wire    fft_stage_9_U0_start_write;
wire    fft_stage_9_U0_S8_read;
wire   [63:0] fft_stage_9_U0_S9_din;
wire    fft_stage_9_U0_S9_write;
wire    fft_stage_9_U0_numFFT_read;
wire   [31:0] fft_stage_9_U0_num_c36_din;
wire    fft_stage_9_U0_num_c36_write;
wire    fft_stage_10_U0_ap_start;
wire    fft_stage_10_U0_ap_done;
wire    fft_stage_10_U0_ap_continue;
wire    fft_stage_10_U0_ap_idle;
wire    fft_stage_10_U0_ap_ready;
wire    fft_stage_10_U0_S9_read;
wire   [63:0] fft_stage_10_U0_S10_din;
wire    fft_stage_10_U0_S10_write;
wire    fft_stage_10_U0_numFFT_read;
wire   [31:0] fft_stage_10_U0_num_c_din;
wire    fft_stage_10_U0_num_c_write;
wire    normaling_U0_ap_start;
wire    normaling_U0_ap_done;
wire    normaling_U0_ap_continue;
wire    normaling_U0_ap_idle;
wire    normaling_U0_ap_ready;
wire    normaling_U0_S10_read;
wire   [9:0] normaling_U0_Spectrumoutput_address0;
wire    normaling_U0_Spectrumoutput_ce0;
wire    normaling_U0_Spectrumoutput_we0;
wire   [31:0] normaling_U0_Spectrumoutput_d0;
wire   [9:0] normaling_U0_Spectrumoutput_address1;
wire    normaling_U0_Spectrumoutput_ce1;
wire    normaling_U0_numFFT_read;
wire    D0_full_n;
wire   [63:0] D0_dout;
wire   [10:0] D0_num_data_valid;
wire   [10:0] D0_fifo_cap;
wire    D0_empty_n;
wire    num_c47_full_n;
wire   [31:0] num_c47_dout;
wire   [1:0] num_c47_num_data_valid;
wire   [1:0] num_c47_fifo_cap;
wire    num_c47_empty_n;
wire    D1_full_n;
wire   [63:0] D1_dout;
wire   [10:0] D1_num_data_valid;
wire   [10:0] D1_fifo_cap;
wire    D1_empty_n;
wire    num_c46_full_n;
wire   [31:0] num_c46_dout;
wire   [1:0] num_c46_num_data_valid;
wire   [1:0] num_c46_fifo_cap;
wire    num_c46_empty_n;
wire    S0_full_n;
wire   [63:0] S0_dout;
wire   [10:0] S0_num_data_valid;
wire   [10:0] S0_fifo_cap;
wire    S0_empty_n;
wire    num_c45_full_n;
wire   [31:0] num_c45_dout;
wire   [1:0] num_c45_num_data_valid;
wire   [1:0] num_c45_fifo_cap;
wire    num_c45_empty_n;
wire    S1_full_n;
wire   [63:0] S1_dout;
wire   [10:0] S1_num_data_valid;
wire   [10:0] S1_fifo_cap;
wire    S1_empty_n;
wire    num_c44_full_n;
wire   [31:0] num_c44_dout;
wire   [1:0] num_c44_num_data_valid;
wire   [1:0] num_c44_fifo_cap;
wire    num_c44_empty_n;
wire    S2_full_n;
wire   [63:0] S2_dout;
wire   [10:0] S2_num_data_valid;
wire   [10:0] S2_fifo_cap;
wire    S2_empty_n;
wire    num_c43_full_n;
wire   [31:0] num_c43_dout;
wire   [1:0] num_c43_num_data_valid;
wire   [1:0] num_c43_fifo_cap;
wire    num_c43_empty_n;
wire    S3_full_n;
wire   [63:0] S3_dout;
wire   [10:0] S3_num_data_valid;
wire   [10:0] S3_fifo_cap;
wire    S3_empty_n;
wire    num_c42_full_n;
wire   [31:0] num_c42_dout;
wire   [1:0] num_c42_num_data_valid;
wire   [1:0] num_c42_fifo_cap;
wire    num_c42_empty_n;
wire    S4_full_n;
wire   [63:0] S4_dout;
wire   [10:0] S4_num_data_valid;
wire   [10:0] S4_fifo_cap;
wire    S4_empty_n;
wire    num_c41_full_n;
wire   [31:0] num_c41_dout;
wire   [1:0] num_c41_num_data_valid;
wire   [1:0] num_c41_fifo_cap;
wire    num_c41_empty_n;
wire    S5_full_n;
wire   [63:0] S5_dout;
wire   [10:0] S5_num_data_valid;
wire   [10:0] S5_fifo_cap;
wire    S5_empty_n;
wire    num_c40_full_n;
wire   [31:0] num_c40_dout;
wire   [1:0] num_c40_num_data_valid;
wire   [1:0] num_c40_fifo_cap;
wire    num_c40_empty_n;
wire    S6_full_n;
wire   [63:0] S6_dout;
wire   [10:0] S6_num_data_valid;
wire   [10:0] S6_fifo_cap;
wire    S6_empty_n;
wire    num_c39_full_n;
wire   [31:0] num_c39_dout;
wire   [1:0] num_c39_num_data_valid;
wire   [1:0] num_c39_fifo_cap;
wire    num_c39_empty_n;
wire    S7_full_n;
wire   [63:0] S7_dout;
wire   [10:0] S7_num_data_valid;
wire   [10:0] S7_fifo_cap;
wire    S7_empty_n;
wire    num_c38_full_n;
wire   [31:0] num_c38_dout;
wire   [1:0] num_c38_num_data_valid;
wire   [1:0] num_c38_fifo_cap;
wire    num_c38_empty_n;
wire    S8_full_n;
wire   [63:0] S8_dout;
wire   [10:0] S8_num_data_valid;
wire   [10:0] S8_fifo_cap;
wire    S8_empty_n;
wire    num_c37_full_n;
wire   [31:0] num_c37_dout;
wire   [1:0] num_c37_num_data_valid;
wire   [1:0] num_c37_fifo_cap;
wire    num_c37_empty_n;
wire    S9_full_n;
wire   [63:0] S9_dout;
wire   [10:0] S9_num_data_valid;
wire   [10:0] S9_fifo_cap;
wire    S9_empty_n;
wire    num_c36_full_n;
wire   [31:0] num_c36_dout;
wire   [1:0] num_c36_num_data_valid;
wire   [1:0] num_c36_fifo_cap;
wire    num_c36_empty_n;
wire    S10_full_n;
wire   [63:0] S10_dout;
wire   [10:0] S10_num_data_valid;
wire   [10:0] S10_fifo_cap;
wire    S10_empty_n;
wire    num_c_full_n;
wire   [31:0] num_c_dout;
wire   [1:0] num_c_num_data_valid;
wire   [1:0] num_c_fifo_cap;
wire    num_c_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_process_U0_ap_ready;
wire    ap_sync_process_U0_ap_ready;
reg    ap_sync_reg_process2_U0_ap_ready;
wire    ap_sync_process2_U0_ap_ready;
reg    ap_sync_reg_normaling_U0_ap_ready;
wire    ap_sync_normaling_U0_ap_ready;
wire   [0:0] start_for_load_nfft_value_U0_din;
wire    start_for_load_nfft_value_U0_full_n;
wire   [0:0] start_for_load_nfft_value_U0_dout;
wire    start_for_load_nfft_value_U0_empty_n;
wire   [0:0] start_for_fft_stage_1_U0_din;
wire    start_for_fft_stage_1_U0_full_n;
wire   [0:0] start_for_fft_stage_1_U0_dout;
wire    start_for_fft_stage_1_U0_empty_n;
wire   [0:0] start_for_fft_stage_2_U0_din;
wire    start_for_fft_stage_2_U0_full_n;
wire   [0:0] start_for_fft_stage_2_U0_dout;
wire    start_for_fft_stage_2_U0_empty_n;
wire   [0:0] start_for_fft_stage_3_U0_din;
wire    start_for_fft_stage_3_U0_full_n;
wire   [0:0] start_for_fft_stage_3_U0_dout;
wire    start_for_fft_stage_3_U0_empty_n;
wire   [0:0] start_for_fft_stage_4_U0_din;
wire    start_for_fft_stage_4_U0_full_n;
wire   [0:0] start_for_fft_stage_4_U0_dout;
wire    start_for_fft_stage_4_U0_empty_n;
wire   [0:0] start_for_fft_stage_5_U0_din;
wire    start_for_fft_stage_5_U0_full_n;
wire   [0:0] start_for_fft_stage_5_U0_dout;
wire    start_for_fft_stage_5_U0_empty_n;
wire   [0:0] start_for_fft_stage_6_U0_din;
wire    start_for_fft_stage_6_U0_full_n;
wire   [0:0] start_for_fft_stage_6_U0_dout;
wire    start_for_fft_stage_6_U0_empty_n;
wire   [0:0] start_for_fft_stage_7_U0_din;
wire    start_for_fft_stage_7_U0_full_n;
wire   [0:0] start_for_fft_stage_7_U0_dout;
wire    start_for_fft_stage_7_U0_empty_n;
wire   [0:0] start_for_fft_stage_8_U0_din;
wire    start_for_fft_stage_8_U0_full_n;
wire   [0:0] start_for_fft_stage_8_U0_dout;
wire    start_for_fft_stage_8_U0_empty_n;
wire   [0:0] start_for_fft_stage_9_U0_din;
wire    start_for_fft_stage_9_U0_full_n;
wire   [0:0] start_for_fft_stage_9_U0_dout;
wire    start_for_fft_stage_9_U0_empty_n;
wire   [0:0] start_for_fft_stage_10_U0_din;
wire    start_for_fft_stage_10_U0_full_n;
wire   [0:0] start_for_fft_stage_10_U0_dout;
wire    start_for_fft_stage_10_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_process_U0_ap_ready = 1'b0;
#0 ap_sync_reg_process2_U0_ap_ready = 1'b0;
#0 ap_sync_reg_normaling_U0_ap_ready = 1'b0;
end

Processing_HW_process_r process_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(process_U0_ap_start),
    .ap_done(process_U0_ap_done),
    .ap_continue(process_U0_ap_continue),
    .ap_idle(process_U0_ap_idle),
    .ap_ready(process_U0_ap_ready),
    .m_axi_gmem_AWVALID(process_U0_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(process_U0_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(process_U0_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(process_U0_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(process_U0_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(process_U0_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(process_U0_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(process_U0_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(process_U0_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(process_U0_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(process_U0_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(process_U0_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(process_U0_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(process_U0_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(process_U0_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(process_U0_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(process_U0_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(process_U0_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(process_U0_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(process_U0_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(process_U0_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(process_U0_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(process_U0_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(process_U0_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(process_U0_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(process_U0_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(process_U0_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(process_U0_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(process_U0_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(process_U0_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(process_U0_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(process_U0_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .in_r(in_r),
    .D0_din(process_U0_D0_din),
    .D0_num_data_valid(D0_num_data_valid),
    .D0_fifo_cap(D0_fifo_cap),
    .D0_full_n(D0_full_n),
    .D0_write(process_U0_D0_write),
    .num(num),
    .num_c47_din(process_U0_num_c47_din),
    .num_c47_num_data_valid(num_c47_num_data_valid),
    .num_c47_fifo_cap(num_c47_fifo_cap),
    .num_c47_full_n(num_c47_full_n),
    .num_c47_write(process_U0_num_c47_write)
);

Processing_HW_process2 process2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(process2_U0_ap_start),
    .start_full_n(start_for_load_nfft_value_U0_full_n),
    .ap_done(process2_U0_ap_done),
    .ap_continue(process2_U0_ap_continue),
    .ap_idle(process2_U0_ap_idle),
    .ap_ready(process2_U0_ap_ready),
    .start_out(process2_U0_start_out),
    .start_write(process2_U0_start_write),
    .D0_dout(D0_dout),
    .D0_num_data_valid(D0_num_data_valid),
    .D0_fifo_cap(D0_fifo_cap),
    .D0_empty_n(D0_empty_n),
    .D0_read(process2_U0_D0_read),
    .D1_din(process2_U0_D1_din),
    .D1_num_data_valid(D1_num_data_valid),
    .D1_fifo_cap(D1_fifo_cap),
    .D1_full_n(D1_full_n),
    .D1_write(process2_U0_D1_write),
    .num_dout(num_c47_dout),
    .num_num_data_valid(num_c47_num_data_valid),
    .num_fifo_cap(num_c47_fifo_cap),
    .num_empty_n(num_c47_empty_n),
    .num_read(process2_U0_num_read),
    .Buff0_re_address0(process2_U0_Buff0_re_address0),
    .Buff0_re_ce0(process2_U0_Buff0_re_ce0),
    .Buff0_re_we0(process2_U0_Buff0_re_we0),
    .Buff0_re_d0(process2_U0_Buff0_re_d0),
    .Buff0_re_q0(Buff0_re_q0),
    .Buff0_im_address0(process2_U0_Buff0_im_address0),
    .Buff0_im_ce0(process2_U0_Buff0_im_ce0),
    .Buff0_im_we0(process2_U0_Buff0_im_we0),
    .Buff0_im_d0(process2_U0_Buff0_im_d0),
    .Buff0_im_q0(Buff0_im_q0),
    .Buff1_re_address0(process2_U0_Buff1_re_address0),
    .Buff1_re_ce0(process2_U0_Buff1_re_ce0),
    .Buff1_re_we0(process2_U0_Buff1_re_we0),
    .Buff1_re_d0(process2_U0_Buff1_re_d0),
    .Buff1_re_q0(Buff1_re_q0),
    .Buff1_im_address0(process2_U0_Buff1_im_address0),
    .Buff1_im_ce0(process2_U0_Buff1_im_ce0),
    .Buff1_im_we0(process2_U0_Buff1_im_we0),
    .Buff1_im_d0(process2_U0_Buff1_im_d0),
    .Buff1_im_q0(Buff1_im_q0),
    .Buff2_re_address0(process2_U0_Buff2_re_address0),
    .Buff2_re_ce0(process2_U0_Buff2_re_ce0),
    .Buff2_re_we0(process2_U0_Buff2_re_we0),
    .Buff2_re_d0(process2_U0_Buff2_re_d0),
    .Buff2_re_q0(Buff2_re_q0),
    .Buff2_im_address0(process2_U0_Buff2_im_address0),
    .Buff2_im_ce0(process2_U0_Buff2_im_ce0),
    .Buff2_im_we0(process2_U0_Buff2_im_we0),
    .Buff2_im_d0(process2_U0_Buff2_im_d0),
    .Buff2_im_q0(Buff2_im_q0),
    .num_c46_din(process2_U0_num_c46_din),
    .num_c46_num_data_valid(num_c46_num_data_valid),
    .num_c46_fifo_cap(num_c46_fifo_cap),
    .num_c46_full_n(num_c46_full_n),
    .num_c46_write(process2_U0_num_c46_write)
);

Processing_HW_load_nfft_value load_nfft_value_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(load_nfft_value_U0_ap_start),
    .start_full_n(start_for_fft_stage_1_U0_full_n),
    .ap_done(load_nfft_value_U0_ap_done),
    .ap_continue(load_nfft_value_U0_ap_continue),
    .ap_idle(load_nfft_value_U0_ap_idle),
    .ap_ready(load_nfft_value_U0_ap_ready),
    .start_out(load_nfft_value_U0_start_out),
    .start_write(load_nfft_value_U0_start_write),
    .D1_dout(D1_dout),
    .D1_num_data_valid(D1_num_data_valid),
    .D1_fifo_cap(D1_fifo_cap),
    .D1_empty_n(D1_empty_n),
    .D1_read(load_nfft_value_U0_D1_read),
    .S0_din(load_nfft_value_U0_S0_din),
    .S0_num_data_valid(S0_num_data_valid),
    .S0_fifo_cap(S0_fifo_cap),
    .S0_full_n(S0_full_n),
    .S0_write(load_nfft_value_U0_S0_write),
    .numFFT_dout(num_c46_dout),
    .numFFT_num_data_valid(num_c46_num_data_valid),
    .numFFT_fifo_cap(num_c46_fifo_cap),
    .numFFT_empty_n(num_c46_empty_n),
    .numFFT_read(load_nfft_value_U0_numFFT_read),
    .num_c45_din(load_nfft_value_U0_num_c45_din),
    .num_c45_num_data_valid(num_c45_num_data_valid),
    .num_c45_fifo_cap(num_c45_fifo_cap),
    .num_c45_full_n(num_c45_full_n),
    .num_c45_write(load_nfft_value_U0_num_c45_write)
);

Processing_HW_fft_stage_1 fft_stage_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage_1_U0_ap_start),
    .start_full_n(start_for_fft_stage_2_U0_full_n),
    .ap_done(fft_stage_1_U0_ap_done),
    .ap_continue(fft_stage_1_U0_ap_continue),
    .ap_idle(fft_stage_1_U0_ap_idle),
    .ap_ready(fft_stage_1_U0_ap_ready),
    .start_out(fft_stage_1_U0_start_out),
    .start_write(fft_stage_1_U0_start_write),
    .S0_dout(S0_dout),
    .S0_num_data_valid(S0_num_data_valid),
    .S0_fifo_cap(S0_fifo_cap),
    .S0_empty_n(S0_empty_n),
    .S0_read(fft_stage_1_U0_S0_read),
    .S1_din(fft_stage_1_U0_S1_din),
    .S1_num_data_valid(S1_num_data_valid),
    .S1_fifo_cap(S1_fifo_cap),
    .S1_full_n(S1_full_n),
    .S1_write(fft_stage_1_U0_S1_write),
    .numFFT_dout(num_c45_dout),
    .numFFT_num_data_valid(num_c45_num_data_valid),
    .numFFT_fifo_cap(num_c45_fifo_cap),
    .numFFT_empty_n(num_c45_empty_n),
    .numFFT_read(fft_stage_1_U0_numFFT_read),
    .num_c44_din(fft_stage_1_U0_num_c44_din),
    .num_c44_num_data_valid(num_c44_num_data_valid),
    .num_c44_fifo_cap(num_c44_fifo_cap),
    .num_c44_full_n(num_c44_full_n),
    .num_c44_write(fft_stage_1_U0_num_c44_write)
);

Processing_HW_fft_stage_2 fft_stage_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage_2_U0_ap_start),
    .start_full_n(start_for_fft_stage_3_U0_full_n),
    .ap_done(fft_stage_2_U0_ap_done),
    .ap_continue(fft_stage_2_U0_ap_continue),
    .ap_idle(fft_stage_2_U0_ap_idle),
    .ap_ready(fft_stage_2_U0_ap_ready),
    .start_out(fft_stage_2_U0_start_out),
    .start_write(fft_stage_2_U0_start_write),
    .S1_dout(S1_dout),
    .S1_num_data_valid(S1_num_data_valid),
    .S1_fifo_cap(S1_fifo_cap),
    .S1_empty_n(S1_empty_n),
    .S1_read(fft_stage_2_U0_S1_read),
    .S2_din(fft_stage_2_U0_S2_din),
    .S2_num_data_valid(S2_num_data_valid),
    .S2_fifo_cap(S2_fifo_cap),
    .S2_full_n(S2_full_n),
    .S2_write(fft_stage_2_U0_S2_write),
    .numFFT_dout(num_c44_dout),
    .numFFT_num_data_valid(num_c44_num_data_valid),
    .numFFT_fifo_cap(num_c44_fifo_cap),
    .numFFT_empty_n(num_c44_empty_n),
    .numFFT_read(fft_stage_2_U0_numFFT_read),
    .num_c43_din(fft_stage_2_U0_num_c43_din),
    .num_c43_num_data_valid(num_c43_num_data_valid),
    .num_c43_fifo_cap(num_c43_fifo_cap),
    .num_c43_full_n(num_c43_full_n),
    .num_c43_write(fft_stage_2_U0_num_c43_write)
);

Processing_HW_fft_stage_3 fft_stage_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage_3_U0_ap_start),
    .start_full_n(start_for_fft_stage_4_U0_full_n),
    .ap_done(fft_stage_3_U0_ap_done),
    .ap_continue(fft_stage_3_U0_ap_continue),
    .ap_idle(fft_stage_3_U0_ap_idle),
    .ap_ready(fft_stage_3_U0_ap_ready),
    .start_out(fft_stage_3_U0_start_out),
    .start_write(fft_stage_3_U0_start_write),
    .S2_dout(S2_dout),
    .S2_num_data_valid(S2_num_data_valid),
    .S2_fifo_cap(S2_fifo_cap),
    .S2_empty_n(S2_empty_n),
    .S2_read(fft_stage_3_U0_S2_read),
    .S3_din(fft_stage_3_U0_S3_din),
    .S3_num_data_valid(S3_num_data_valid),
    .S3_fifo_cap(S3_fifo_cap),
    .S3_full_n(S3_full_n),
    .S3_write(fft_stage_3_U0_S3_write),
    .numFFT_dout(num_c43_dout),
    .numFFT_num_data_valid(num_c43_num_data_valid),
    .numFFT_fifo_cap(num_c43_fifo_cap),
    .numFFT_empty_n(num_c43_empty_n),
    .numFFT_read(fft_stage_3_U0_numFFT_read),
    .num_c42_din(fft_stage_3_U0_num_c42_din),
    .num_c42_num_data_valid(num_c42_num_data_valid),
    .num_c42_fifo_cap(num_c42_fifo_cap),
    .num_c42_full_n(num_c42_full_n),
    .num_c42_write(fft_stage_3_U0_num_c42_write)
);

Processing_HW_fft_stage_4 fft_stage_4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage_4_U0_ap_start),
    .start_full_n(start_for_fft_stage_5_U0_full_n),
    .ap_done(fft_stage_4_U0_ap_done),
    .ap_continue(fft_stage_4_U0_ap_continue),
    .ap_idle(fft_stage_4_U0_ap_idle),
    .ap_ready(fft_stage_4_U0_ap_ready),
    .start_out(fft_stage_4_U0_start_out),
    .start_write(fft_stage_4_U0_start_write),
    .S3_dout(S3_dout),
    .S3_num_data_valid(S3_num_data_valid),
    .S3_fifo_cap(S3_fifo_cap),
    .S3_empty_n(S3_empty_n),
    .S3_read(fft_stage_4_U0_S3_read),
    .S4_din(fft_stage_4_U0_S4_din),
    .S4_num_data_valid(S4_num_data_valid),
    .S4_fifo_cap(S4_fifo_cap),
    .S4_full_n(S4_full_n),
    .S4_write(fft_stage_4_U0_S4_write),
    .numFFT_dout(num_c42_dout),
    .numFFT_num_data_valid(num_c42_num_data_valid),
    .numFFT_fifo_cap(num_c42_fifo_cap),
    .numFFT_empty_n(num_c42_empty_n),
    .numFFT_read(fft_stage_4_U0_numFFT_read),
    .num_c41_din(fft_stage_4_U0_num_c41_din),
    .num_c41_num_data_valid(num_c41_num_data_valid),
    .num_c41_fifo_cap(num_c41_fifo_cap),
    .num_c41_full_n(num_c41_full_n),
    .num_c41_write(fft_stage_4_U0_num_c41_write)
);

Processing_HW_fft_stage_5 fft_stage_5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage_5_U0_ap_start),
    .start_full_n(start_for_fft_stage_6_U0_full_n),
    .ap_done(fft_stage_5_U0_ap_done),
    .ap_continue(fft_stage_5_U0_ap_continue),
    .ap_idle(fft_stage_5_U0_ap_idle),
    .ap_ready(fft_stage_5_U0_ap_ready),
    .start_out(fft_stage_5_U0_start_out),
    .start_write(fft_stage_5_U0_start_write),
    .S4_dout(S4_dout),
    .S4_num_data_valid(S4_num_data_valid),
    .S4_fifo_cap(S4_fifo_cap),
    .S4_empty_n(S4_empty_n),
    .S4_read(fft_stage_5_U0_S4_read),
    .S5_din(fft_stage_5_U0_S5_din),
    .S5_num_data_valid(S5_num_data_valid),
    .S5_fifo_cap(S5_fifo_cap),
    .S5_full_n(S5_full_n),
    .S5_write(fft_stage_5_U0_S5_write),
    .numFFT_dout(num_c41_dout),
    .numFFT_num_data_valid(num_c41_num_data_valid),
    .numFFT_fifo_cap(num_c41_fifo_cap),
    .numFFT_empty_n(num_c41_empty_n),
    .numFFT_read(fft_stage_5_U0_numFFT_read),
    .num_c40_din(fft_stage_5_U0_num_c40_din),
    .num_c40_num_data_valid(num_c40_num_data_valid),
    .num_c40_fifo_cap(num_c40_fifo_cap),
    .num_c40_full_n(num_c40_full_n),
    .num_c40_write(fft_stage_5_U0_num_c40_write)
);

Processing_HW_fft_stage_6 fft_stage_6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage_6_U0_ap_start),
    .start_full_n(start_for_fft_stage_7_U0_full_n),
    .ap_done(fft_stage_6_U0_ap_done),
    .ap_continue(fft_stage_6_U0_ap_continue),
    .ap_idle(fft_stage_6_U0_ap_idle),
    .ap_ready(fft_stage_6_U0_ap_ready),
    .start_out(fft_stage_6_U0_start_out),
    .start_write(fft_stage_6_U0_start_write),
    .S5_dout(S5_dout),
    .S5_num_data_valid(S5_num_data_valid),
    .S5_fifo_cap(S5_fifo_cap),
    .S5_empty_n(S5_empty_n),
    .S5_read(fft_stage_6_U0_S5_read),
    .S6_din(fft_stage_6_U0_S6_din),
    .S6_num_data_valid(S6_num_data_valid),
    .S6_fifo_cap(S6_fifo_cap),
    .S6_full_n(S6_full_n),
    .S6_write(fft_stage_6_U0_S6_write),
    .numFFT_dout(num_c40_dout),
    .numFFT_num_data_valid(num_c40_num_data_valid),
    .numFFT_fifo_cap(num_c40_fifo_cap),
    .numFFT_empty_n(num_c40_empty_n),
    .numFFT_read(fft_stage_6_U0_numFFT_read),
    .num_c39_din(fft_stage_6_U0_num_c39_din),
    .num_c39_num_data_valid(num_c39_num_data_valid),
    .num_c39_fifo_cap(num_c39_fifo_cap),
    .num_c39_full_n(num_c39_full_n),
    .num_c39_write(fft_stage_6_U0_num_c39_write)
);

Processing_HW_fft_stage_7 fft_stage_7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage_7_U0_ap_start),
    .start_full_n(start_for_fft_stage_8_U0_full_n),
    .ap_done(fft_stage_7_U0_ap_done),
    .ap_continue(fft_stage_7_U0_ap_continue),
    .ap_idle(fft_stage_7_U0_ap_idle),
    .ap_ready(fft_stage_7_U0_ap_ready),
    .start_out(fft_stage_7_U0_start_out),
    .start_write(fft_stage_7_U0_start_write),
    .S6_dout(S6_dout),
    .S6_num_data_valid(S6_num_data_valid),
    .S6_fifo_cap(S6_fifo_cap),
    .S6_empty_n(S6_empty_n),
    .S6_read(fft_stage_7_U0_S6_read),
    .S7_din(fft_stage_7_U0_S7_din),
    .S7_num_data_valid(S7_num_data_valid),
    .S7_fifo_cap(S7_fifo_cap),
    .S7_full_n(S7_full_n),
    .S7_write(fft_stage_7_U0_S7_write),
    .numFFT_dout(num_c39_dout),
    .numFFT_num_data_valid(num_c39_num_data_valid),
    .numFFT_fifo_cap(num_c39_fifo_cap),
    .numFFT_empty_n(num_c39_empty_n),
    .numFFT_read(fft_stage_7_U0_numFFT_read),
    .num_c38_din(fft_stage_7_U0_num_c38_din),
    .num_c38_num_data_valid(num_c38_num_data_valid),
    .num_c38_fifo_cap(num_c38_fifo_cap),
    .num_c38_full_n(num_c38_full_n),
    .num_c38_write(fft_stage_7_U0_num_c38_write)
);

Processing_HW_fft_stage_8 fft_stage_8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage_8_U0_ap_start),
    .start_full_n(start_for_fft_stage_9_U0_full_n),
    .ap_done(fft_stage_8_U0_ap_done),
    .ap_continue(fft_stage_8_U0_ap_continue),
    .ap_idle(fft_stage_8_U0_ap_idle),
    .ap_ready(fft_stage_8_U0_ap_ready),
    .start_out(fft_stage_8_U0_start_out),
    .start_write(fft_stage_8_U0_start_write),
    .S7_dout(S7_dout),
    .S7_num_data_valid(S7_num_data_valid),
    .S7_fifo_cap(S7_fifo_cap),
    .S7_empty_n(S7_empty_n),
    .S7_read(fft_stage_8_U0_S7_read),
    .S8_din(fft_stage_8_U0_S8_din),
    .S8_num_data_valid(S8_num_data_valid),
    .S8_fifo_cap(S8_fifo_cap),
    .S8_full_n(S8_full_n),
    .S8_write(fft_stage_8_U0_S8_write),
    .numFFT_dout(num_c38_dout),
    .numFFT_num_data_valid(num_c38_num_data_valid),
    .numFFT_fifo_cap(num_c38_fifo_cap),
    .numFFT_empty_n(num_c38_empty_n),
    .numFFT_read(fft_stage_8_U0_numFFT_read),
    .num_c37_din(fft_stage_8_U0_num_c37_din),
    .num_c37_num_data_valid(num_c37_num_data_valid),
    .num_c37_fifo_cap(num_c37_fifo_cap),
    .num_c37_full_n(num_c37_full_n),
    .num_c37_write(fft_stage_8_U0_num_c37_write)
);

Processing_HW_fft_stage_9 fft_stage_9_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage_9_U0_ap_start),
    .start_full_n(start_for_fft_stage_10_U0_full_n),
    .ap_done(fft_stage_9_U0_ap_done),
    .ap_continue(fft_stage_9_U0_ap_continue),
    .ap_idle(fft_stage_9_U0_ap_idle),
    .ap_ready(fft_stage_9_U0_ap_ready),
    .start_out(fft_stage_9_U0_start_out),
    .start_write(fft_stage_9_U0_start_write),
    .S8_dout(S8_dout),
    .S8_num_data_valid(S8_num_data_valid),
    .S8_fifo_cap(S8_fifo_cap),
    .S8_empty_n(S8_empty_n),
    .S8_read(fft_stage_9_U0_S8_read),
    .S9_din(fft_stage_9_U0_S9_din),
    .S9_num_data_valid(S9_num_data_valid),
    .S9_fifo_cap(S9_fifo_cap),
    .S9_full_n(S9_full_n),
    .S9_write(fft_stage_9_U0_S9_write),
    .numFFT_dout(num_c37_dout),
    .numFFT_num_data_valid(num_c37_num_data_valid),
    .numFFT_fifo_cap(num_c37_fifo_cap),
    .numFFT_empty_n(num_c37_empty_n),
    .numFFT_read(fft_stage_9_U0_numFFT_read),
    .num_c36_din(fft_stage_9_U0_num_c36_din),
    .num_c36_num_data_valid(num_c36_num_data_valid),
    .num_c36_fifo_cap(num_c36_fifo_cap),
    .num_c36_full_n(num_c36_full_n),
    .num_c36_write(fft_stage_9_U0_num_c36_write)
);

Processing_HW_fft_stage_10 fft_stage_10_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fft_stage_10_U0_ap_start),
    .ap_done(fft_stage_10_U0_ap_done),
    .ap_continue(fft_stage_10_U0_ap_continue),
    .ap_idle(fft_stage_10_U0_ap_idle),
    .ap_ready(fft_stage_10_U0_ap_ready),
    .S9_dout(S9_dout),
    .S9_num_data_valid(S9_num_data_valid),
    .S9_fifo_cap(S9_fifo_cap),
    .S9_empty_n(S9_empty_n),
    .S9_read(fft_stage_10_U0_S9_read),
    .S10_din(fft_stage_10_U0_S10_din),
    .S10_num_data_valid(S10_num_data_valid),
    .S10_fifo_cap(S10_fifo_cap),
    .S10_full_n(S10_full_n),
    .S10_write(fft_stage_10_U0_S10_write),
    .numFFT_dout(num_c36_dout),
    .numFFT_num_data_valid(num_c36_num_data_valid),
    .numFFT_fifo_cap(num_c36_fifo_cap),
    .numFFT_empty_n(num_c36_empty_n),
    .numFFT_read(fft_stage_10_U0_numFFT_read),
    .num_c_din(fft_stage_10_U0_num_c_din),
    .num_c_num_data_valid(num_c_num_data_valid),
    .num_c_fifo_cap(num_c_fifo_cap),
    .num_c_full_n(num_c_full_n),
    .num_c_write(fft_stage_10_U0_num_c_write)
);

Processing_HW_normaling normaling_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(normaling_U0_ap_start),
    .ap_done(normaling_U0_ap_done),
    .ap_continue(normaling_U0_ap_continue),
    .ap_idle(normaling_U0_ap_idle),
    .ap_ready(normaling_U0_ap_ready),
    .S10_dout(S10_dout),
    .S10_num_data_valid(S10_num_data_valid),
    .S10_fifo_cap(S10_fifo_cap),
    .S10_empty_n(S10_empty_n),
    .S10_read(normaling_U0_S10_read),
    .Spectrumoutput_address0(normaling_U0_Spectrumoutput_address0),
    .Spectrumoutput_ce0(normaling_U0_Spectrumoutput_ce0),
    .Spectrumoutput_we0(normaling_U0_Spectrumoutput_we0),
    .Spectrumoutput_d0(normaling_U0_Spectrumoutput_d0),
    .Spectrumoutput_address1(normaling_U0_Spectrumoutput_address1),
    .Spectrumoutput_ce1(normaling_U0_Spectrumoutput_ce1),
    .Spectrumoutput_q1(Spectrumoutput_q1),
    .numFFT_dout(num_c_dout),
    .numFFT_num_data_valid(num_c_num_data_valid),
    .numFFT_fifo_cap(num_c_fifo_cap),
    .numFFT_empty_n(num_c_empty_n),
    .numFFT_read(normaling_U0_numFFT_read)
);

Processing_HW_fifo_w64_d1024_A D0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(process_U0_D0_din),
    .if_full_n(D0_full_n),
    .if_write(process_U0_D0_write),
    .if_dout(D0_dout),
    .if_num_data_valid(D0_num_data_valid),
    .if_fifo_cap(D0_fifo_cap),
    .if_empty_n(D0_empty_n),
    .if_read(process2_U0_D0_read)
);

Processing_HW_fifo_w32_d2_S num_c47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(process_U0_num_c47_din),
    .if_full_n(num_c47_full_n),
    .if_write(process_U0_num_c47_write),
    .if_dout(num_c47_dout),
    .if_num_data_valid(num_c47_num_data_valid),
    .if_fifo_cap(num_c47_fifo_cap),
    .if_empty_n(num_c47_empty_n),
    .if_read(process2_U0_num_read)
);

Processing_HW_fifo_w64_d1024_A D1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(process2_U0_D1_din),
    .if_full_n(D1_full_n),
    .if_write(process2_U0_D1_write),
    .if_dout(D1_dout),
    .if_num_data_valid(D1_num_data_valid),
    .if_fifo_cap(D1_fifo_cap),
    .if_empty_n(D1_empty_n),
    .if_read(load_nfft_value_U0_D1_read)
);

Processing_HW_fifo_w32_d2_S num_c46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(process2_U0_num_c46_din),
    .if_full_n(num_c46_full_n),
    .if_write(process2_U0_num_c46_write),
    .if_dout(num_c46_dout),
    .if_num_data_valid(num_c46_num_data_valid),
    .if_fifo_cap(num_c46_fifo_cap),
    .if_empty_n(num_c46_empty_n),
    .if_read(load_nfft_value_U0_numFFT_read)
);

Processing_HW_fifo_w64_d1024_A S0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load_nfft_value_U0_S0_din),
    .if_full_n(S0_full_n),
    .if_write(load_nfft_value_U0_S0_write),
    .if_dout(S0_dout),
    .if_num_data_valid(S0_num_data_valid),
    .if_fifo_cap(S0_fifo_cap),
    .if_empty_n(S0_empty_n),
    .if_read(fft_stage_1_U0_S0_read)
);

Processing_HW_fifo_w32_d2_S num_c45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load_nfft_value_U0_num_c45_din),
    .if_full_n(num_c45_full_n),
    .if_write(load_nfft_value_U0_num_c45_write),
    .if_dout(num_c45_dout),
    .if_num_data_valid(num_c45_num_data_valid),
    .if_fifo_cap(num_c45_fifo_cap),
    .if_empty_n(num_c45_empty_n),
    .if_read(fft_stage_1_U0_numFFT_read)
);

Processing_HW_fifo_w64_d1024_A S1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_stage_1_U0_S1_din),
    .if_full_n(S1_full_n),
    .if_write(fft_stage_1_U0_S1_write),
    .if_dout(S1_dout),
    .if_num_data_valid(S1_num_data_valid),
    .if_fifo_cap(S1_fifo_cap),
    .if_empty_n(S1_empty_n),
    .if_read(fft_stage_2_U0_S1_read)
);

Processing_HW_fifo_w32_d2_S num_c44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_stage_1_U0_num_c44_din),
    .if_full_n(num_c44_full_n),
    .if_write(fft_stage_1_U0_num_c44_write),
    .if_dout(num_c44_dout),
    .if_num_data_valid(num_c44_num_data_valid),
    .if_fifo_cap(num_c44_fifo_cap),
    .if_empty_n(num_c44_empty_n),
    .if_read(fft_stage_2_U0_numFFT_read)
);

Processing_HW_fifo_w64_d1024_A S2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_stage_2_U0_S2_din),
    .if_full_n(S2_full_n),
    .if_write(fft_stage_2_U0_S2_write),
    .if_dout(S2_dout),
    .if_num_data_valid(S2_num_data_valid),
    .if_fifo_cap(S2_fifo_cap),
    .if_empty_n(S2_empty_n),
    .if_read(fft_stage_3_U0_S2_read)
);

Processing_HW_fifo_w32_d2_S num_c43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_stage_2_U0_num_c43_din),
    .if_full_n(num_c43_full_n),
    .if_write(fft_stage_2_U0_num_c43_write),
    .if_dout(num_c43_dout),
    .if_num_data_valid(num_c43_num_data_valid),
    .if_fifo_cap(num_c43_fifo_cap),
    .if_empty_n(num_c43_empty_n),
    .if_read(fft_stage_3_U0_numFFT_read)
);

Processing_HW_fifo_w64_d1024_A S3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_stage_3_U0_S3_din),
    .if_full_n(S3_full_n),
    .if_write(fft_stage_3_U0_S3_write),
    .if_dout(S3_dout),
    .if_num_data_valid(S3_num_data_valid),
    .if_fifo_cap(S3_fifo_cap),
    .if_empty_n(S3_empty_n),
    .if_read(fft_stage_4_U0_S3_read)
);

Processing_HW_fifo_w32_d2_S num_c42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_stage_3_U0_num_c42_din),
    .if_full_n(num_c42_full_n),
    .if_write(fft_stage_3_U0_num_c42_write),
    .if_dout(num_c42_dout),
    .if_num_data_valid(num_c42_num_data_valid),
    .if_fifo_cap(num_c42_fifo_cap),
    .if_empty_n(num_c42_empty_n),
    .if_read(fft_stage_4_U0_numFFT_read)
);

Processing_HW_fifo_w64_d1024_A S4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_stage_4_U0_S4_din),
    .if_full_n(S4_full_n),
    .if_write(fft_stage_4_U0_S4_write),
    .if_dout(S4_dout),
    .if_num_data_valid(S4_num_data_valid),
    .if_fifo_cap(S4_fifo_cap),
    .if_empty_n(S4_empty_n),
    .if_read(fft_stage_5_U0_S4_read)
);

Processing_HW_fifo_w32_d2_S num_c41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_stage_4_U0_num_c41_din),
    .if_full_n(num_c41_full_n),
    .if_write(fft_stage_4_U0_num_c41_write),
    .if_dout(num_c41_dout),
    .if_num_data_valid(num_c41_num_data_valid),
    .if_fifo_cap(num_c41_fifo_cap),
    .if_empty_n(num_c41_empty_n),
    .if_read(fft_stage_5_U0_numFFT_read)
);

Processing_HW_fifo_w64_d1024_A S5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_stage_5_U0_S5_din),
    .if_full_n(S5_full_n),
    .if_write(fft_stage_5_U0_S5_write),
    .if_dout(S5_dout),
    .if_num_data_valid(S5_num_data_valid),
    .if_fifo_cap(S5_fifo_cap),
    .if_empty_n(S5_empty_n),
    .if_read(fft_stage_6_U0_S5_read)
);

Processing_HW_fifo_w32_d2_S num_c40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_stage_5_U0_num_c40_din),
    .if_full_n(num_c40_full_n),
    .if_write(fft_stage_5_U0_num_c40_write),
    .if_dout(num_c40_dout),
    .if_num_data_valid(num_c40_num_data_valid),
    .if_fifo_cap(num_c40_fifo_cap),
    .if_empty_n(num_c40_empty_n),
    .if_read(fft_stage_6_U0_numFFT_read)
);

Processing_HW_fifo_w64_d1024_A S6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_stage_6_U0_S6_din),
    .if_full_n(S6_full_n),
    .if_write(fft_stage_6_U0_S6_write),
    .if_dout(S6_dout),
    .if_num_data_valid(S6_num_data_valid),
    .if_fifo_cap(S6_fifo_cap),
    .if_empty_n(S6_empty_n),
    .if_read(fft_stage_7_U0_S6_read)
);

Processing_HW_fifo_w32_d2_S num_c39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_stage_6_U0_num_c39_din),
    .if_full_n(num_c39_full_n),
    .if_write(fft_stage_6_U0_num_c39_write),
    .if_dout(num_c39_dout),
    .if_num_data_valid(num_c39_num_data_valid),
    .if_fifo_cap(num_c39_fifo_cap),
    .if_empty_n(num_c39_empty_n),
    .if_read(fft_stage_7_U0_numFFT_read)
);

Processing_HW_fifo_w64_d1024_A S7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_stage_7_U0_S7_din),
    .if_full_n(S7_full_n),
    .if_write(fft_stage_7_U0_S7_write),
    .if_dout(S7_dout),
    .if_num_data_valid(S7_num_data_valid),
    .if_fifo_cap(S7_fifo_cap),
    .if_empty_n(S7_empty_n),
    .if_read(fft_stage_8_U0_S7_read)
);

Processing_HW_fifo_w32_d2_S num_c38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_stage_7_U0_num_c38_din),
    .if_full_n(num_c38_full_n),
    .if_write(fft_stage_7_U0_num_c38_write),
    .if_dout(num_c38_dout),
    .if_num_data_valid(num_c38_num_data_valid),
    .if_fifo_cap(num_c38_fifo_cap),
    .if_empty_n(num_c38_empty_n),
    .if_read(fft_stage_8_U0_numFFT_read)
);

Processing_HW_fifo_w64_d1024_A S8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_stage_8_U0_S8_din),
    .if_full_n(S8_full_n),
    .if_write(fft_stage_8_U0_S8_write),
    .if_dout(S8_dout),
    .if_num_data_valid(S8_num_data_valid),
    .if_fifo_cap(S8_fifo_cap),
    .if_empty_n(S8_empty_n),
    .if_read(fft_stage_9_U0_S8_read)
);

Processing_HW_fifo_w32_d2_S num_c37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_stage_8_U0_num_c37_din),
    .if_full_n(num_c37_full_n),
    .if_write(fft_stage_8_U0_num_c37_write),
    .if_dout(num_c37_dout),
    .if_num_data_valid(num_c37_num_data_valid),
    .if_fifo_cap(num_c37_fifo_cap),
    .if_empty_n(num_c37_empty_n),
    .if_read(fft_stage_9_U0_numFFT_read)
);

Processing_HW_fifo_w64_d1024_A S9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_stage_9_U0_S9_din),
    .if_full_n(S9_full_n),
    .if_write(fft_stage_9_U0_S9_write),
    .if_dout(S9_dout),
    .if_num_data_valid(S9_num_data_valid),
    .if_fifo_cap(S9_fifo_cap),
    .if_empty_n(S9_empty_n),
    .if_read(fft_stage_10_U0_S9_read)
);

Processing_HW_fifo_w32_d2_S num_c36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_stage_9_U0_num_c36_din),
    .if_full_n(num_c36_full_n),
    .if_write(fft_stage_9_U0_num_c36_write),
    .if_dout(num_c36_dout),
    .if_num_data_valid(num_c36_num_data_valid),
    .if_fifo_cap(num_c36_fifo_cap),
    .if_empty_n(num_c36_empty_n),
    .if_read(fft_stage_10_U0_numFFT_read)
);

Processing_HW_fifo_w64_d1024_A S10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_stage_10_U0_S10_din),
    .if_full_n(S10_full_n),
    .if_write(fft_stage_10_U0_S10_write),
    .if_dout(S10_dout),
    .if_num_data_valid(S10_num_data_valid),
    .if_fifo_cap(S10_fifo_cap),
    .if_empty_n(S10_empty_n),
    .if_read(normaling_U0_S10_read)
);

Processing_HW_fifo_w32_d2_S num_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_stage_10_U0_num_c_din),
    .if_full_n(num_c_full_n),
    .if_write(fft_stage_10_U0_num_c_write),
    .if_dout(num_c_dout),
    .if_num_data_valid(num_c_num_data_valid),
    .if_fifo_cap(num_c_fifo_cap),
    .if_empty_n(num_c_empty_n),
    .if_read(normaling_U0_numFFT_read)
);

Processing_HW_start_for_load_nfft_value_U0 start_for_load_nfft_value_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_load_nfft_value_U0_din),
    .if_full_n(start_for_load_nfft_value_U0_full_n),
    .if_write(process2_U0_start_write),
    .if_dout(start_for_load_nfft_value_U0_dout),
    .if_empty_n(start_for_load_nfft_value_U0_empty_n),
    .if_read(load_nfft_value_U0_ap_ready)
);

Processing_HW_start_for_fft_stage_1_U0 start_for_fft_stage_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_fft_stage_1_U0_din),
    .if_full_n(start_for_fft_stage_1_U0_full_n),
    .if_write(load_nfft_value_U0_start_write),
    .if_dout(start_for_fft_stage_1_U0_dout),
    .if_empty_n(start_for_fft_stage_1_U0_empty_n),
    .if_read(fft_stage_1_U0_ap_ready)
);

Processing_HW_start_for_fft_stage_2_U0 start_for_fft_stage_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_fft_stage_2_U0_din),
    .if_full_n(start_for_fft_stage_2_U0_full_n),
    .if_write(fft_stage_1_U0_start_write),
    .if_dout(start_for_fft_stage_2_U0_dout),
    .if_empty_n(start_for_fft_stage_2_U0_empty_n),
    .if_read(fft_stage_2_U0_ap_ready)
);

Processing_HW_start_for_fft_stage_3_U0 start_for_fft_stage_3_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_fft_stage_3_U0_din),
    .if_full_n(start_for_fft_stage_3_U0_full_n),
    .if_write(fft_stage_2_U0_start_write),
    .if_dout(start_for_fft_stage_3_U0_dout),
    .if_empty_n(start_for_fft_stage_3_U0_empty_n),
    .if_read(fft_stage_3_U0_ap_ready)
);

Processing_HW_start_for_fft_stage_4_U0 start_for_fft_stage_4_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_fft_stage_4_U0_din),
    .if_full_n(start_for_fft_stage_4_U0_full_n),
    .if_write(fft_stage_3_U0_start_write),
    .if_dout(start_for_fft_stage_4_U0_dout),
    .if_empty_n(start_for_fft_stage_4_U0_empty_n),
    .if_read(fft_stage_4_U0_ap_ready)
);

Processing_HW_start_for_fft_stage_5_U0 start_for_fft_stage_5_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_fft_stage_5_U0_din),
    .if_full_n(start_for_fft_stage_5_U0_full_n),
    .if_write(fft_stage_4_U0_start_write),
    .if_dout(start_for_fft_stage_5_U0_dout),
    .if_empty_n(start_for_fft_stage_5_U0_empty_n),
    .if_read(fft_stage_5_U0_ap_ready)
);

Processing_HW_start_for_fft_stage_6_U0 start_for_fft_stage_6_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_fft_stage_6_U0_din),
    .if_full_n(start_for_fft_stage_6_U0_full_n),
    .if_write(fft_stage_5_U0_start_write),
    .if_dout(start_for_fft_stage_6_U0_dout),
    .if_empty_n(start_for_fft_stage_6_U0_empty_n),
    .if_read(fft_stage_6_U0_ap_ready)
);

Processing_HW_start_for_fft_stage_7_U0 start_for_fft_stage_7_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_fft_stage_7_U0_din),
    .if_full_n(start_for_fft_stage_7_U0_full_n),
    .if_write(fft_stage_6_U0_start_write),
    .if_dout(start_for_fft_stage_7_U0_dout),
    .if_empty_n(start_for_fft_stage_7_U0_empty_n),
    .if_read(fft_stage_7_U0_ap_ready)
);

Processing_HW_start_for_fft_stage_8_U0 start_for_fft_stage_8_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_fft_stage_8_U0_din),
    .if_full_n(start_for_fft_stage_8_U0_full_n),
    .if_write(fft_stage_7_U0_start_write),
    .if_dout(start_for_fft_stage_8_U0_dout),
    .if_empty_n(start_for_fft_stage_8_U0_empty_n),
    .if_read(fft_stage_8_U0_ap_ready)
);

Processing_HW_start_for_fft_stage_9_U0 start_for_fft_stage_9_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_fft_stage_9_U0_din),
    .if_full_n(start_for_fft_stage_9_U0_full_n),
    .if_write(fft_stage_8_U0_start_write),
    .if_dout(start_for_fft_stage_9_U0_dout),
    .if_empty_n(start_for_fft_stage_9_U0_empty_n),
    .if_read(fft_stage_9_U0_ap_ready)
);

Processing_HW_start_for_fft_stage_10_U0 start_for_fft_stage_10_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_fft_stage_10_U0_din),
    .if_full_n(start_for_fft_stage_10_U0_full_n),
    .if_write(fft_stage_9_U0_start_write),
    .if_dout(start_for_fft_stage_10_U0_dout),
    .if_empty_n(start_for_fft_stage_10_U0_empty_n),
    .if_read(fft_stage_10_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_normaling_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_normaling_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_normaling_U0_ap_ready <= ap_sync_normaling_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_process2_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_process2_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_process2_U0_ap_ready <= ap_sync_process2_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_process_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_process_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_process_U0_ap_ready <= ap_sync_process_U0_ap_ready;
        end
    end
end

assign Buff0_im_address0 = process2_U0_Buff0_im_address0;

assign Buff0_im_address1 = 10'd0;

assign Buff0_im_ce0 = process2_U0_Buff0_im_ce0;

assign Buff0_im_ce1 = 1'b0;

assign Buff0_im_d0 = process2_U0_Buff0_im_d0;

assign Buff0_im_d1 = 32'd0;

assign Buff0_im_we0 = process2_U0_Buff0_im_we0;

assign Buff0_im_we1 = 1'b0;

assign Buff0_re_address0 = process2_U0_Buff0_re_address0;

assign Buff0_re_address1 = 10'd0;

assign Buff0_re_ce0 = process2_U0_Buff0_re_ce0;

assign Buff0_re_ce1 = 1'b0;

assign Buff0_re_d0 = process2_U0_Buff0_re_d0;

assign Buff0_re_d1 = 32'd0;

assign Buff0_re_we0 = process2_U0_Buff0_re_we0;

assign Buff0_re_we1 = 1'b0;

assign Buff1_im_address0 = process2_U0_Buff1_im_address0;

assign Buff1_im_address1 = 10'd0;

assign Buff1_im_ce0 = process2_U0_Buff1_im_ce0;

assign Buff1_im_ce1 = 1'b0;

assign Buff1_im_d0 = process2_U0_Buff1_im_d0;

assign Buff1_im_d1 = 32'd0;

assign Buff1_im_we0 = process2_U0_Buff1_im_we0;

assign Buff1_im_we1 = 1'b0;

assign Buff1_re_address0 = process2_U0_Buff1_re_address0;

assign Buff1_re_address1 = 10'd0;

assign Buff1_re_ce0 = process2_U0_Buff1_re_ce0;

assign Buff1_re_ce1 = 1'b0;

assign Buff1_re_d0 = process2_U0_Buff1_re_d0;

assign Buff1_re_d1 = 32'd0;

assign Buff1_re_we0 = process2_U0_Buff1_re_we0;

assign Buff1_re_we1 = 1'b0;

assign Buff2_im_address0 = process2_U0_Buff2_im_address0;

assign Buff2_im_address1 = 10'd0;

assign Buff2_im_ce0 = process2_U0_Buff2_im_ce0;

assign Buff2_im_ce1 = 1'b0;

assign Buff2_im_d0 = process2_U0_Buff2_im_d0;

assign Buff2_im_d1 = 32'd0;

assign Buff2_im_we0 = process2_U0_Buff2_im_we0;

assign Buff2_im_we1 = 1'b0;

assign Buff2_re_address0 = process2_U0_Buff2_re_address0;

assign Buff2_re_address1 = 10'd0;

assign Buff2_re_ce0 = process2_U0_Buff2_re_ce0;

assign Buff2_re_ce1 = 1'b0;

assign Buff2_re_d0 = process2_U0_Buff2_re_d0;

assign Buff2_re_d1 = 32'd0;

assign Buff2_re_we0 = process2_U0_Buff2_re_we0;

assign Buff2_re_we1 = 1'b0;

assign Spectrumoutput_address0 = normaling_U0_Spectrumoutput_address0;

assign Spectrumoutput_address1 = normaling_U0_Spectrumoutput_address1;

assign Spectrumoutput_ce0 = normaling_U0_Spectrumoutput_ce0;

assign Spectrumoutput_ce1 = normaling_U0_Spectrumoutput_ce1;

assign Spectrumoutput_d0 = normaling_U0_Spectrumoutput_d0;

assign Spectrumoutput_d1 = 32'd0;

assign Spectrumoutput_we0 = normaling_U0_Spectrumoutput_we0;

assign Spectrumoutput_we1 = 1'b0;

assign ap_done = ap_sync_done;

assign ap_idle = (process_U0_ap_idle & process2_U0_ap_idle & normaling_U0_ap_idle & load_nfft_value_U0_ap_idle & fft_stage_9_U0_ap_idle & fft_stage_8_U0_ap_idle & fft_stage_7_U0_ap_idle & fft_stage_6_U0_ap_idle & fft_stage_5_U0_ap_idle & fft_stage_4_U0_ap_idle & fft_stage_3_U0_ap_idle & fft_stage_2_U0_ap_idle & fft_stage_1_U0_ap_idle & fft_stage_10_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_done = (process2_U0_ap_done & normaling_U0_ap_done);

assign ap_sync_normaling_U0_ap_ready = (normaling_U0_ap_ready | ap_sync_reg_normaling_U0_ap_ready);

assign ap_sync_process2_U0_ap_ready = (process2_U0_ap_ready | ap_sync_reg_process2_U0_ap_ready);

assign ap_sync_process_U0_ap_ready = (process_U0_ap_ready | ap_sync_reg_process_U0_ap_ready);

assign ap_sync_ready = (ap_sync_process_U0_ap_ready & ap_sync_process2_U0_ap_ready & ap_sync_normaling_U0_ap_ready);

assign fft_stage_10_U0_ap_continue = 1'b1;

assign fft_stage_10_U0_ap_start = start_for_fft_stage_10_U0_empty_n;

assign fft_stage_1_U0_ap_continue = 1'b1;

assign fft_stage_1_U0_ap_start = start_for_fft_stage_1_U0_empty_n;

assign fft_stage_2_U0_ap_continue = 1'b1;

assign fft_stage_2_U0_ap_start = start_for_fft_stage_2_U0_empty_n;

assign fft_stage_3_U0_ap_continue = 1'b1;

assign fft_stage_3_U0_ap_start = start_for_fft_stage_3_U0_empty_n;

assign fft_stage_4_U0_ap_continue = 1'b1;

assign fft_stage_4_U0_ap_start = start_for_fft_stage_4_U0_empty_n;

assign fft_stage_5_U0_ap_continue = 1'b1;

assign fft_stage_5_U0_ap_start = start_for_fft_stage_5_U0_empty_n;

assign fft_stage_6_U0_ap_continue = 1'b1;

assign fft_stage_6_U0_ap_start = start_for_fft_stage_6_U0_empty_n;

assign fft_stage_7_U0_ap_continue = 1'b1;

assign fft_stage_7_U0_ap_start = start_for_fft_stage_7_U0_empty_n;

assign fft_stage_8_U0_ap_continue = 1'b1;

assign fft_stage_8_U0_ap_start = start_for_fft_stage_8_U0_empty_n;

assign fft_stage_9_U0_ap_continue = 1'b1;

assign fft_stage_9_U0_ap_start = start_for_fft_stage_9_U0_empty_n;

assign load_nfft_value_U0_ap_continue = 1'b1;

assign load_nfft_value_U0_ap_start = start_for_load_nfft_value_U0_empty_n;

assign m_axi_gmem_ARADDR = process_U0_m_axi_gmem_ARADDR;

assign m_axi_gmem_ARBURST = process_U0_m_axi_gmem_ARBURST;

assign m_axi_gmem_ARCACHE = process_U0_m_axi_gmem_ARCACHE;

assign m_axi_gmem_ARID = process_U0_m_axi_gmem_ARID;

assign m_axi_gmem_ARLEN = process_U0_m_axi_gmem_ARLEN;

assign m_axi_gmem_ARLOCK = process_U0_m_axi_gmem_ARLOCK;

assign m_axi_gmem_ARPROT = process_U0_m_axi_gmem_ARPROT;

assign m_axi_gmem_ARQOS = process_U0_m_axi_gmem_ARQOS;

assign m_axi_gmem_ARREGION = process_U0_m_axi_gmem_ARREGION;

assign m_axi_gmem_ARSIZE = process_U0_m_axi_gmem_ARSIZE;

assign m_axi_gmem_ARUSER = process_U0_m_axi_gmem_ARUSER;

assign m_axi_gmem_ARVALID = process_U0_m_axi_gmem_ARVALID;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_RREADY = process_U0_m_axi_gmem_RREADY;

assign m_axi_gmem_WDATA = 64'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 8'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign normaling_U0_ap_continue = ap_sync_continue;

assign normaling_U0_ap_start = ((ap_sync_reg_normaling_U0_ap_ready ^ 1'b1) & ap_start);

assign process2_U0_ap_continue = ap_sync_continue;

assign process2_U0_ap_start = ((ap_sync_reg_process2_U0_ap_ready ^ 1'b1) & ap_start);

assign process_U0_ap_continue = 1'b1;

assign process_U0_ap_start = ((ap_sync_reg_process_U0_ap_ready ^ 1'b1) & ap_start);

assign start_for_fft_stage_10_U0_din = 1'b1;

assign start_for_fft_stage_1_U0_din = 1'b1;

assign start_for_fft_stage_2_U0_din = 1'b1;

assign start_for_fft_stage_3_U0_din = 1'b1;

assign start_for_fft_stage_4_U0_din = 1'b1;

assign start_for_fft_stage_5_U0_din = 1'b1;

assign start_for_fft_stage_6_U0_din = 1'b1;

assign start_for_fft_stage_7_U0_din = 1'b1;

assign start_for_fft_stage_8_U0_din = 1'b1;

assign start_for_fft_stage_9_U0_din = 1'b1;

assign start_for_load_nfft_value_U0_din = 1'b1;

endmodule //Processing_HW_Top_DataFlox
