# ELEN21
Elen 21 (logic design) labs at SCU
Pre-labs include all pre-labs
Reports have been spliced in half due to Github's sub-25 MB file upload policy
Verilog files have been zipped due to file amount and the only verilog file missing is lab 1 (pretty sure this lab was simply a becoming familiar with the Quartus landscape exercise).
