# Design-of-D-flip-flop-using-28-nm-CMOS
The purpose of this project is to implement the design of D flip flop using Synopsys (An open-source Electronic Design Automation tool designed by Synopsys) and SAED 32nm PDKs (Process Design Kit). 
 
**Table of Contents**

Introduction 

Reference Circuit Diagram 

Schematic Diagram 

Waveforms 

References 
 
**Introduction** 

A novel D-flip flop design using 28 nm CMOS is presented. This design improved the performance of the proposed hysteresis D flip flop over the normal D flip flop.  
D flip flop is designed with CMOS (Complementary Metal Oxide Semiconductor) logic using the Synopsys tool and SAED 32 nm PDK. 
 
**Reference Circuit Diagram**

![4](https://user-images.githubusercontent.com/100674275/156144180-7cd1ac6c-6931-418e-92ed-8547a1481680.png)

 **Schematic Diagram**
![Schematic](https://user-images.githubusercontent.com/100674275/156130743-5c1edb33-7220-4cf9-abb8-540011775d5d.JPG)
 


 
 
**Waveforms**


![Waveforms](https://user-images.githubusercontent.com/100674275/156130758-9c0b66b4-d9ab-4e94-bcdc-b89fb6d4fd78.JPG)
 
**Reference Paper / Journals -**

Narasimham, B., Chandrasekharan, K.& Liu, Z. (2012) 
A Hysteresis-Based D-Flip-Flop Design in 28 nm CMOS for Improved SER Hardness at Low-Performance Overhead. 
Retrieved from research gate, December 2012. 
 

