
roleta.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090d8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f4  08009268  08009268  00019268  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800955c  0800955c  0001955c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08009564  08009564  00019564  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08009568  08009568  00019568  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000578  20000000  0800956c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001ac  20000578  08009ae4  00020578  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000724  08009ae4  00020724  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020578  2**0
                  CONTENTS, READONLY
 10 .debug_info   000114d8  00000000  00000000  000205a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002587  00000000  00000000  00031a80  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001170  00000000  00000000  00034008  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001008  00000000  00000000  00035178  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00007eef  00000000  00000000  00036180  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005345  00000000  00000000  0003e06f  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  000433b4  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000557c  00000000  00000000  00043434  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         00000084  00000000  00000000  000489b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      00000117  00000000  00000000  00048a34  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000578 	.word	0x20000578
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009250 	.word	0x08009250

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000057c 	.word	0x2000057c
 80001cc:	08009250 	.word	0x08009250

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_d2uiz>:
 8000ba0:	004a      	lsls	r2, r1, #1
 8000ba2:	d211      	bcs.n	8000bc8 <__aeabi_d2uiz+0x28>
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba8:	d211      	bcs.n	8000bce <__aeabi_d2uiz+0x2e>
 8000baa:	d50d      	bpl.n	8000bc8 <__aeabi_d2uiz+0x28>
 8000bac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d40e      	bmi.n	8000bd4 <__aeabi_d2uiz+0x34>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d102      	bne.n	8000bda <__aeabi_d2uiz+0x3a>
 8000bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd8:	4770      	bx	lr
 8000bda:	f04f 0000 	mov.w	r0, #0
 8000bde:	4770      	bx	lr

08000be0 <__aeabi_d2f>:
 8000be0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000be4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be8:	bf24      	itt	cs
 8000bea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bf2:	d90d      	bls.n	8000c10 <__aeabi_d2f+0x30>
 8000bf4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bfc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c00:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c04:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c08:	bf08      	it	eq
 8000c0a:	f020 0001 	biceq.w	r0, r0, #1
 8000c0e:	4770      	bx	lr
 8000c10:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c14:	d121      	bne.n	8000c5a <__aeabi_d2f+0x7a>
 8000c16:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c1a:	bfbc      	itt	lt
 8000c1c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c20:	4770      	bxlt	lr
 8000c22:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c26:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c2a:	f1c2 0218 	rsb	r2, r2, #24
 8000c2e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c32:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c36:	fa20 f002 	lsr.w	r0, r0, r2
 8000c3a:	bf18      	it	ne
 8000c3c:	f040 0001 	orrne.w	r0, r0, #1
 8000c40:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c44:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c48:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c4c:	ea40 000c 	orr.w	r0, r0, ip
 8000c50:	fa23 f302 	lsr.w	r3, r3, r2
 8000c54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c58:	e7cc      	b.n	8000bf4 <__aeabi_d2f+0x14>
 8000c5a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c5e:	d107      	bne.n	8000c70 <__aeabi_d2f+0x90>
 8000c60:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c64:	bf1e      	ittt	ne
 8000c66:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c6a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c6e:	4770      	bxne	lr
 8000c70:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c74:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c78:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop

08000c80 <__aeabi_uldivmod>:
 8000c80:	b953      	cbnz	r3, 8000c98 <__aeabi_uldivmod+0x18>
 8000c82:	b94a      	cbnz	r2, 8000c98 <__aeabi_uldivmod+0x18>
 8000c84:	2900      	cmp	r1, #0
 8000c86:	bf08      	it	eq
 8000c88:	2800      	cmpeq	r0, #0
 8000c8a:	bf1c      	itt	ne
 8000c8c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c90:	f04f 30ff 	movne.w	r0, #4294967295
 8000c94:	f000 b97e 	b.w	8000f94 <__aeabi_idiv0>
 8000c98:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca0:	f000 f806 	bl	8000cb0 <__udivmoddi4>
 8000ca4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cac:	b004      	add	sp, #16
 8000cae:	4770      	bx	lr

08000cb0 <__udivmoddi4>:
 8000cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cb4:	468c      	mov	ip, r1
 8000cb6:	460e      	mov	r6, r1
 8000cb8:	4604      	mov	r4, r0
 8000cba:	9d08      	ldr	r5, [sp, #32]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d150      	bne.n	8000d62 <__udivmoddi4+0xb2>
 8000cc0:	428a      	cmp	r2, r1
 8000cc2:	4617      	mov	r7, r2
 8000cc4:	d96c      	bls.n	8000da0 <__udivmoddi4+0xf0>
 8000cc6:	fab2 fe82 	clz	lr, r2
 8000cca:	f1be 0f00 	cmp.w	lr, #0
 8000cce:	d00b      	beq.n	8000ce8 <__udivmoddi4+0x38>
 8000cd0:	f1ce 0420 	rsb	r4, lr, #32
 8000cd4:	fa20 f404 	lsr.w	r4, r0, r4
 8000cd8:	fa01 f60e 	lsl.w	r6, r1, lr
 8000cdc:	ea44 0c06 	orr.w	ip, r4, r6
 8000ce0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ce4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ce8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cec:	0c22      	lsrs	r2, r4, #16
 8000cee:	fbbc f0f9 	udiv	r0, ip, r9
 8000cf2:	fa1f f887 	uxth.w	r8, r7
 8000cf6:	fb09 c610 	mls	r6, r9, r0, ip
 8000cfa:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000cfe:	fb00 f308 	mul.w	r3, r0, r8
 8000d02:	42b3      	cmp	r3, r6
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x6a>
 8000d06:	19f6      	adds	r6, r6, r7
 8000d08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0c:	f080 8122 	bcs.w	8000f54 <__udivmoddi4+0x2a4>
 8000d10:	42b3      	cmp	r3, r6
 8000d12:	f240 811f 	bls.w	8000f54 <__udivmoddi4+0x2a4>
 8000d16:	3802      	subs	r0, #2
 8000d18:	443e      	add	r6, r7
 8000d1a:	1af6      	subs	r6, r6, r3
 8000d1c:	b2a2      	uxth	r2, r4
 8000d1e:	fbb6 f3f9 	udiv	r3, r6, r9
 8000d22:	fb09 6613 	mls	r6, r9, r3, r6
 8000d26:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000d2a:	fb03 f808 	mul.w	r8, r3, r8
 8000d2e:	45a0      	cmp	r8, r4
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x96>
 8000d32:	19e4      	adds	r4, r4, r7
 8000d34:	f103 32ff 	add.w	r2, r3, #4294967295
 8000d38:	f080 810a 	bcs.w	8000f50 <__udivmoddi4+0x2a0>
 8000d3c:	45a0      	cmp	r8, r4
 8000d3e:	f240 8107 	bls.w	8000f50 <__udivmoddi4+0x2a0>
 8000d42:	3b02      	subs	r3, #2
 8000d44:	443c      	add	r4, r7
 8000d46:	ebc8 0404 	rsb	r4, r8, r4
 8000d4a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d4e:	2100      	movs	r1, #0
 8000d50:	2d00      	cmp	r5, #0
 8000d52:	d062      	beq.n	8000e1a <__udivmoddi4+0x16a>
 8000d54:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d58:	2300      	movs	r3, #0
 8000d5a:	602c      	str	r4, [r5, #0]
 8000d5c:	606b      	str	r3, [r5, #4]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d907      	bls.n	8000d76 <__udivmoddi4+0xc6>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d055      	beq.n	8000e16 <__udivmoddi4+0x166>
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	e885 0041 	stmia.w	r5, {r0, r6}
 8000d70:	4608      	mov	r0, r1
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f183 	clz	r1, r3
 8000d7a:	2900      	cmp	r1, #0
 8000d7c:	f040 8090 	bne.w	8000ea0 <__udivmoddi4+0x1f0>
 8000d80:	42b3      	cmp	r3, r6
 8000d82:	d302      	bcc.n	8000d8a <__udivmoddi4+0xda>
 8000d84:	4282      	cmp	r2, r0
 8000d86:	f200 80f8 	bhi.w	8000f7a <__udivmoddi4+0x2ca>
 8000d8a:	1a84      	subs	r4, r0, r2
 8000d8c:	eb66 0603 	sbc.w	r6, r6, r3
 8000d90:	2001      	movs	r0, #1
 8000d92:	46b4      	mov	ip, r6
 8000d94:	2d00      	cmp	r5, #0
 8000d96:	d040      	beq.n	8000e1a <__udivmoddi4+0x16a>
 8000d98:	e885 1010 	stmia.w	r5, {r4, ip}
 8000d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da0:	b912      	cbnz	r2, 8000da8 <__udivmoddi4+0xf8>
 8000da2:	2701      	movs	r7, #1
 8000da4:	fbb7 f7f2 	udiv	r7, r7, r2
 8000da8:	fab7 fe87 	clz	lr, r7
 8000dac:	f1be 0f00 	cmp.w	lr, #0
 8000db0:	d135      	bne.n	8000e1e <__udivmoddi4+0x16e>
 8000db2:	1bf3      	subs	r3, r6, r7
 8000db4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000db8:	fa1f fc87 	uxth.w	ip, r7
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc2:	0c22      	lsrs	r2, r4, #16
 8000dc4:	fb08 3610 	mls	r6, r8, r0, r3
 8000dc8:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000dcc:	fb0c f300 	mul.w	r3, ip, r0
 8000dd0:	42b3      	cmp	r3, r6
 8000dd2:	d907      	bls.n	8000de4 <__udivmoddi4+0x134>
 8000dd4:	19f6      	adds	r6, r6, r7
 8000dd6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x132>
 8000ddc:	42b3      	cmp	r3, r6
 8000dde:	f200 80ce 	bhi.w	8000f7e <__udivmoddi4+0x2ce>
 8000de2:	4610      	mov	r0, r2
 8000de4:	1af6      	subs	r6, r6, r3
 8000de6:	b2a2      	uxth	r2, r4
 8000de8:	fbb6 f3f8 	udiv	r3, r6, r8
 8000dec:	fb08 6613 	mls	r6, r8, r3, r6
 8000df0:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000df4:	fb0c fc03 	mul.w	ip, ip, r3
 8000df8:	45a4      	cmp	ip, r4
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x15c>
 8000dfc:	19e4      	adds	r4, r4, r7
 8000dfe:	f103 32ff 	add.w	r2, r3, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x15a>
 8000e04:	45a4      	cmp	ip, r4
 8000e06:	f200 80b5 	bhi.w	8000f74 <__udivmoddi4+0x2c4>
 8000e0a:	4613      	mov	r3, r2
 8000e0c:	ebcc 0404 	rsb	r4, ip, r4
 8000e10:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e14:	e79c      	b.n	8000d50 <__udivmoddi4+0xa0>
 8000e16:	4629      	mov	r1, r5
 8000e18:	4628      	mov	r0, r5
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	f1ce 0120 	rsb	r1, lr, #32
 8000e22:	fa06 f30e 	lsl.w	r3, r6, lr
 8000e26:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e2a:	fa20 f901 	lsr.w	r9, r0, r1
 8000e2e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e32:	40ce      	lsrs	r6, r1
 8000e34:	ea49 0903 	orr.w	r9, r9, r3
 8000e38:	fbb6 faf8 	udiv	sl, r6, r8
 8000e3c:	ea4f 4419 	mov.w	r4, r9, lsr #16
 8000e40:	fb08 661a 	mls	r6, r8, sl, r6
 8000e44:	fa1f fc87 	uxth.w	ip, r7
 8000e48:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
 8000e4c:	fb0a f20c 	mul.w	r2, sl, ip
 8000e50:	429a      	cmp	r2, r3
 8000e52:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e56:	d90a      	bls.n	8000e6e <__udivmoddi4+0x1be>
 8000e58:	19db      	adds	r3, r3, r7
 8000e5a:	f10a 31ff 	add.w	r1, sl, #4294967295
 8000e5e:	f080 8087 	bcs.w	8000f70 <__udivmoddi4+0x2c0>
 8000e62:	429a      	cmp	r2, r3
 8000e64:	f240 8084 	bls.w	8000f70 <__udivmoddi4+0x2c0>
 8000e68:	f1aa 0a02 	sub.w	sl, sl, #2
 8000e6c:	443b      	add	r3, r7
 8000e6e:	1a9b      	subs	r3, r3, r2
 8000e70:	fa1f f989 	uxth.w	r9, r9
 8000e74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e78:	fb08 3311 	mls	r3, r8, r1, r3
 8000e7c:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 8000e80:	fb01 f60c 	mul.w	r6, r1, ip
 8000e84:	429e      	cmp	r6, r3
 8000e86:	d907      	bls.n	8000e98 <__udivmoddi4+0x1e8>
 8000e88:	19db      	adds	r3, r3, r7
 8000e8a:	f101 32ff 	add.w	r2, r1, #4294967295
 8000e8e:	d26b      	bcs.n	8000f68 <__udivmoddi4+0x2b8>
 8000e90:	429e      	cmp	r6, r3
 8000e92:	d969      	bls.n	8000f68 <__udivmoddi4+0x2b8>
 8000e94:	3902      	subs	r1, #2
 8000e96:	443b      	add	r3, r7
 8000e98:	1b9b      	subs	r3, r3, r6
 8000e9a:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8000e9e:	e78e      	b.n	8000dbe <__udivmoddi4+0x10e>
 8000ea0:	f1c1 0e20 	rsb	lr, r1, #32
 8000ea4:	fa22 f40e 	lsr.w	r4, r2, lr
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	4323      	orrs	r3, r4
 8000eac:	fa20 f70e 	lsr.w	r7, r0, lr
 8000eb0:	fa06 f401 	lsl.w	r4, r6, r1
 8000eb4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000eb8:	fa26 f60e 	lsr.w	r6, r6, lr
 8000ebc:	433c      	orrs	r4, r7
 8000ebe:	fbb6 f9fc 	udiv	r9, r6, ip
 8000ec2:	0c27      	lsrs	r7, r4, #16
 8000ec4:	fb0c 6619 	mls	r6, ip, r9, r6
 8000ec8:	fa1f f883 	uxth.w	r8, r3
 8000ecc:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8000ed0:	fb09 f708 	mul.w	r7, r9, r8
 8000ed4:	42b7      	cmp	r7, r6
 8000ed6:	fa02 f201 	lsl.w	r2, r2, r1
 8000eda:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x242>
 8000ee0:	18f6      	adds	r6, r6, r3
 8000ee2:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ee6:	d241      	bcs.n	8000f6c <__udivmoddi4+0x2bc>
 8000ee8:	42b7      	cmp	r7, r6
 8000eea:	d93f      	bls.n	8000f6c <__udivmoddi4+0x2bc>
 8000eec:	f1a9 0902 	sub.w	r9, r9, #2
 8000ef0:	441e      	add	r6, r3
 8000ef2:	1bf6      	subs	r6, r6, r7
 8000ef4:	b2a0      	uxth	r0, r4
 8000ef6:	fbb6 f4fc 	udiv	r4, r6, ip
 8000efa:	fb0c 6614 	mls	r6, ip, r4, r6
 8000efe:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
 8000f02:	fb04 f808 	mul.w	r8, r4, r8
 8000f06:	45b8      	cmp	r8, r7
 8000f08:	d907      	bls.n	8000f1a <__udivmoddi4+0x26a>
 8000f0a:	18ff      	adds	r7, r7, r3
 8000f0c:	f104 30ff 	add.w	r0, r4, #4294967295
 8000f10:	d228      	bcs.n	8000f64 <__udivmoddi4+0x2b4>
 8000f12:	45b8      	cmp	r8, r7
 8000f14:	d926      	bls.n	8000f64 <__udivmoddi4+0x2b4>
 8000f16:	3c02      	subs	r4, #2
 8000f18:	441f      	add	r7, r3
 8000f1a:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
 8000f1e:	ebc8 0707 	rsb	r7, r8, r7
 8000f22:	fba0 8902 	umull	r8, r9, r0, r2
 8000f26:	454f      	cmp	r7, r9
 8000f28:	4644      	mov	r4, r8
 8000f2a:	464e      	mov	r6, r9
 8000f2c:	d314      	bcc.n	8000f58 <__udivmoddi4+0x2a8>
 8000f2e:	d029      	beq.n	8000f84 <__udivmoddi4+0x2d4>
 8000f30:	b365      	cbz	r5, 8000f8c <__udivmoddi4+0x2dc>
 8000f32:	ebba 0304 	subs.w	r3, sl, r4
 8000f36:	eb67 0706 	sbc.w	r7, r7, r6
 8000f3a:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000f3e:	40cb      	lsrs	r3, r1
 8000f40:	40cf      	lsrs	r7, r1
 8000f42:	ea4e 0303 	orr.w	r3, lr, r3
 8000f46:	e885 0088 	stmia.w	r5, {r3, r7}
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f50:	4613      	mov	r3, r2
 8000f52:	e6f8      	b.n	8000d46 <__udivmoddi4+0x96>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e6e0      	b.n	8000d1a <__udivmoddi4+0x6a>
 8000f58:	ebb8 0402 	subs.w	r4, r8, r2
 8000f5c:	eb69 0603 	sbc.w	r6, r9, r3
 8000f60:	3801      	subs	r0, #1
 8000f62:	e7e5      	b.n	8000f30 <__udivmoddi4+0x280>
 8000f64:	4604      	mov	r4, r0
 8000f66:	e7d8      	b.n	8000f1a <__udivmoddi4+0x26a>
 8000f68:	4611      	mov	r1, r2
 8000f6a:	e795      	b.n	8000e98 <__udivmoddi4+0x1e8>
 8000f6c:	4681      	mov	r9, r0
 8000f6e:	e7c0      	b.n	8000ef2 <__udivmoddi4+0x242>
 8000f70:	468a      	mov	sl, r1
 8000f72:	e77c      	b.n	8000e6e <__udivmoddi4+0x1be>
 8000f74:	3b02      	subs	r3, #2
 8000f76:	443c      	add	r4, r7
 8000f78:	e748      	b.n	8000e0c <__udivmoddi4+0x15c>
 8000f7a:	4608      	mov	r0, r1
 8000f7c:	e70a      	b.n	8000d94 <__udivmoddi4+0xe4>
 8000f7e:	3802      	subs	r0, #2
 8000f80:	443e      	add	r6, r7
 8000f82:	e72f      	b.n	8000de4 <__udivmoddi4+0x134>
 8000f84:	45c2      	cmp	sl, r8
 8000f86:	d3e7      	bcc.n	8000f58 <__udivmoddi4+0x2a8>
 8000f88:	463e      	mov	r6, r7
 8000f8a:	e7d1      	b.n	8000f30 <__udivmoddi4+0x280>
 8000f8c:	4629      	mov	r1, r5
 8000f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f92:	bf00      	nop

08000f94 <__aeabi_idiv0>:
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f9c:	4a08      	ldr	r2, [pc, #32]	; (8000fc0 <HAL_Init+0x28>)
 8000f9e:	4b08      	ldr	r3, [pc, #32]	; (8000fc0 <HAL_Init+0x28>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fa6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fa8:	2003      	movs	r0, #3
 8000faa:	f000 f929 	bl	8001200 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fae:	2000      	movs	r0, #0
 8000fb0:	f000 f808 	bl	8000fc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fb4:	f004 fa94 	bl	80054e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fb8:	2300      	movs	r3, #0
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	40022000 	.word	0x40022000

08000fc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8000fcc:	4b09      	ldr	r3, [pc, #36]	; (8000ff4 <HAL_InitTick+0x30>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a09      	ldr	r2, [pc, #36]	; (8000ff8 <HAL_InitTick+0x34>)
 8000fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8000fd6:	099b      	lsrs	r3, r3, #6
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f000 f947 	bl	800126c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	6879      	ldr	r1, [r7, #4]
 8000fe2:	f04f 30ff 	mov.w	r0, #4294967295
 8000fe6:	f000 f917 	bl	8001218 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 8000fea:	2300      	movs	r3, #0
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	3708      	adds	r7, #8
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	20000010 	.word	0x20000010
 8000ff8:	10624dd3 	.word	0x10624dd3

08000ffc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  uwTick++;
 8001000:	4b04      	ldr	r3, [pc, #16]	; (8001014 <HAL_IncTick+0x18>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	3301      	adds	r3, #1
 8001006:	4a03      	ldr	r2, [pc, #12]	; (8001014 <HAL_IncTick+0x18>)
 8001008:	6013      	str	r3, [r2, #0]
}
 800100a:	bf00      	nop
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr
 8001014:	20000610 	.word	0x20000610

08001018 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  return uwTick;
 800101c:	4b03      	ldr	r3, [pc, #12]	; (800102c <HAL_GetTick+0x14>)
 800101e:	681b      	ldr	r3, [r3, #0]
}
 8001020:	4618      	mov	r0, r3
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	20000610 	.word	0x20000610

08001030 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001038:	f7ff ffee 	bl	8001018 <HAL_GetTick>
 800103c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001048:	d002      	beq.n	8001050 <HAL_Delay+0x20>
  {
    wait++;
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	3301      	adds	r3, #1
 800104e:	60fb      	str	r3, [r7, #12]
  } 

  while((HAL_GetTick() - tickstart) < wait)
 8001050:	bf00      	nop
 8001052:	f7ff ffe1 	bl	8001018 <HAL_GetTick>
 8001056:	4602      	mov	r2, r0
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	1ad2      	subs	r2, r2, r3
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	429a      	cmp	r2, r3
 8001060:	d3f7      	bcc.n	8001052 <HAL_Delay+0x22>
  {
  }
}
 8001062:	bf00      	nop
 8001064:	3710      	adds	r7, #16
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop

0800106c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800106c:	b480      	push	{r7}
 800106e:	b085      	sub	sp, #20
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f003 0307 	and.w	r3, r3, #7
 800107a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800107c:	4b0c      	ldr	r3, [pc, #48]	; (80010b0 <NVIC_SetPriorityGrouping+0x44>)
 800107e:	68db      	ldr	r3, [r3, #12]
 8001080:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001082:	68ba      	ldr	r2, [r7, #8]
 8001084:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001088:	4013      	ands	r3, r2
 800108a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8001094:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001098:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800109c:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 800109e:	4a04      	ldr	r2, [pc, #16]	; (80010b0 <NVIC_SetPriorityGrouping+0x44>)
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	60d3      	str	r3, [r2, #12]
}
 80010a4:	bf00      	nop
 80010a6:	3714      	adds	r7, #20
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr
 80010b0:	e000ed00 	.word	0xe000ed00

080010b4 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010b8:	4b04      	ldr	r3, [pc, #16]	; (80010cc <NVIC_GetPriorityGrouping+0x18>)
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80010c0:	0a1b      	lsrs	r3, r3, #8
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	e000ed00 	.word	0xe000ed00

080010d0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80010da:	4909      	ldr	r1, [pc, #36]	; (8001100 <NVIC_EnableIRQ+0x30>)
 80010dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e0:	095b      	lsrs	r3, r3, #5
 80010e2:	79fa      	ldrb	r2, [r7, #7]
 80010e4:	f002 021f 	and.w	r2, r2, #31
 80010e8:	2001      	movs	r0, #1
 80010ea:	fa00 f202 	lsl.w	r2, r0, r2
 80010ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80010f2:	bf00      	nop
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	e000e100 	.word	0xe000e100

08001104 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	6039      	str	r1, [r7, #0]
 800110e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001114:	2b00      	cmp	r3, #0
 8001116:	da0b      	bge.n	8001130 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001118:	490d      	ldr	r1, [pc, #52]	; (8001150 <NVIC_SetPriority+0x4c>)
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	f003 030f 	and.w	r3, r3, #15
 8001120:	3b04      	subs	r3, #4
 8001122:	683a      	ldr	r2, [r7, #0]
 8001124:	b2d2      	uxtb	r2, r2
 8001126:	0112      	lsls	r2, r2, #4
 8001128:	b2d2      	uxtb	r2, r2
 800112a:	440b      	add	r3, r1
 800112c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800112e:	e009      	b.n	8001144 <NVIC_SetPriority+0x40>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001130:	4908      	ldr	r1, [pc, #32]	; (8001154 <NVIC_SetPriority+0x50>)
 8001132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001136:	683a      	ldr	r2, [r7, #0]
 8001138:	b2d2      	uxtb	r2, r2
 800113a:	0112      	lsls	r2, r2, #4
 800113c:	b2d2      	uxtb	r2, r2
 800113e:	440b      	add	r3, r1
 8001140:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
}
 8001144:	bf00      	nop
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr
 8001150:	e000ed00 	.word	0xe000ed00
 8001154:	e000e100 	.word	0xe000e100

08001158 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001158:	b480      	push	{r7}
 800115a:	b089      	sub	sp, #36	; 0x24
 800115c:	af00      	add	r7, sp, #0
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	60b9      	str	r1, [r7, #8]
 8001162:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	f003 0307 	and.w	r3, r3, #7
 800116a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800116c:	69fb      	ldr	r3, [r7, #28]
 800116e:	f1c3 0307 	rsb	r3, r3, #7
 8001172:	2b04      	cmp	r3, #4
 8001174:	bf28      	it	cs
 8001176:	2304      	movcs	r3, #4
 8001178:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	3304      	adds	r3, #4
 800117e:	2b06      	cmp	r3, #6
 8001180:	d902      	bls.n	8001188 <NVIC_EncodePriority+0x30>
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	3b03      	subs	r3, #3
 8001186:	e000      	b.n	800118a <NVIC_EncodePriority+0x32>
 8001188:	2300      	movs	r3, #0
 800118a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800118c:	2201      	movs	r2, #1
 800118e:	69bb      	ldr	r3, [r7, #24]
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	1e5a      	subs	r2, r3, #1
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	401a      	ands	r2, r3
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800119e:	2101      	movs	r1, #1
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	fa01 f303 	lsl.w	r3, r1, r3
 80011a6:	1e59      	subs	r1, r3, #1
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80011ac:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3724      	adds	r7, #36	; 0x24
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop

080011bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	3b01      	subs	r3, #1
 80011c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011cc:	d301      	bcc.n	80011d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011ce:	2301      	movs	r3, #1
 80011d0:	e00f      	b.n	80011f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011d2:	4a0a      	ldr	r2, [pc, #40]	; (80011fc <SysTick_Config+0x40>)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	3b01      	subs	r3, #1
 80011d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011da:	210f      	movs	r1, #15
 80011dc:	f04f 30ff 	mov.w	r0, #4294967295
 80011e0:	f7ff ff90 	bl	8001104 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011e4:	4b05      	ldr	r3, [pc, #20]	; (80011fc <SysTick_Config+0x40>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011ea:	4b04      	ldr	r3, [pc, #16]	; (80011fc <SysTick_Config+0x40>)
 80011ec:	2207      	movs	r2, #7
 80011ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011f0:	2300      	movs	r3, #0
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	e000e010 	.word	0xe000e010

08001200 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f7ff ff2f 	bl	800106c <NVIC_SetPriorityGrouping>
}
 800120e:	bf00      	nop
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop

08001218 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	60b9      	str	r1, [r7, #8]
 8001222:	607a      	str	r2, [r7, #4]
 8001224:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001226:	2300      	movs	r3, #0
 8001228:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800122a:	f7ff ff43 	bl	80010b4 <NVIC_GetPriorityGrouping>
 800122e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	68b9      	ldr	r1, [r7, #8]
 8001234:	6978      	ldr	r0, [r7, #20]
 8001236:	f7ff ff8f 	bl	8001158 <NVIC_EncodePriority>
 800123a:	4602      	mov	r2, r0
 800123c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001240:	4611      	mov	r1, r2
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff ff5e 	bl	8001104 <NVIC_SetPriority>
}
 8001248:	bf00      	nop
 800124a:	3718      	adds	r7, #24
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800125a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff ff36 	bl	80010d0 <NVIC_EnableIRQ>
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f7ff ffa1 	bl	80011bc <SysTick_Config>
 800127a:	4603      	mov	r3, r0
}
 800127c:	4618      	mov	r0, r3
 800127e:	3708      	adds	r7, #8
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}

08001284 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2b04      	cmp	r3, #4
 8001290:	d106      	bne.n	80012a0 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001292:	4a09      	ldr	r2, [pc, #36]	; (80012b8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001294:	4b08      	ldr	r3, [pc, #32]	; (80012b8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f043 0304 	orr.w	r3, r3, #4
 800129c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800129e:	e005      	b.n	80012ac <HAL_SYSTICK_CLKSourceConfig+0x28>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80012a0:	4a05      	ldr	r2, [pc, #20]	; (80012b8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80012a2:	4b05      	ldr	r3, [pc, #20]	; (80012b8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f023 0304 	bic.w	r3, r3, #4
 80012aa:	6013      	str	r3, [r2, #0]
  }
}
 80012ac:	bf00      	nop
 80012ae:	370c      	adds	r7, #12
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr
 80012b8:	e000e010 	.word	0xe000e010

080012bc <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80012c0:	f000 f802 	bl	80012c8 <HAL_SYSTICK_Callback>
}
 80012c4:	bf00      	nop
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80012cc:	bf00      	nop
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop

080012d8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012e0:	2300      	movs	r3, #0
 80012e2:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	2b02      	cmp	r3, #2
 80012ee:	d005      	beq.n	80012fc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2204      	movs	r2, #4
 80012f4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	73fb      	strb	r3, [r7, #15]
 80012fa:	e027      	b.n	800134c <HAL_DMA_Abort_IT+0x74>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	687a      	ldr	r2, [r7, #4]
 8001302:	6812      	ldr	r2, [r2, #0]
 8001304:	6812      	ldr	r2, [r2, #0]
 8001306:	f022 020e 	bic.w	r2, r2, #14
 800130a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	6812      	ldr	r2, [r2, #0]
 8001314:	6812      	ldr	r2, [r2, #0]
 8001316:	f022 0201 	bic.w	r2, r2, #1
 800131a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001324:	2101      	movs	r1, #1
 8001326:	fa01 f202 	lsl.w	r2, r1, r2
 800132a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2201      	movs	r2, #1
 8001330:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2200      	movs	r2, #0
 8001338:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001340:	2b00      	cmp	r3, #0
 8001342:	d003      	beq.n	800134c <HAL_DMA_Abort_IT+0x74>
    {
      hdma->XferAbortCallback(hdma);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	4798      	blx	r3
    }
  }
  return status;
 800134c:	7bfb      	ldrb	r3, [r7, #15]
}
 800134e:	4618      	mov	r0, r3
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop

08001358 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001358:	b480      	push	{r7}
 800135a:	b087      	sub	sp, #28
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001362:	2300      	movs	r3, #0
 8001364:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001366:	2300      	movs	r3, #0
 8001368:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800136a:	2300      	movs	r3, #0
 800136c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800136e:	e17f      	b.n	8001670 <HAL_GPIO_Init+0x318>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	2101      	movs	r1, #1
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	fa01 f303 	lsl.w	r3, r1, r3
 800137c:	4013      	ands	r3, r2
 800137e:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	2b00      	cmp	r3, #0
 8001384:	f000 8171 	beq.w	800166a <HAL_GPIO_Init+0x312>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	2b02      	cmp	r3, #2
 800138e:	d003      	beq.n	8001398 <HAL_GPIO_Init+0x40>
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	2b12      	cmp	r3, #18
 8001396:	d123      	bne.n	80013e0 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	08da      	lsrs	r2, r3, #3
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	3208      	adds	r2, #8
 80013a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013a4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	f003 0307 	and.w	r3, r3, #7
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	220f      	movs	r2, #15
 80013b0:	fa02 f303 	lsl.w	r3, r2, r3
 80013b4:	43db      	mvns	r3, r3
 80013b6:	693a      	ldr	r2, [r7, #16]
 80013b8:	4013      	ands	r3, r2
 80013ba:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	691a      	ldr	r2, [r3, #16]
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	f003 0307 	and.w	r3, r3, #7
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	fa02 f303 	lsl.w	r3, r2, r3
 80013cc:	693a      	ldr	r2, [r7, #16]
 80013ce:	4313      	orrs	r3, r2
 80013d0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	08da      	lsrs	r2, r3, #3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	3208      	adds	r2, #8
 80013da:	6939      	ldr	r1, [r7, #16]
 80013dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	2203      	movs	r2, #3
 80013ec:	fa02 f303 	lsl.w	r3, r2, r3
 80013f0:	43db      	mvns	r3, r3
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	4013      	ands	r3, r2
 80013f6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	f003 0203 	and.w	r2, r3, #3
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	fa02 f303 	lsl.w	r3, r2, r3
 8001408:	693a      	ldr	r2, [r7, #16]
 800140a:	4313      	orrs	r3, r2
 800140c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	693a      	ldr	r2, [r7, #16]
 8001412:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	2b01      	cmp	r3, #1
 800141a:	d00b      	beq.n	8001434 <HAL_GPIO_Init+0xdc>
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	2b02      	cmp	r3, #2
 8001422:	d007      	beq.n	8001434 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	685b      	ldr	r3, [r3, #4]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001428:	2b11      	cmp	r3, #17
 800142a:	d003      	beq.n	8001434 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	2b12      	cmp	r3, #18
 8001432:	d130      	bne.n	8001496 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	005b      	lsls	r3, r3, #1
 800143e:	2203      	movs	r2, #3
 8001440:	fa02 f303 	lsl.w	r3, r2, r3
 8001444:	43db      	mvns	r3, r3
 8001446:	693a      	ldr	r2, [r7, #16]
 8001448:	4013      	ands	r3, r2
 800144a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	68da      	ldr	r2, [r3, #12]
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	005b      	lsls	r3, r3, #1
 8001454:	fa02 f303 	lsl.w	r3, r2, r3
 8001458:	693a      	ldr	r2, [r7, #16]
 800145a:	4313      	orrs	r3, r2
 800145c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	693a      	ldr	r2, [r7, #16]
 8001462:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800146a:	2201      	movs	r2, #1
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	fa02 f303 	lsl.w	r3, r2, r3
 8001472:	43db      	mvns	r3, r3
 8001474:	693a      	ldr	r2, [r7, #16]
 8001476:	4013      	ands	r3, r2
 8001478:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	091b      	lsrs	r3, r3, #4
 8001480:	f003 0201 	and.w	r2, r3, #1
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	fa02 f303 	lsl.w	r3, r2, r3
 800148a:	693a      	ldr	r2, [r7, #16]
 800148c:	4313      	orrs	r3, r2
 800148e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	693a      	ldr	r2, [r7, #16]
 8001494:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f003 0303 	and.w	r3, r3, #3
 800149e:	2b03      	cmp	r3, #3
 80014a0:	d118      	bne.n	80014d4 <HAL_GPIO_Init+0x17c>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80014a8:	2201      	movs	r2, #1
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	fa02 f303 	lsl.w	r3, r2, r3
 80014b0:	43db      	mvns	r3, r3
 80014b2:	693a      	ldr	r2, [r7, #16]
 80014b4:	4013      	ands	r3, r2
 80014b6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	08db      	lsrs	r3, r3, #3
 80014be:	f003 0201 	and.w	r2, r3, #1
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	fa02 f303 	lsl.w	r3, r2, r3
 80014c8:	693a      	ldr	r2, [r7, #16]
 80014ca:	4313      	orrs	r3, r2
 80014cc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	693a      	ldr	r2, [r7, #16]
 80014d2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	68db      	ldr	r3, [r3, #12]
 80014d8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	2203      	movs	r2, #3
 80014e0:	fa02 f303 	lsl.w	r3, r2, r3
 80014e4:	43db      	mvns	r3, r3
 80014e6:	693a      	ldr	r2, [r7, #16]
 80014e8:	4013      	ands	r3, r2
 80014ea:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	689a      	ldr	r2, [r3, #8]
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	fa02 f303 	lsl.w	r3, r2, r3
 80014f8:	693a      	ldr	r2, [r7, #16]
 80014fa:	4313      	orrs	r3, r2
 80014fc:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	693a      	ldr	r2, [r7, #16]
 8001502:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800150c:	2b00      	cmp	r3, #0
 800150e:	f000 80ac 	beq.w	800166a <HAL_GPIO_Init+0x312>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001512:	4a5e      	ldr	r2, [pc, #376]	; (800168c <HAL_GPIO_Init+0x334>)
 8001514:	4b5d      	ldr	r3, [pc, #372]	; (800168c <HAL_GPIO_Init+0x334>)
 8001516:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001518:	f043 0301 	orr.w	r3, r3, #1
 800151c:	6613      	str	r3, [r2, #96]	; 0x60
 800151e:	4b5b      	ldr	r3, [pc, #364]	; (800168c <HAL_GPIO_Init+0x334>)
 8001520:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	60bb      	str	r3, [r7, #8]
 8001528:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 800152a:	4a59      	ldr	r2, [pc, #356]	; (8001690 <HAL_GPIO_Init+0x338>)
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	089b      	lsrs	r3, r3, #2
 8001530:	3302      	adds	r3, #2
 8001532:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001536:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	f003 0303 	and.w	r3, r3, #3
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	220f      	movs	r2, #15
 8001542:	fa02 f303 	lsl.w	r3, r2, r3
 8001546:	43db      	mvns	r3, r3
 8001548:	693a      	ldr	r2, [r7, #16]
 800154a:	4013      	ands	r3, r2
 800154c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001554:	d025      	beq.n	80015a2 <HAL_GPIO_Init+0x24a>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4a4e      	ldr	r2, [pc, #312]	; (8001694 <HAL_GPIO_Init+0x33c>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d01f      	beq.n	800159e <HAL_GPIO_Init+0x246>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	4a4d      	ldr	r2, [pc, #308]	; (8001698 <HAL_GPIO_Init+0x340>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d019      	beq.n	800159a <HAL_GPIO_Init+0x242>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4a4c      	ldr	r2, [pc, #304]	; (800169c <HAL_GPIO_Init+0x344>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d013      	beq.n	8001596 <HAL_GPIO_Init+0x23e>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4a4b      	ldr	r2, [pc, #300]	; (80016a0 <HAL_GPIO_Init+0x348>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d00d      	beq.n	8001592 <HAL_GPIO_Init+0x23a>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4a4a      	ldr	r2, [pc, #296]	; (80016a4 <HAL_GPIO_Init+0x34c>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d007      	beq.n	800158e <HAL_GPIO_Init+0x236>
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4a49      	ldr	r2, [pc, #292]	; (80016a8 <HAL_GPIO_Init+0x350>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d101      	bne.n	800158a <HAL_GPIO_Init+0x232>
 8001586:	2306      	movs	r3, #6
 8001588:	e00c      	b.n	80015a4 <HAL_GPIO_Init+0x24c>
 800158a:	2307      	movs	r3, #7
 800158c:	e00a      	b.n	80015a4 <HAL_GPIO_Init+0x24c>
 800158e:	2305      	movs	r3, #5
 8001590:	e008      	b.n	80015a4 <HAL_GPIO_Init+0x24c>
 8001592:	2304      	movs	r3, #4
 8001594:	e006      	b.n	80015a4 <HAL_GPIO_Init+0x24c>
 8001596:	2303      	movs	r3, #3
 8001598:	e004      	b.n	80015a4 <HAL_GPIO_Init+0x24c>
 800159a:	2302      	movs	r3, #2
 800159c:	e002      	b.n	80015a4 <HAL_GPIO_Init+0x24c>
 800159e:	2301      	movs	r3, #1
 80015a0:	e000      	b.n	80015a4 <HAL_GPIO_Init+0x24c>
 80015a2:	2300      	movs	r3, #0
 80015a4:	697a      	ldr	r2, [r7, #20]
 80015a6:	f002 0203 	and.w	r2, r2, #3
 80015aa:	0092      	lsls	r2, r2, #2
 80015ac:	4093      	lsls	r3, r2
 80015ae:	693a      	ldr	r2, [r7, #16]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80015b4:	4936      	ldr	r1, [pc, #216]	; (8001690 <HAL_GPIO_Init+0x338>)
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	089b      	lsrs	r3, r3, #2
 80015ba:	3302      	adds	r3, #2
 80015bc:	693a      	ldr	r2, [r7, #16]
 80015be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80015c2:	4b3a      	ldr	r3, [pc, #232]	; (80016ac <HAL_GPIO_Init+0x354>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	43db      	mvns	r3, r3
 80015cc:	693a      	ldr	r2, [r7, #16]
 80015ce:	4013      	ands	r3, r2
 80015d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d003      	beq.n	80015e6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80015de:	693a      	ldr	r2, [r7, #16]
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80015e6:	4a31      	ldr	r2, [pc, #196]	; (80016ac <HAL_GPIO_Init+0x354>)
 80015e8:	693b      	ldr	r3, [r7, #16]
 80015ea:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80015ec:	4b2f      	ldr	r3, [pc, #188]	; (80016ac <HAL_GPIO_Init+0x354>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	43db      	mvns	r3, r3
 80015f6:	693a      	ldr	r2, [r7, #16]
 80015f8:	4013      	ands	r3, r2
 80015fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001604:	2b00      	cmp	r3, #0
 8001606:	d003      	beq.n	8001610 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001608:	693a      	ldr	r2, [r7, #16]
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	4313      	orrs	r3, r2
 800160e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001610:	4a26      	ldr	r2, [pc, #152]	; (80016ac <HAL_GPIO_Init+0x354>)
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001616:	4b25      	ldr	r3, [pc, #148]	; (80016ac <HAL_GPIO_Init+0x354>)
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	43db      	mvns	r3, r3
 8001620:	693a      	ldr	r2, [r7, #16]
 8001622:	4013      	ands	r3, r2
 8001624:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800162e:	2b00      	cmp	r3, #0
 8001630:	d003      	beq.n	800163a <HAL_GPIO_Init+0x2e2>
        {
          temp |= iocurrent;
 8001632:	693a      	ldr	r2, [r7, #16]
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	4313      	orrs	r3, r2
 8001638:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800163a:	4a1c      	ldr	r2, [pc, #112]	; (80016ac <HAL_GPIO_Init+0x354>)
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001640:	4b1a      	ldr	r3, [pc, #104]	; (80016ac <HAL_GPIO_Init+0x354>)
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	43db      	mvns	r3, r3
 800164a:	693a      	ldr	r2, [r7, #16]
 800164c:	4013      	ands	r3, r2
 800164e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001658:	2b00      	cmp	r3, #0
 800165a:	d003      	beq.n	8001664 <HAL_GPIO_Init+0x30c>
        {
          temp |= iocurrent;
 800165c:	693a      	ldr	r2, [r7, #16]
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	4313      	orrs	r3, r2
 8001662:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001664:	4a11      	ldr	r2, [pc, #68]	; (80016ac <HAL_GPIO_Init+0x354>)
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	3301      	adds	r3, #1
 800166e:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	fa22 f303 	lsr.w	r3, r2, r3
 800167a:	2b00      	cmp	r3, #0
 800167c:	f47f ae78 	bne.w	8001370 <HAL_GPIO_Init+0x18>
      }
    }
    
    position++;
  }
}
 8001680:	bf00      	nop
 8001682:	371c      	adds	r7, #28
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	40021000 	.word	0x40021000
 8001690:	40010000 	.word	0x40010000
 8001694:	48000400 	.word	0x48000400
 8001698:	48000800 	.word	0x48000800
 800169c:	48000c00 	.word	0x48000c00
 80016a0:	48001000 	.word	0x48001000
 80016a4:	48001400 	.word	0x48001400
 80016a8:	48001800 	.word	0x48001800
 80016ac:	40010400 	.word	0x40010400

080016b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b085      	sub	sp, #20
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	460b      	mov	r3, r1
 80016ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	691a      	ldr	r2, [r3, #16]
 80016c0:	887b      	ldrh	r3, [r7, #2]
 80016c2:	4013      	ands	r3, r2
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d002      	beq.n	80016ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80016c8:	2301      	movs	r3, #1
 80016ca:	73fb      	strb	r3, [r7, #15]
 80016cc:	e001      	b.n	80016d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80016ce:	2300      	movs	r3, #0
 80016d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3714      	adds	r7, #20
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	460b      	mov	r3, r1
 80016ea:	807b      	strh	r3, [r7, #2]
 80016ec:	4613      	mov	r3, r2
 80016ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016f0:	787b      	ldrb	r3, [r7, #1]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d003      	beq.n	80016fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016f6:	887a      	ldrh	r2, [r7, #2]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80016fc:	e002      	b.n	8001704 <HAL_GPIO_WritePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016fe:	887a      	ldrh	r2, [r7, #2]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 8001704:	bf00      	nop
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	460b      	mov	r3, r1
 800171a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	695a      	ldr	r2, [r3, #20]
 8001720:	887b      	ldrh	r3, [r7, #2]
 8001722:	405a      	eors	r2, r3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	615a      	str	r2, [r3, #20]
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	4603      	mov	r3, r0
 800173c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800173e:	4b08      	ldr	r3, [pc, #32]	; (8001760 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001740:	695a      	ldr	r2, [r3, #20]
 8001742:	88fb      	ldrh	r3, [r7, #6]
 8001744:	4013      	ands	r3, r2
 8001746:	2b00      	cmp	r3, #0
 8001748:	d006      	beq.n	8001758 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800174a:	4a05      	ldr	r2, [pc, #20]	; (8001760 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800174c:	88fb      	ldrh	r3, [r7, #6]
 800174e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001750:	88fb      	ldrh	r3, [r7, #6]
 8001752:	4618      	mov	r0, r3
 8001754:	f003 fa40 	bl	8004bd8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001758:	bf00      	nop
 800175a:	3708      	adds	r7, #8
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	40010400 	.word	0x40010400

08001764 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d101      	bne.n	8001776 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	e080      	b.n	8001878 <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800177c:	b2db      	uxtb	r3, r3
 800177e:	2b00      	cmp	r3, #0
 8001780:	d106      	bne.n	8001790 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2200      	movs	r2, #0
 8001786:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800178a:	6878      	ldr	r0, [r7, #4]
 800178c:	f003 f9d0 	bl	8004b30 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2224      	movs	r2, #36	; 0x24
 8001794:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	6812      	ldr	r2, [r2, #0]
 80017a0:	6812      	ldr	r2, [r2, #0]
 80017a2:	f022 0201 	bic.w	r2, r2, #1
 80017a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	687a      	ldr	r2, [r7, #4]
 80017ae:	6852      	ldr	r2, [r2, #4]
 80017b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80017b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	6812      	ldr	r2, [r2, #0]
 80017be:	6892      	ldr	r2, [r2, #8]
 80017c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80017c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	68db      	ldr	r3, [r3, #12]
 80017ca:	2b01      	cmp	r3, #1
 80017cc:	d107      	bne.n	80017de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	687a      	ldr	r2, [r7, #4]
 80017d4:	6892      	ldr	r2, [r2, #8]
 80017d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	e006      	b.n	80017ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	687a      	ldr	r2, [r7, #4]
 80017e4:	6892      	ldr	r2, [r2, #8]
 80017e6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80017ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d104      	bne.n	80017fe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80017fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800180c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001810:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	6812      	ldr	r2, [r2, #0]
 800181a:	68d2      	ldr	r2, [r2, #12]
 800181c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001820:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	687a      	ldr	r2, [r7, #4]
 8001828:	6911      	ldr	r1, [r2, #16]
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	6952      	ldr	r2, [r2, #20]
 800182e:	4311      	orrs	r1, r2
 8001830:	687a      	ldr	r2, [r7, #4]
 8001832:	6992      	ldr	r2, [r2, #24]
 8001834:	0212      	lsls	r2, r2, #8
 8001836:	430a      	orrs	r2, r1
 8001838:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	687a      	ldr	r2, [r7, #4]
 8001840:	69d1      	ldr	r1, [r2, #28]
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	6a12      	ldr	r2, [r2, #32]
 8001846:	430a      	orrs	r2, r1
 8001848:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	6812      	ldr	r2, [r2, #0]
 8001852:	6812      	ldr	r2, [r2, #0]
 8001854:	f042 0201 	orr.w	r2, r2, #1
 8001858:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2200      	movs	r2, #0
 800185e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2220      	movs	r2, #32
 8001864:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2200      	movs	r2, #0
 800186c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2200      	movs	r2, #0
 8001872:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001876:	2300      	movs	r3, #0
}
 8001878:	4618      	mov	r0, r3
 800187a:	3708      	adds	r7, #8
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}

08001880 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001890:	b2db      	uxtb	r3, r3
 8001892:	2b20      	cmp	r3, #32
 8001894:	d138      	bne.n	8001908 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800189c:	2b01      	cmp	r3, #1
 800189e:	d101      	bne.n	80018a4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80018a0:	2302      	movs	r3, #2
 80018a2:	e032      	b.n	800190a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2201      	movs	r2, #1
 80018a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2224      	movs	r2, #36	; 0x24
 80018b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	687a      	ldr	r2, [r7, #4]
 80018ba:	6812      	ldr	r2, [r2, #0]
 80018bc:	6812      	ldr	r2, [r2, #0]
 80018be:	f022 0201 	bic.w	r2, r2, #1
 80018c2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	6812      	ldr	r2, [r2, #0]
 80018cc:	6812      	ldr	r2, [r2, #0]
 80018ce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80018d2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	687a      	ldr	r2, [r7, #4]
 80018da:	6812      	ldr	r2, [r2, #0]
 80018dc:	6811      	ldr	r1, [r2, #0]
 80018de:	683a      	ldr	r2, [r7, #0]
 80018e0:	430a      	orrs	r2, r1
 80018e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	687a      	ldr	r2, [r7, #4]
 80018ea:	6812      	ldr	r2, [r2, #0]
 80018ec:	6812      	ldr	r2, [r2, #0]
 80018ee:	f042 0201 	orr.w	r2, r2, #1
 80018f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2220      	movs	r2, #32
 80018f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2200      	movs	r2, #0
 8001900:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001904:	2300      	movs	r3, #0
 8001906:	e000      	b.n	800190a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001908:	2302      	movs	r3, #2
  }
}
 800190a:	4618      	mov	r0, r3
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop

08001918 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001918:	b480      	push	{r7}
 800191a:	b085      	sub	sp, #20
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
 8001920:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8001922:	2300      	movs	r3, #0
 8001924:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800192c:	b2db      	uxtb	r3, r3
 800192e:	2b20      	cmp	r3, #32
 8001930:	d139      	bne.n	80019a6 <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001938:	2b01      	cmp	r3, #1
 800193a:	d101      	bne.n	8001940 <HAL_I2CEx_ConfigDigitalFilter+0x28>
 800193c:	2302      	movs	r3, #2
 800193e:	e033      	b.n	80019a8 <HAL_I2CEx_ConfigDigitalFilter+0x90>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2201      	movs	r2, #1
 8001944:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2224      	movs	r2, #36	; 0x24
 800194c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	687a      	ldr	r2, [r7, #4]
 8001956:	6812      	ldr	r2, [r2, #0]
 8001958:	6812      	ldr	r2, [r2, #0]
 800195a:	f022 0201 	bic.w	r2, r2, #1
 800195e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800196e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	021b      	lsls	r3, r3, #8
 8001974:	68fa      	ldr	r2, [r7, #12]
 8001976:	4313      	orrs	r3, r2
 8001978:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	68fa      	ldr	r2, [r7, #12]
 8001980:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	687a      	ldr	r2, [r7, #4]
 8001988:	6812      	ldr	r2, [r2, #0]
 800198a:	6812      	ldr	r2, [r2, #0]
 800198c:	f042 0201 	orr.w	r2, r2, #1
 8001990:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2220      	movs	r2, #32
 8001996:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2200      	movs	r2, #0
 800199e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80019a2:	2300      	movs	r3, #0
 80019a4:	e000      	b.n	80019a8 <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 80019a6:	2302      	movs	r3, #2
  }
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	3714      	adds	r7, #20
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2 
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80019b8:	4b04      	ldr	r3, [pc, #16]	; (80019cc <HAL_PWREx_GetVoltageRange+0x18>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif  
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	40007000 	.word	0x40007000

080019d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index = 0;  
 80019d8:	2300      	movs	r3, #0
 80019da:	60fb      	str	r3, [r7, #12]
  }
  
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019e2:	d12d      	bne.n	8001a40 <HAL_PWREx_ControlVoltageScaling+0x70>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80019e4:	4b21      	ldr	r3, [pc, #132]	; (8001a6c <HAL_PWREx_ControlVoltageScaling+0x9c>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80019ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019f0:	d035      	beq.n	8001a5e <HAL_PWREx_ControlVoltageScaling+0x8e>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80019f2:	4a1e      	ldr	r2, [pc, #120]	; (8001a6c <HAL_PWREx_ControlVoltageScaling+0x9c>)
 80019f4:	4b1d      	ldr	r3, [pc, #116]	; (8001a6c <HAL_PWREx_ControlVoltageScaling+0x9c>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80019fc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a00:	6013      	str	r3, [r2, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 8001a02:	4b1b      	ldr	r3, [pc, #108]	; (8001a70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a1b      	ldr	r2, [pc, #108]	; (8001a74 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001a08:	fba2 2303 	umull	r2, r3, r2, r3
 8001a0c:	0c9b      	lsrs	r3, r3, #18
 8001a0e:	2232      	movs	r2, #50	; 0x32
 8001a10:	fb02 f303 	mul.w	r3, r2, r3
 8001a14:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8001a16:	e002      	b.n	8001a1e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	60fb      	str	r3, [r7, #12]
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d005      	beq.n	8001a30 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001a24:	4b11      	ldr	r3, [pc, #68]	; (8001a6c <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8001a26:	695b      	ldr	r3, [r3, #20]
 8001a28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d1f3      	bne.n	8001a18 <HAL_PWREx_ControlVoltageScaling+0x48>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a30:	4b0e      	ldr	r3, [pc, #56]	; (8001a6c <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8001a32:	695b      	ldr	r3, [r3, #20]
 8001a34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d010      	beq.n	8001a5e <HAL_PWREx_ControlVoltageScaling+0x8e>
      {
        return HAL_TIMEOUT;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	e00f      	b.n	8001a60 <HAL_PWREx_ControlVoltageScaling+0x90>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a40:	4b0a      	ldr	r3, [pc, #40]	; (8001a6c <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a4c:	d007      	beq.n	8001a5e <HAL_PWREx_ControlVoltageScaling+0x8e>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a4e:	4a07      	ldr	r2, [pc, #28]	; (8001a6c <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8001a50:	4b06      	ldr	r3, [pc, #24]	; (8001a6c <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a58:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a5c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif  
  
  return HAL_OK;
 8001a5e:	2300      	movs	r3, #0
}  
 8001a60:	4618      	mov	r0, r3
 8001a62:	3714      	adds	r7, #20
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr
 8001a6c:	40007000 	.word	0x40007000
 8001a70:	20000010 	.word	0x20000010
 8001a74:	431bde83 	.word	0x431bde83

08001a78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b086      	sub	sp, #24
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001a80:	2300      	movs	r3, #0
 8001a82:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0310 	and.w	r3, r3, #16
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	f000 80d0 	beq.w	8001c32 <HAL_RCC_OscConfig+0x1ba>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8001a92:	4ba1      	ldr	r3, [pc, #644]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	f003 030c 	and.w	r3, r3, #12
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d179      	bne.n	8001b92 <HAL_RCC_OscConfig+0x11a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a9e:	4b9e      	ldr	r3, [pc, #632]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d005      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x3e>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	699b      	ldr	r3, [r3, #24]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d101      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x3e>
      {
        return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e33c      	b.n	8002130 <HAL_RCC_OscConfig+0x6b8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6a1a      	ldr	r2, [r3, #32]
 8001aba:	4b97      	ldr	r3, [pc, #604]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0308 	and.w	r3, r3, #8
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d004      	beq.n	8001ad0 <HAL_RCC_OscConfig+0x58>
 8001ac6:	4b94      	ldr	r3, [pc, #592]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ace:	e005      	b.n	8001adc <HAL_RCC_OscConfig+0x64>
 8001ad0:	4b91      	ldr	r3, [pc, #580]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001ad2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ad6:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001ada:	091b      	lsrs	r3, r3, #4
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d923      	bls.n	8001b28 <HAL_RCC_OscConfig+0xb0>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6a1b      	ldr	r3, [r3, #32]
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f000 fd25 	bl	8002534 <RCC_SetFlashLatencyFromMSIRange>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <HAL_RCC_OscConfig+0x7c>
          {
            return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e31d      	b.n	8002130 <HAL_RCC_OscConfig+0x6b8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001af4:	4a88      	ldr	r2, [pc, #544]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001af6:	4b88      	ldr	r3, [pc, #544]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f043 0308 	orr.w	r3, r3, #8
 8001afe:	6013      	str	r3, [r2, #0]
 8001b00:	4985      	ldr	r1, [pc, #532]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001b02:	4b85      	ldr	r3, [pc, #532]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6a1b      	ldr	r3, [r3, #32]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b12:	4981      	ldr	r1, [pc, #516]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001b14:	4b80      	ldr	r3, [pc, #512]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	69db      	ldr	r3, [r3, #28]
 8001b20:	021b      	lsls	r3, r3, #8
 8001b22:	4313      	orrs	r3, r2
 8001b24:	604b      	str	r3, [r1, #4]
 8001b26:	e022      	b.n	8001b6e <HAL_RCC_OscConfig+0xf6>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b28:	4a7b      	ldr	r2, [pc, #492]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001b2a:	4b7b      	ldr	r3, [pc, #492]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f043 0308 	orr.w	r3, r3, #8
 8001b32:	6013      	str	r3, [r2, #0]
 8001b34:	4978      	ldr	r1, [pc, #480]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001b36:	4b78      	ldr	r3, [pc, #480]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6a1b      	ldr	r3, [r3, #32]
 8001b42:	4313      	orrs	r3, r2
 8001b44:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b46:	4974      	ldr	r1, [pc, #464]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001b48:	4b73      	ldr	r3, [pc, #460]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	69db      	ldr	r3, [r3, #28]
 8001b54:	021b      	lsls	r3, r3, #8
 8001b56:	4313      	orrs	r3, r2
 8001b58:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6a1b      	ldr	r3, [r3, #32]
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f000 fce8 	bl	8002534 <RCC_SetFlashLatencyFromMSIRange>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e2e0      	b.n	8002130 <HAL_RCC_OscConfig+0x6b8>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b6e:	f000 fbfd 	bl	800236c <HAL_RCC_GetSysClockFreq>
 8001b72:	4601      	mov	r1, r0
 8001b74:	4b68      	ldr	r3, [pc, #416]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b7c:	091b      	lsrs	r3, r3, #4
 8001b7e:	4a67      	ldr	r2, [pc, #412]	; (8001d1c <HAL_RCC_OscConfig+0x2a4>)
 8001b80:	5cd3      	ldrb	r3, [r2, r3]
 8001b82:	fa21 f303 	lsr.w	r3, r1, r3
 8001b86:	4a66      	ldr	r2, [pc, #408]	; (8001d20 <HAL_RCC_OscConfig+0x2a8>)
 8001b88:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 8001b8a:	2000      	movs	r0, #0
 8001b8c:	f7ff fa1a 	bl	8000fc4 <HAL_InitTick>
 8001b90:	e04f      	b.n	8001c32 <HAL_RCC_OscConfig+0x1ba>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	699b      	ldr	r3, [r3, #24]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d032      	beq.n	8001c00 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001b9a:	4a5f      	ldr	r2, [pc, #380]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001b9c:	4b5e      	ldr	r3, [pc, #376]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001ba6:	f7ff fa37 	bl	8001018 <HAL_GetTick>
 8001baa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8001bac:	e008      	b.n	8001bc0 <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001bae:	f7ff fa33 	bl	8001018 <HAL_GetTick>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d901      	bls.n	8001bc0 <HAL_RCC_OscConfig+0x148>
          {
            return HAL_TIMEOUT;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	e2b7      	b.n	8002130 <HAL_RCC_OscConfig+0x6b8>

        /* Get timeout */
        tickstart = HAL_GetTick();

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8001bc0:	4b55      	ldr	r3, [pc, #340]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f003 0302 	and.w	r3, r3, #2
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d0f0      	beq.n	8001bae <HAL_RCC_OscConfig+0x136>
          {
            return HAL_TIMEOUT;
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bcc:	4a52      	ldr	r2, [pc, #328]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001bce:	4b52      	ldr	r3, [pc, #328]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f043 0308 	orr.w	r3, r3, #8
 8001bd6:	6013      	str	r3, [r2, #0]
 8001bd8:	494f      	ldr	r1, [pc, #316]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001bda:	4b4f      	ldr	r3, [pc, #316]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6a1b      	ldr	r3, [r3, #32]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bea:	494b      	ldr	r1, [pc, #300]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001bec:	4b4a      	ldr	r3, [pc, #296]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	69db      	ldr	r3, [r3, #28]
 8001bf8:	021b      	lsls	r3, r3, #8
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	604b      	str	r3, [r1, #4]
 8001bfe:	e018      	b.n	8001c32 <HAL_RCC_OscConfig+0x1ba>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c00:	4a45      	ldr	r2, [pc, #276]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001c02:	4b45      	ldr	r3, [pc, #276]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f023 0301 	bic.w	r3, r3, #1
 8001c0a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c0c:	f7ff fa04 	bl	8001018 <HAL_GetTick>
 8001c10:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c14:	f7ff fa00 	bl	8001018 <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b02      	cmp	r3, #2
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e284      	b.n	8002130 <HAL_RCC_OscConfig+0x6b8>

        /* Get timeout */
        tickstart = HAL_GetTick();

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8001c26:	4b3c      	ldr	r3, [pc, #240]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d1f0      	bne.n	8001c14 <HAL_RCC_OscConfig+0x19c>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 0301 	and.w	r3, r3, #1
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d07a      	beq.n	8001d34 <HAL_RCC_OscConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8001c3e:	4b36      	ldr	r3, [pc, #216]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	f003 030c 	and.w	r3, r3, #12
 8001c46:	2b08      	cmp	r3, #8
 8001c48:	d00b      	beq.n	8001c62 <HAL_RCC_OscConfig+0x1ea>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c4a:	4b33      	ldr	r3, [pc, #204]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	f003 030c 	and.w	r3, r3, #12
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8001c52:	2b0c      	cmp	r3, #12
 8001c54:	d111      	bne.n	8001c7a <HAL_RCC_OscConfig+0x202>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c56:	4b30      	ldr	r3, [pc, #192]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001c58:	68db      	ldr	r3, [r3, #12]
 8001c5a:	f003 0303 	and.w	r3, r3, #3
 8001c5e:	2b03      	cmp	r3, #3
 8001c60:	d10b      	bne.n	8001c7a <HAL_RCC_OscConfig+0x202>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c62:	4b2d      	ldr	r3, [pc, #180]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d061      	beq.n	8001d32 <HAL_RCC_OscConfig+0x2ba>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d15d      	bne.n	8001d32 <HAL_RCC_OscConfig+0x2ba>
      {
        return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e25a      	b.n	8002130 <HAL_RCC_OscConfig+0x6b8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c82:	d106      	bne.n	8001c92 <HAL_RCC_OscConfig+0x21a>
 8001c84:	4a24      	ldr	r2, [pc, #144]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001c86:	4b24      	ldr	r3, [pc, #144]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c8e:	6013      	str	r3, [r2, #0]
 8001c90:	e01d      	b.n	8001cce <HAL_RCC_OscConfig+0x256>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c9a:	d10c      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x23e>
 8001c9c:	4a1e      	ldr	r2, [pc, #120]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001c9e:	4b1e      	ldr	r3, [pc, #120]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ca6:	6013      	str	r3, [r2, #0]
 8001ca8:	4a1b      	ldr	r2, [pc, #108]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001caa:	4b1b      	ldr	r3, [pc, #108]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cb2:	6013      	str	r3, [r2, #0]
 8001cb4:	e00b      	b.n	8001cce <HAL_RCC_OscConfig+0x256>
 8001cb6:	4a18      	ldr	r2, [pc, #96]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001cb8:	4b17      	ldr	r3, [pc, #92]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cc0:	6013      	str	r3, [r2, #0]
 8001cc2:	4a15      	ldr	r2, [pc, #84]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001cc4:	4b14      	ldr	r3, [pc, #80]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ccc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d013      	beq.n	8001cfe <HAL_RCC_OscConfig+0x286>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cd6:	f7ff f99f 	bl	8001018 <HAL_GetTick>
 8001cda:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8001cdc:	e008      	b.n	8001cf0 <HAL_RCC_OscConfig+0x278>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cde:	f7ff f99b 	bl	8001018 <HAL_GetTick>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	2b64      	cmp	r3, #100	; 0x64
 8001cea:	d901      	bls.n	8001cf0 <HAL_RCC_OscConfig+0x278>
          {
            return HAL_TIMEOUT;
 8001cec:	2303      	movs	r3, #3
 8001cee:	e21f      	b.n	8002130 <HAL_RCC_OscConfig+0x6b8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8001cf0:	4b09      	ldr	r3, [pc, #36]	; (8001d18 <HAL_RCC_OscConfig+0x2a0>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d0f0      	beq.n	8001cde <HAL_RCC_OscConfig+0x266>
 8001cfc:	e01a      	b.n	8001d34 <HAL_RCC_OscConfig+0x2bc>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cfe:	f7ff f98b 	bl	8001018 <HAL_GetTick>
 8001d02:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8001d04:	e00e      	b.n	8001d24 <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d06:	f7ff f987 	bl	8001018 <HAL_GetTick>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	2b64      	cmp	r3, #100	; 0x64
 8001d12:	d907      	bls.n	8001d24 <HAL_RCC_OscConfig+0x2ac>
          {
            return HAL_TIMEOUT;
 8001d14:	2303      	movs	r3, #3
 8001d16:	e20b      	b.n	8002130 <HAL_RCC_OscConfig+0x6b8>
 8001d18:	40021000 	.word	0x40021000
 8001d1c:	08009344 	.word	0x08009344
 8001d20:	20000010 	.word	0x20000010
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8001d24:	4ba9      	ldr	r3, [pc, #676]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d1ea      	bne.n	8001d06 <HAL_RCC_OscConfig+0x28e>
 8001d30:	e000      	b.n	8001d34 <HAL_RCC_OscConfig+0x2bc>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d32:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0302 	and.w	r3, r3, #2
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d069      	beq.n	8001e14 <HAL_RCC_OscConfig+0x39c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8001d40:	4ba2      	ldr	r3, [pc, #648]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	f003 030c 	and.w	r3, r3, #12
 8001d48:	2b04      	cmp	r3, #4
 8001d4a:	d00b      	beq.n	8001d64 <HAL_RCC_OscConfig+0x2ec>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001d4c:	4b9f      	ldr	r3, [pc, #636]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f003 030c 	and.w	r3, r3, #12
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8001d54:	2b0c      	cmp	r3, #12
 8001d56:	d11c      	bne.n	8001d92 <HAL_RCC_OscConfig+0x31a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001d58:	4b9c      	ldr	r3, [pc, #624]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	f003 0303 	and.w	r3, r3, #3
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d116      	bne.n	8001d92 <HAL_RCC_OscConfig+0x31a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d64:	4b99      	ldr	r3, [pc, #612]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d005      	beq.n	8001d7c <HAL_RCC_OscConfig+0x304>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d101      	bne.n	8001d7c <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e1d9      	b.n	8002130 <HAL_RCC_OscConfig+0x6b8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d7c:	4993      	ldr	r1, [pc, #588]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001d7e:	4b93      	ldr	r3, [pc, #588]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	691b      	ldr	r3, [r3, #16]
 8001d8a:	061b      	lsls	r3, r3, #24
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	604b      	str	r3, [r1, #4]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d90:	e040      	b.n	8001e14 <HAL_RCC_OscConfig+0x39c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	68db      	ldr	r3, [r3, #12]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d023      	beq.n	8001de2 <HAL_RCC_OscConfig+0x36a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d9a:	4a8c      	ldr	r2, [pc, #560]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001d9c:	4b8b      	ldr	r3, [pc, #556]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001da4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001da6:	f7ff f937 	bl	8001018 <HAL_GetTick>
 8001daa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001dac:	e008      	b.n	8001dc0 <HAL_RCC_OscConfig+0x348>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dae:	f7ff f933 	bl	8001018 <HAL_GetTick>
 8001db2:	4602      	mov	r2, r0
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d901      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x348>
          {
            return HAL_TIMEOUT;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	e1b7      	b.n	8002130 <HAL_RCC_OscConfig+0x6b8>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001dc0:	4b82      	ldr	r3, [pc, #520]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d0f0      	beq.n	8001dae <HAL_RCC_OscConfig+0x336>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dcc:	497f      	ldr	r1, [pc, #508]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001dce:	4b7f      	ldr	r3, [pc, #508]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	691b      	ldr	r3, [r3, #16]
 8001dda:	061b      	lsls	r3, r3, #24
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	604b      	str	r3, [r1, #4]
 8001de0:	e018      	b.n	8001e14 <HAL_RCC_OscConfig+0x39c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001de2:	4a7a      	ldr	r2, [pc, #488]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001de4:	4b79      	ldr	r3, [pc, #484]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001dec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dee:	f7ff f913 	bl	8001018 <HAL_GetTick>
 8001df2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8001df4:	e008      	b.n	8001e08 <HAL_RCC_OscConfig+0x390>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001df6:	f7ff f90f 	bl	8001018 <HAL_GetTick>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d901      	bls.n	8001e08 <HAL_RCC_OscConfig+0x390>
          {
            return HAL_TIMEOUT;
 8001e04:	2303      	movs	r3, #3
 8001e06:	e193      	b.n	8002130 <HAL_RCC_OscConfig+0x6b8>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8001e08:	4b70      	ldr	r3, [pc, #448]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d1f0      	bne.n	8001df6 <HAL_RCC_OscConfig+0x37e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 0308 	and.w	r3, r3, #8
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d03c      	beq.n	8001e9a <HAL_RCC_OscConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	695b      	ldr	r3, [r3, #20]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d01c      	beq.n	8001e62 <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e28:	4a68      	ldr	r2, [pc, #416]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001e2a:	4b68      	ldr	r3, [pc, #416]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001e2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e30:	f043 0301 	orr.w	r3, r3, #1
 8001e34:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e38:	f7ff f8ee 	bl	8001018 <HAL_GetTick>
 8001e3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8001e3e:	e008      	b.n	8001e52 <HAL_RCC_OscConfig+0x3da>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e40:	f7ff f8ea 	bl	8001018 <HAL_GetTick>
 8001e44:	4602      	mov	r2, r0
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	2b02      	cmp	r3, #2
 8001e4c:	d901      	bls.n	8001e52 <HAL_RCC_OscConfig+0x3da>
        {
          return HAL_TIMEOUT;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e16e      	b.n	8002130 <HAL_RCC_OscConfig+0x6b8>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8001e52:	4b5e      	ldr	r3, [pc, #376]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001e54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e58:	f003 0302 	and.w	r3, r3, #2
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d0ef      	beq.n	8001e40 <HAL_RCC_OscConfig+0x3c8>
 8001e60:	e01b      	b.n	8001e9a <HAL_RCC_OscConfig+0x422>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e62:	4a5a      	ldr	r2, [pc, #360]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001e64:	4b59      	ldr	r3, [pc, #356]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001e66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e6a:	f023 0301 	bic.w	r3, r3, #1
 8001e6e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e72:	f7ff f8d1 	bl	8001018 <HAL_GetTick>
 8001e76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8001e78:	e008      	b.n	8001e8c <HAL_RCC_OscConfig+0x414>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e7a:	f7ff f8cd 	bl	8001018 <HAL_GetTick>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	1ad3      	subs	r3, r2, r3
 8001e84:	2b02      	cmp	r3, #2
 8001e86:	d901      	bls.n	8001e8c <HAL_RCC_OscConfig+0x414>
        {
          return HAL_TIMEOUT;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	e151      	b.n	8002130 <HAL_RCC_OscConfig+0x6b8>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8001e8c:	4b4f      	ldr	r3, [pc, #316]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001e8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e92:	f003 0302 	and.w	r3, r3, #2
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d1ef      	bne.n	8001e7a <HAL_RCC_OscConfig+0x402>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 0304 	and.w	r3, r3, #4
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	f000 80a6 	beq.w	8001ff4 <HAL_RCC_OscConfig+0x57c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001eac:	4b47      	ldr	r3, [pc, #284]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001eae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d10d      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x45c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eb8:	4a44      	ldr	r2, [pc, #272]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001eba:	4b44      	ldr	r3, [pc, #272]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001ebc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ebe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ec2:	6593      	str	r3, [r2, #88]	; 0x58
 8001ec4:	4b41      	ldr	r3, [pc, #260]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001ec6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ec8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ecc:	60fb      	str	r3, [r7, #12]
 8001ece:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ed4:	4b3e      	ldr	r3, [pc, #248]	; (8001fd0 <HAL_RCC_OscConfig+0x558>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d118      	bne.n	8001f12 <HAL_RCC_OscConfig+0x49a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ee0:	4a3b      	ldr	r2, [pc, #236]	; (8001fd0 <HAL_RCC_OscConfig+0x558>)
 8001ee2:	4b3b      	ldr	r3, [pc, #236]	; (8001fd0 <HAL_RCC_OscConfig+0x558>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001eea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001eec:	f7ff f894 	bl	8001018 <HAL_GetTick>
 8001ef0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ef2:	e008      	b.n	8001f06 <HAL_RCC_OscConfig+0x48e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ef4:	f7ff f890 	bl	8001018 <HAL_GetTick>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e114      	b.n	8002130 <HAL_RCC_OscConfig+0x6b8>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f06:	4b32      	ldr	r3, [pc, #200]	; (8001fd0 <HAL_RCC_OscConfig+0x558>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d0f0      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d108      	bne.n	8001f2c <HAL_RCC_OscConfig+0x4b4>
 8001f1a:	4a2c      	ldr	r2, [pc, #176]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001f1c:	4b2b      	ldr	r3, [pc, #172]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f22:	f043 0301 	orr.w	r3, r3, #1
 8001f26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f2a:	e024      	b.n	8001f76 <HAL_RCC_OscConfig+0x4fe>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	2b05      	cmp	r3, #5
 8001f32:	d110      	bne.n	8001f56 <HAL_RCC_OscConfig+0x4de>
 8001f34:	4a25      	ldr	r2, [pc, #148]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001f36:	4b25      	ldr	r3, [pc, #148]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f3c:	f043 0304 	orr.w	r3, r3, #4
 8001f40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f44:	4a21      	ldr	r2, [pc, #132]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001f46:	4b21      	ldr	r3, [pc, #132]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001f48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f4c:	f043 0301 	orr.w	r3, r3, #1
 8001f50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f54:	e00f      	b.n	8001f76 <HAL_RCC_OscConfig+0x4fe>
 8001f56:	4a1d      	ldr	r2, [pc, #116]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001f58:	4b1c      	ldr	r3, [pc, #112]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f5e:	f023 0301 	bic.w	r3, r3, #1
 8001f62:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f66:	4a19      	ldr	r2, [pc, #100]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001f68:	4b18      	ldr	r3, [pc, #96]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f6e:	f023 0304 	bic.w	r3, r3, #4
 8001f72:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d016      	beq.n	8001fac <HAL_RCC_OscConfig+0x534>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f7e:	f7ff f84b 	bl	8001018 <HAL_GetTick>
 8001f82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8001f84:	e00a      	b.n	8001f9c <HAL_RCC_OscConfig+0x524>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f86:	f7ff f847 	bl	8001018 <HAL_GetTick>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d901      	bls.n	8001f9c <HAL_RCC_OscConfig+0x524>
        {
          return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e0c9      	b.n	8002130 <HAL_RCC_OscConfig+0x6b8>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8001f9c:	4b0b      	ldr	r3, [pc, #44]	; (8001fcc <HAL_RCC_OscConfig+0x554>)
 8001f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fa2:	f003 0302 	and.w	r3, r3, #2
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d0ed      	beq.n	8001f86 <HAL_RCC_OscConfig+0x50e>
 8001faa:	e01a      	b.n	8001fe2 <HAL_RCC_OscConfig+0x56a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fac:	f7ff f834 	bl	8001018 <HAL_GetTick>
 8001fb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8001fb2:	e00f      	b.n	8001fd4 <HAL_RCC_OscConfig+0x55c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fb4:	f7ff f830 	bl	8001018 <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d906      	bls.n	8001fd4 <HAL_RCC_OscConfig+0x55c>
        {
          return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e0b2      	b.n	8002130 <HAL_RCC_OscConfig+0x6b8>
 8001fca:	bf00      	nop
 8001fcc:	40021000 	.word	0x40021000
 8001fd0:	40007000 	.word	0x40007000
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8001fd4:	4b58      	ldr	r3, [pc, #352]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 8001fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fda:	f003 0302 	and.w	r3, r3, #2
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d1e8      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x53c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001fe2:	7dfb      	ldrb	r3, [r7, #23]
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d105      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x57c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fe8:	4a53      	ldr	r2, [pc, #332]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 8001fea:	4b53      	ldr	r3, [pc, #332]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 8001fec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ff2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	f000 8098 	beq.w	800212e <HAL_RCC_OscConfig+0x6b6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ffe:	4b4e      	ldr	r3, [pc, #312]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	f003 030c 	and.w	r3, r3, #12
 8002006:	2b0c      	cmp	r3, #12
 8002008:	f000 808f 	beq.w	800212a <HAL_RCC_OscConfig+0x6b2>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002010:	2b02      	cmp	r3, #2
 8002012:	d156      	bne.n	80020c2 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002014:	4a48      	ldr	r2, [pc, #288]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 8002016:	4b48      	ldr	r3, [pc, #288]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800201e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002020:	f7fe fffa 	bl	8001018 <HAL_GetTick>
 8002024:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002026:	e008      	b.n	800203a <HAL_RCC_OscConfig+0x5c2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002028:	f7fe fff6 	bl	8001018 <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	2b02      	cmp	r3, #2
 8002034:	d901      	bls.n	800203a <HAL_RCC_OscConfig+0x5c2>
          {
            return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e07a      	b.n	8002130 <HAL_RCC_OscConfig+0x6b8>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800203a:	4b3f      	ldr	r3, [pc, #252]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d1f0      	bne.n	8002028 <HAL_RCC_OscConfig+0x5b0>
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002046:	493c      	ldr	r1, [pc, #240]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204c:	3b01      	subs	r3, #1
 800204e:	011a      	lsls	r2, r3, #4
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002054:	021b      	lsls	r3, r3, #8
 8002056:	431a      	orrs	r2, r3
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800205c:	091b      	lsrs	r3, r3, #4
 800205e:	045b      	lsls	r3, r3, #17
 8002060:	431a      	orrs	r2, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002066:	431a      	orrs	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800206c:	085b      	lsrs	r3, r3, #1
 800206e:	3b01      	subs	r3, #1
 8002070:	055b      	lsls	r3, r3, #21
 8002072:	431a      	orrs	r2, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002078:	085b      	lsrs	r3, r3, #1
 800207a:	3b01      	subs	r3, #1
 800207c:	065b      	lsls	r3, r3, #25
 800207e:	4313      	orrs	r3, r2
 8002080:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002082:	4a2d      	ldr	r2, [pc, #180]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 8002084:	4b2c      	ldr	r3, [pc, #176]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800208c:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800208e:	4a2a      	ldr	r2, [pc, #168]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 8002090:	4b29      	ldr	r3, [pc, #164]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002098:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800209a:	f7fe ffbd 	bl	8001018 <HAL_GetTick>
 800209e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 80020a0:	e008      	b.n	80020b4 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020a2:	f7fe ffb9 	bl	8001018 <HAL_GetTick>
 80020a6:	4602      	mov	r2, r0
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	2b02      	cmp	r3, #2
 80020ae:	d901      	bls.n	80020b4 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80020b0:	2303      	movs	r3, #3
 80020b2:	e03d      	b.n	8002130 <HAL_RCC_OscConfig+0x6b8>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 80020b4:	4b20      	ldr	r3, [pc, #128]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d0f0      	beq.n	80020a2 <HAL_RCC_OscConfig+0x62a>
 80020c0:	e035      	b.n	800212e <HAL_RCC_OscConfig+0x6b6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020c2:	4a1d      	ldr	r2, [pc, #116]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 80020c4:	4b1c      	ldr	r3, [pc, #112]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80020cc:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 80020ce:	4b1a      	ldr	r3, [pc, #104]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d10b      	bne.n	80020f2 <HAL_RCC_OscConfig+0x67a>
#if defined(RCC_PLLSAI2_SUPPORT)
           &&
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 80020da:	4b17      	ldr	r3, [pc, #92]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
#if defined(RCC_PLLSAI2_SUPPORT)
           &&
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d105      	bne.n	80020f2 <HAL_RCC_OscConfig+0x67a>
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
#endif /* RCC_PLLSAI2_SUPPORT */
          )
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80020e6:	4a14      	ldr	r2, [pc, #80]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 80020e8:	4b13      	ldr	r3, [pc, #76]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	f023 0303 	bic.w	r3, r3, #3
 80020f0:	60d3      	str	r3, [r2, #12]
        }

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80020f2:	4a11      	ldr	r2, [pc, #68]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 80020f4:	4b10      	ldr	r3, [pc, #64]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80020fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002100:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002102:	f7fe ff89 	bl	8001018 <HAL_GetTick>
 8002106:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002108:	e008      	b.n	800211c <HAL_RCC_OscConfig+0x6a4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800210a:	f7fe ff85 	bl	8001018 <HAL_GetTick>
 800210e:	4602      	mov	r2, r0
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	1ad3      	subs	r3, r2, r3
 8002114:	2b02      	cmp	r3, #2
 8002116:	d901      	bls.n	800211c <HAL_RCC_OscConfig+0x6a4>
          {
            return HAL_TIMEOUT;
 8002118:	2303      	movs	r3, #3
 800211a:	e009      	b.n	8002130 <HAL_RCC_OscConfig+0x6b8>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800211c:	4b06      	ldr	r3, [pc, #24]	; (8002138 <HAL_RCC_OscConfig+0x6c0>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002124:	2b00      	cmp	r3, #0
 8002126:	d1f0      	bne.n	800210a <HAL_RCC_OscConfig+0x692>
 8002128:	e001      	b.n	800212e <HAL_RCC_OscConfig+0x6b6>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e000      	b.n	8002130 <HAL_RCC_OscConfig+0x6b8>
    }
  }
  return HAL_OK;
 800212e:	2300      	movs	r3, #0
}
 8002130:	4618      	mov	r0, r3
 8002132:	3718      	adds	r7, #24
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	40021000 	.word	0x40021000

0800213c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002146:	2300      	movs	r3, #0
 8002148:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 800214a:	4b84      	ldr	r3, [pc, #528]	; (800235c <HAL_RCC_ClockConfig+0x220>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0207 	and.w	r2, r3, #7
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	429a      	cmp	r2, r3
 8002156:	d210      	bcs.n	800217a <HAL_RCC_ClockConfig+0x3e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002158:	4980      	ldr	r1, [pc, #512]	; (800235c <HAL_RCC_ClockConfig+0x220>)
 800215a:	4b80      	ldr	r3, [pc, #512]	; (800235c <HAL_RCC_ClockConfig+0x220>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f023 0207 	bic.w	r2, r3, #7
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	4313      	orrs	r3, r2
 8002166:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8002168:	4b7c      	ldr	r3, [pc, #496]	; (800235c <HAL_RCC_ClockConfig+0x220>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0207 	and.w	r2, r3, #7
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	429a      	cmp	r2, r3
 8002174:	d001      	beq.n	800217a <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e0ec      	b.n	8002354 <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	2b00      	cmp	r3, #0
 8002184:	f000 808e 	beq.w	80022a4 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	2b03      	cmp	r3, #3
 800218e:	d107      	bne.n	80021a0 <HAL_RCC_ClockConfig+0x64>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8002190:	4b73      	ldr	r3, [pc, #460]	; (8002360 <HAL_RCC_ClockConfig+0x224>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d121      	bne.n	80021e0 <HAL_RCC_ClockConfig+0xa4>
      {
        return HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	e0d9      	b.n	8002354 <HAL_RCC_ClockConfig+0x218>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d107      	bne.n	80021b8 <HAL_RCC_ClockConfig+0x7c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 80021a8:	4b6d      	ldr	r3, [pc, #436]	; (8002360 <HAL_RCC_ClockConfig+0x224>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d115      	bne.n	80021e0 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e0cd      	b.n	8002354 <HAL_RCC_ClockConfig+0x218>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d107      	bne.n	80021d0 <HAL_RCC_ClockConfig+0x94>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 80021c0:	4b67      	ldr	r3, [pc, #412]	; (8002360 <HAL_RCC_ClockConfig+0x224>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0302 	and.w	r3, r3, #2
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d109      	bne.n	80021e0 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	e0c1      	b.n	8002354 <HAL_RCC_ClockConfig+0x218>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80021d0:	4b63      	ldr	r3, [pc, #396]	; (8002360 <HAL_RCC_ClockConfig+0x224>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d101      	bne.n	80021e0 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	e0b9      	b.n	8002354 <HAL_RCC_ClockConfig+0x218>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021e0:	495f      	ldr	r1, [pc, #380]	; (8002360 <HAL_RCC_ClockConfig+0x224>)
 80021e2:	4b5f      	ldr	r3, [pc, #380]	; (8002360 <HAL_RCC_ClockConfig+0x224>)
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	f023 0203 	bic.w	r2, r3, #3
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021f2:	f7fe ff11 	bl	8001018 <HAL_GetTick>
 80021f6:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	2b03      	cmp	r3, #3
 80021fe:	d112      	bne.n	8002226 <HAL_RCC_ClockConfig+0xea>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002200:	e00a      	b.n	8002218 <HAL_RCC_ClockConfig+0xdc>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002202:	f7fe ff09 	bl	8001018 <HAL_GetTick>
 8002206:	4602      	mov	r2, r0
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	1ad3      	subs	r3, r2, r3
 800220c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002210:	4293      	cmp	r3, r2
 8002212:	d901      	bls.n	8002218 <HAL_RCC_ClockConfig+0xdc>
        {
          return HAL_TIMEOUT;
 8002214:	2303      	movs	r3, #3
 8002216:	e09d      	b.n	8002354 <HAL_RCC_ClockConfig+0x218>
    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002218:	4b51      	ldr	r3, [pc, #324]	; (8002360 <HAL_RCC_ClockConfig+0x224>)
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	f003 030c 	and.w	r3, r3, #12
 8002220:	2b0c      	cmp	r3, #12
 8002222:	d1ee      	bne.n	8002202 <HAL_RCC_ClockConfig+0xc6>
 8002224:	e03e      	b.n	80022a4 <HAL_RCC_ClockConfig+0x168>
        }
      }
    }
    else
    {
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	2b02      	cmp	r3, #2
 800222c:	d112      	bne.n	8002254 <HAL_RCC_ClockConfig+0x118>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 800222e:	e00a      	b.n	8002246 <HAL_RCC_ClockConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002230:	f7fe fef2 	bl	8001018 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	f241 3288 	movw	r2, #5000	; 0x1388
 800223e:	4293      	cmp	r3, r2
 8002240:	d901      	bls.n	8002246 <HAL_RCC_ClockConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e086      	b.n	8002354 <HAL_RCC_ClockConfig+0x218>
    }
    else
    {
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8002246:	4b46      	ldr	r3, [pc, #280]	; (8002360 <HAL_RCC_ClockConfig+0x224>)
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	f003 030c 	and.w	r3, r3, #12
 800224e:	2b08      	cmp	r3, #8
 8002250:	d1ee      	bne.n	8002230 <HAL_RCC_ClockConfig+0xf4>
 8002252:	e027      	b.n	80022a4 <HAL_RCC_ClockConfig+0x168>
          {
            return HAL_TIMEOUT;
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d11d      	bne.n	8002298 <HAL_RCC_ClockConfig+0x15c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 800225c:	e00a      	b.n	8002274 <HAL_RCC_ClockConfig+0x138>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800225e:	f7fe fedb 	bl	8001018 <HAL_GetTick>
 8002262:	4602      	mov	r2, r0
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	f241 3288 	movw	r2, #5000	; 0x1388
 800226c:	4293      	cmp	r3, r2
 800226e:	d901      	bls.n	8002274 <HAL_RCC_ClockConfig+0x138>
          {
            return HAL_TIMEOUT;
 8002270:	2303      	movs	r3, #3
 8002272:	e06f      	b.n	8002354 <HAL_RCC_ClockConfig+0x218>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8002274:	4b3a      	ldr	r3, [pc, #232]	; (8002360 <HAL_RCC_ClockConfig+0x224>)
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f003 030c 	and.w	r3, r3, #12
 800227c:	2b00      	cmp	r3, #0
 800227e:	d1ee      	bne.n	800225e <HAL_RCC_ClockConfig+0x122>
 8002280:	e010      	b.n	80022a4 <HAL_RCC_ClockConfig+0x168>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002282:	f7fe fec9 	bl	8001018 <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002290:	4293      	cmp	r3, r2
 8002292:	d901      	bls.n	8002298 <HAL_RCC_ClockConfig+0x15c>
          {
            return HAL_TIMEOUT;
 8002294:	2303      	movs	r3, #3
 8002296:	e05d      	b.n	8002354 <HAL_RCC_ClockConfig+0x218>
          }
        }
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8002298:	4b31      	ldr	r3, [pc, #196]	; (8002360 <HAL_RCC_ClockConfig+0x224>)
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f003 030c 	and.w	r3, r3, #12
 80022a0:	2b04      	cmp	r3, #4
 80022a2:	d1ee      	bne.n	8002282 <HAL_RCC_ClockConfig+0x146>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0302 	and.w	r3, r3, #2
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d008      	beq.n	80022c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022b0:	492b      	ldr	r1, [pc, #172]	; (8002360 <HAL_RCC_ClockConfig+0x224>)
 80022b2:	4b2b      	ldr	r3, [pc, #172]	; (8002360 <HAL_RCC_ClockConfig+0x224>)
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	4313      	orrs	r3, r2
 80022c0:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 80022c2:	4b26      	ldr	r3, [pc, #152]	; (800235c <HAL_RCC_ClockConfig+0x220>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 0207 	and.w	r2, r3, #7
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d910      	bls.n	80022f2 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022d0:	4922      	ldr	r1, [pc, #136]	; (800235c <HAL_RCC_ClockConfig+0x220>)
 80022d2:	4b22      	ldr	r3, [pc, #136]	; (800235c <HAL_RCC_ClockConfig+0x220>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f023 0207 	bic.w	r2, r3, #7
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	4313      	orrs	r3, r2
 80022de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 80022e0:	4b1e      	ldr	r3, [pc, #120]	; (800235c <HAL_RCC_ClockConfig+0x220>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 0207 	and.w	r2, r3, #7
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d001      	beq.n	80022f2 <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e030      	b.n	8002354 <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0304 	and.w	r3, r3, #4
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d008      	beq.n	8002310 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022fe:	4918      	ldr	r1, [pc, #96]	; (8002360 <HAL_RCC_ClockConfig+0x224>)
 8002300:	4b17      	ldr	r3, [pc, #92]	; (8002360 <HAL_RCC_ClockConfig+0x224>)
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	4313      	orrs	r3, r2
 800230e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0308 	and.w	r3, r3, #8
 8002318:	2b00      	cmp	r3, #0
 800231a:	d009      	beq.n	8002330 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800231c:	4910      	ldr	r1, [pc, #64]	; (8002360 <HAL_RCC_ClockConfig+0x224>)
 800231e:	4b10      	ldr	r3, [pc, #64]	; (8002360 <HAL_RCC_ClockConfig+0x224>)
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	691b      	ldr	r3, [r3, #16]
 800232a:	00db      	lsls	r3, r3, #3
 800232c:	4313      	orrs	r3, r2
 800232e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002330:	f000 f81c 	bl	800236c <HAL_RCC_GetSysClockFreq>
 8002334:	4601      	mov	r1, r0
 8002336:	4b0a      	ldr	r3, [pc, #40]	; (8002360 <HAL_RCC_ClockConfig+0x224>)
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800233e:	091b      	lsrs	r3, r3, #4
 8002340:	4a08      	ldr	r2, [pc, #32]	; (8002364 <HAL_RCC_ClockConfig+0x228>)
 8002342:	5cd3      	ldrb	r3, [r2, r3]
 8002344:	fa21 f303 	lsr.w	r3, r1, r3
 8002348:	4a07      	ldr	r2, [pc, #28]	; (8002368 <HAL_RCC_ClockConfig+0x22c>)
 800234a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800234c:	2000      	movs	r0, #0
 800234e:	f7fe fe39 	bl	8000fc4 <HAL_InitTick>

  return HAL_OK;
 8002352:	2300      	movs	r3, #0
}
 8002354:	4618      	mov	r0, r3
 8002356:	3710      	adds	r7, #16
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	40022000 	.word	0x40022000
 8002360:	40021000 	.word	0x40021000
 8002364:	08009344 	.word	0x08009344
 8002368:	20000010 	.word	0x20000010

0800236c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800236c:	b480      	push	{r7}
 800236e:	b087      	sub	sp, #28
 8002370:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8002372:	2300      	movs	r3, #0
 8002374:	617b      	str	r3, [r7, #20]
 8002376:	2300      	movs	r3, #0
 8002378:	613b      	str	r3, [r7, #16]
 800237a:	2300      	movs	r3, #0
 800237c:	60bb      	str	r3, [r7, #8]
 800237e:	2302      	movs	r3, #2
 8002380:	607b      	str	r3, [r7, #4]
 8002382:	2302      	movs	r3, #2
 8002384:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002386:	2300      	movs	r3, #0
 8002388:	60fb      	str	r3, [r7, #12]

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 800238a:	4b4c      	ldr	r3, [pc, #304]	; (80024bc <HAL_RCC_GetSysClockFreq+0x150>)
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	f003 030c 	and.w	r3, r3, #12
 8002392:	2b00      	cmp	r3, #0
 8002394:	d00b      	beq.n	80023ae <HAL_RCC_GetSysClockFreq+0x42>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8002396:	4b49      	ldr	r3, [pc, #292]	; (80024bc <HAL_RCC_GetSysClockFreq+0x150>)
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f003 030c 	and.w	r3, r3, #12
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
  uint32_t sysclockfreq = 0U;

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 800239e:	2b0c      	cmp	r3, #12
 80023a0:	d127      	bne.n	80023f2 <HAL_RCC_GetSysClockFreq+0x86>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 80023a2:	4b46      	ldr	r3, [pc, #280]	; (80024bc <HAL_RCC_GetSysClockFreq+0x150>)
 80023a4:	68db      	ldr	r3, [r3, #12]
 80023a6:	f003 0303 	and.w	r3, r3, #3
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d121      	bne.n	80023f2 <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 80023ae:	4b43      	ldr	r3, [pc, #268]	; (80024bc <HAL_RCC_GetSysClockFreq+0x150>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0308 	and.w	r3, r3, #8
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d107      	bne.n	80023ca <HAL_RCC_GetSysClockFreq+0x5e>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80023ba:	4b40      	ldr	r3, [pc, #256]	; (80024bc <HAL_RCC_GetSysClockFreq+0x150>)
 80023bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023c0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80023c4:	0a1b      	lsrs	r3, r3, #8
 80023c6:	617b      	str	r3, [r7, #20]
 80023c8:	e005      	b.n	80023d6 <HAL_RCC_GetSysClockFreq+0x6a>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80023ca:	4b3c      	ldr	r3, [pc, #240]	; (80024bc <HAL_RCC_GetSysClockFreq+0x150>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023d2:	091b      	lsrs	r3, r3, #4
 80023d4:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80023d6:	4a3a      	ldr	r2, [pc, #232]	; (80024c0 <HAL_RCC_GetSysClockFreq+0x154>)
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023de:	617b      	str	r3, [r7, #20]

    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 80023e0:	4b36      	ldr	r3, [pc, #216]	; (80024bc <HAL_RCC_GetSysClockFreq+0x150>)
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	f003 030c 	and.w	r3, r3, #12
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d113      	bne.n	8002414 <HAL_RCC_GetSysClockFreq+0xa8>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	60fb      	str	r3, [r7, #12]
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];

    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 80023f0:	e010      	b.n	8002414 <HAL_RCC_GetSysClockFreq+0xa8>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
    }
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80023f2:	4b32      	ldr	r3, [pc, #200]	; (80024bc <HAL_RCC_GetSysClockFreq+0x150>)
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f003 030c 	and.w	r3, r3, #12
 80023fa:	2b04      	cmp	r3, #4
 80023fc:	d102      	bne.n	8002404 <HAL_RCC_GetSysClockFreq+0x98>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80023fe:	4b31      	ldr	r3, [pc, #196]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x158>)
 8002400:	60fb      	str	r3, [r7, #12]
 8002402:	e007      	b.n	8002414 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002404:	4b2d      	ldr	r3, [pc, #180]	; (80024bc <HAL_RCC_GetSysClockFreq+0x150>)
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	f003 030c 	and.w	r3, r3, #12
 800240c:	2b08      	cmp	r3, #8
 800240e:	d101      	bne.n	8002414 <HAL_RCC_GetSysClockFreq+0xa8>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002410:	4b2d      	ldr	r3, [pc, #180]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002412:	60fb      	str	r3, [r7, #12]
  }

  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002414:	4b29      	ldr	r3, [pc, #164]	; (80024bc <HAL_RCC_GetSysClockFreq+0x150>)
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	f003 030c 	and.w	r3, r3, #12
 800241c:	2b0c      	cmp	r3, #12
 800241e:	d145      	bne.n	80024ac <HAL_RCC_GetSysClockFreq+0x140>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002420:	4b26      	ldr	r3, [pc, #152]	; (80024bc <HAL_RCC_GetSysClockFreq+0x150>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	f003 0303 	and.w	r3, r3, #3
 8002428:	60bb      	str	r3, [r7, #8]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800242a:	4b24      	ldr	r3, [pc, #144]	; (80024bc <HAL_RCC_GetSysClockFreq+0x150>)
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002432:	091b      	lsrs	r3, r3, #4
 8002434:	3301      	adds	r3, #1
 8002436:	603b      	str	r3, [r7, #0]

    switch (pllsource)
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	2b02      	cmp	r3, #2
 800243c:	d002      	beq.n	8002444 <HAL_RCC_GetSysClockFreq+0xd8>
 800243e:	2b03      	cmp	r3, #3
 8002440:	d00d      	beq.n	800245e <HAL_RCC_GetSysClockFreq+0xf2>
 8002442:	e019      	b.n	8002478 <HAL_RCC_GetSysClockFreq+0x10c>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002444:	4a1f      	ldr	r2, [pc, #124]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x158>)
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	fbb2 f3f3 	udiv	r3, r2, r3
 800244c:	4a1b      	ldr	r2, [pc, #108]	; (80024bc <HAL_RCC_GetSysClockFreq+0x150>)
 800244e:	68d2      	ldr	r2, [r2, #12]
 8002450:	f402 42fe 	and.w	r2, r2, #32512	; 0x7f00
 8002454:	0a12      	lsrs	r2, r2, #8
 8002456:	fb02 f303 	mul.w	r3, r2, r3
 800245a:	613b      	str	r3, [r7, #16]
      break;
 800245c:	e019      	b.n	8002492 <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800245e:	4a1a      	ldr	r2, [pc, #104]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	fbb2 f3f3 	udiv	r3, r2, r3
 8002466:	4a15      	ldr	r2, [pc, #84]	; (80024bc <HAL_RCC_GetSysClockFreq+0x150>)
 8002468:	68d2      	ldr	r2, [r2, #12]
 800246a:	f402 42fe 	and.w	r2, r2, #32512	; 0x7f00
 800246e:	0a12      	lsrs	r2, r2, #8
 8002470:	fb02 f303 	mul.w	r3, r2, r3
 8002474:	613b      	str	r3, [r7, #16]
      break;
 8002476:	e00c      	b.n	8002492 <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002478:	697a      	ldr	r2, [r7, #20]
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002480:	4a0e      	ldr	r2, [pc, #56]	; (80024bc <HAL_RCC_GetSysClockFreq+0x150>)
 8002482:	68d2      	ldr	r2, [r2, #12]
 8002484:	f402 42fe 	and.w	r2, r2, #32512	; 0x7f00
 8002488:	0a12      	lsrs	r2, r2, #8
 800248a:	fb02 f303 	mul.w	r3, r2, r3
 800248e:	613b      	str	r3, [r7, #16]
      break;
 8002490:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002492:	4b0a      	ldr	r3, [pc, #40]	; (80024bc <HAL_RCC_GetSysClockFreq+0x150>)
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 800249a:	0e5b      	lsrs	r3, r3, #25
 800249c:	3301      	adds	r3, #1
 800249e:	005b      	lsls	r3, r3, #1
 80024a0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024aa:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 80024ac:	68fb      	ldr	r3, [r7, #12]
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	371c      	adds	r7, #28
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	40021000 	.word	0x40021000
 80024c0:	0800935c 	.word	0x0800935c
 80024c4:	00f42400 	.word	0x00f42400
 80024c8:	007a1200 	.word	0x007a1200

080024cc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024d0:	4b03      	ldr	r3, [pc, #12]	; (80024e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80024d2:	681b      	ldr	r3, [r3, #0]
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	20000010 	.word	0x20000010

080024e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80024e8:	f7ff fff0 	bl	80024cc <HAL_RCC_GetHCLKFreq>
 80024ec:	4601      	mov	r1, r0
 80024ee:	4b05      	ldr	r3, [pc, #20]	; (8002504 <HAL_RCC_GetPCLK1Freq+0x20>)
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80024f6:	0a1b      	lsrs	r3, r3, #8
 80024f8:	4a03      	ldr	r2, [pc, #12]	; (8002508 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024fa:	5cd3      	ldrb	r3, [r2, r3]
 80024fc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002500:	4618      	mov	r0, r3
 8002502:	bd80      	pop	{r7, pc}
 8002504:	40021000 	.word	0x40021000
 8002508:	08009354 	.word	0x08009354

0800250c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002510:	f7ff ffdc 	bl	80024cc <HAL_RCC_GetHCLKFreq>
 8002514:	4601      	mov	r1, r0
 8002516:	4b05      	ldr	r3, [pc, #20]	; (800252c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800251e:	0adb      	lsrs	r3, r3, #11
 8002520:	4a03      	ldr	r2, [pc, #12]	; (8002530 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002522:	5cd3      	ldrb	r3, [r2, r3]
 8002524:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002528:	4618      	mov	r0, r3
 800252a:	bd80      	pop	{r7, pc}
 800252c:	40021000 	.word	0x40021000
 8002530:	08009354 	.word	0x08009354

08002534 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b086      	sub	sp, #24
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0;
 800253c:	2300      	movs	r3, #0
 800253e:	617b      	str	r3, [r7, #20]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002540:	2300      	movs	r3, #0
 8002542:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002544:	4b2a      	ldr	r3, [pc, #168]	; (80025f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002546:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002548:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800254c:	2b00      	cmp	r3, #0
 800254e:	d003      	beq.n	8002558 <RCC_SetFlashLatencyFromMSIRange+0x24>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002550:	f7ff fa30 	bl	80019b4 <HAL_PWREx_GetVoltageRange>
 8002554:	6178      	str	r0, [r7, #20]
 8002556:	e014      	b.n	8002582 <RCC_SetFlashLatencyFromMSIRange+0x4e>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002558:	4a25      	ldr	r2, [pc, #148]	; (80025f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800255a:	4b25      	ldr	r3, [pc, #148]	; (80025f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800255c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800255e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002562:	6593      	str	r3, [r2, #88]	; 0x58
 8002564:	4b22      	ldr	r3, [pc, #136]	; (80025f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002566:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002568:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800256c:	60fb      	str	r3, [r7, #12]
 800256e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002570:	f7ff fa20 	bl	80019b4 <HAL_PWREx_GetVoltageRange>
 8002574:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002576:	4a1e      	ldr	r2, [pc, #120]	; (80025f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002578:	4b1d      	ldr	r3, [pc, #116]	; (80025f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800257a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800257c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002580:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002588:	d10b      	bne.n	80025a2 <RCC_SetFlashLatencyFromMSIRange+0x6e>
  {
    if(msirange > RCC_MSIRANGE_8)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2b80      	cmp	r3, #128	; 0x80
 800258e:	d919      	bls.n	80025c4 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2ba0      	cmp	r3, #160	; 0xa0
 8002594:	d902      	bls.n	800259c <RCC_SetFlashLatencyFromMSIRange+0x68>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002596:	2302      	movs	r3, #2
 8002598:	613b      	str	r3, [r7, #16]
 800259a:	e013      	b.n	80025c4 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800259c:	2301      	movs	r3, #1
 800259e:	613b      	str	r3, [r7, #16]
 80025a0:	e010      	b.n	80025c4 <RCC_SetFlashLatencyFromMSIRange+0x90>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2b80      	cmp	r3, #128	; 0x80
 80025a6:	d902      	bls.n	80025ae <RCC_SetFlashLatencyFromMSIRange+0x7a>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80025a8:	2303      	movs	r3, #3
 80025aa:	613b      	str	r3, [r7, #16]
 80025ac:	e00a      	b.n	80025c4 <RCC_SetFlashLatencyFromMSIRange+0x90>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2b80      	cmp	r3, #128	; 0x80
 80025b2:	d102      	bne.n	80025ba <RCC_SetFlashLatencyFromMSIRange+0x86>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80025b4:	2302      	movs	r3, #2
 80025b6:	613b      	str	r3, [r7, #16]
 80025b8:	e004      	b.n	80025c4 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2b70      	cmp	r3, #112	; 0x70
 80025be:	d101      	bne.n	80025c4 <RCC_SetFlashLatencyFromMSIRange+0x90>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80025c0:	2301      	movs	r3, #1
 80025c2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80025c4:	490b      	ldr	r1, [pc, #44]	; (80025f4 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80025c6:	4b0b      	ldr	r3, [pc, #44]	; (80025f4 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f023 0207 	bic.w	r2, r3, #7
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	4313      	orrs	r3, r2
 80025d2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != latency)
 80025d4:	4b07      	ldr	r3, [pc, #28]	; (80025f4 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 0207 	and.w	r2, r3, #7
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	429a      	cmp	r2, r3
 80025e0:	d001      	beq.n	80025e6 <RCC_SetFlashLatencyFromMSIRange+0xb2>
  {
    return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e000      	b.n	80025e8 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  }

  return HAL_OK;
 80025e6:	2300      	movs	r3, #0
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3718      	adds	r7, #24
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	40021000 	.word	0x40021000
 80025f4:	40022000 	.word	0x40022000

080025f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b086      	sub	sp, #24
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8002600:	2300      	movs	r3, #0
 8002602:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8002604:	2300      	movs	r3, #0
 8002606:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002608:	2300      	movs	r3, #0
 800260a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800260c:	2300      	movs	r3, #0
 800260e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002618:	2b00      	cmp	r3, #0
 800261a:	d03f      	beq.n	800269c <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002620:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002624:	d01c      	beq.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8002626:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800262a:	d802      	bhi.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x3a>
 800262c:	2b00      	cmp	r3, #0
 800262e:	d00e      	beq.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002630:	e01f      	b.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002632:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002636:	d003      	beq.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x48>
 8002638:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800263c:	d01c      	beq.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x80>
 800263e:	e018      	b.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002640:	4a82      	ldr	r2, [pc, #520]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002642:	4b82      	ldr	r3, [pc, #520]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800264a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800264c:	e015      	b.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x82>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	3304      	adds	r3, #4
 8002652:	2100      	movs	r1, #0
 8002654:	4618      	mov	r0, r3
 8002656:	f000 fab3 	bl	8002bc0 <RCCEx_PLLSAI1_Config>
 800265a:	4603      	mov	r3, r0
 800265c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800265e:	e00c      	b.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x82>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	3320      	adds	r3, #32
 8002664:	2100      	movs	r1, #0
 8002666:	4618      	mov	r0, r3
 8002668:	f000 fb9c 	bl	8002da4 <RCCEx_PLLSAI2_Config>
 800266c:	4603      	mov	r3, r0
 800266e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002670:	e003      	b.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x82>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	74fb      	strb	r3, [r7, #19]
      break;
 8002676:	e000      	b.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x82>
    case RCC_SAI1CLKSOURCE_PIN:      /* External clock is used as source of SAI1 clock*/
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002678:	bf00      	nop
    default:
      ret = HAL_ERROR;
      break;
    }

    if(ret == HAL_OK)
 800267a:	7cfb      	ldrb	r3, [r7, #19]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d10b      	bne.n	8002698 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002680:	4972      	ldr	r1, [pc, #456]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002682:	4b72      	ldr	r3, [pc, #456]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002684:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002688:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002690:	4313      	orrs	r3, r2
 8002692:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002696:	e001      	b.n	800269c <HAL_RCCEx_PeriphCLKConfig+0xa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002698:	7cfb      	ldrb	r3, [r7, #19]
 800269a:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d03f      	beq.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80026ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026b0:	d01c      	beq.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80026b2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026b6:	d802      	bhi.n	80026be <HAL_RCCEx_PeriphCLKConfig+0xc6>
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d00e      	beq.n	80026da <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80026bc:	e01f      	b.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x106>
 80026be:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80026c2:	d003      	beq.n	80026cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80026c4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80026c8:	d01c      	beq.n	8002704 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80026ca:	e018      	b.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80026cc:	4a5f      	ldr	r2, [pc, #380]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80026ce:	4b5f      	ldr	r3, [pc, #380]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80026d0:	68db      	ldr	r3, [r3, #12]
 80026d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026d6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026d8:	e015      	b.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	3304      	adds	r3, #4
 80026de:	2100      	movs	r1, #0
 80026e0:	4618      	mov	r0, r3
 80026e2:	f000 fa6d 	bl	8002bc0 <RCCEx_PLLSAI1_Config>
 80026e6:	4603      	mov	r3, r0
 80026e8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026ea:	e00c      	b.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	3320      	adds	r3, #32
 80026f0:	2100      	movs	r1, #0
 80026f2:	4618      	mov	r0, r3
 80026f4:	f000 fb56 	bl	8002da4 <RCCEx_PLLSAI2_Config>
 80026f8:	4603      	mov	r3, r0
 80026fa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026fc:	e003      	b.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	74fb      	strb	r3, [r7, #19]
      break;
 8002702:	e000      	b.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    case RCC_SAI2CLKSOURCE_PIN:      /* External clock is used as source of SAI2 clock*/
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002704:	bf00      	nop
    default:
      ret = HAL_ERROR;
      break;
    }

    if(ret == HAL_OK)
 8002706:	7cfb      	ldrb	r3, [r7, #19]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d10b      	bne.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800270c:	494f      	ldr	r1, [pc, #316]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800270e:	4b4f      	ldr	r3, [pc, #316]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002710:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002714:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800271c:	4313      	orrs	r3, r2
 800271e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002722:	e001      	b.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002724:	7cfb      	ldrb	r3, [r7, #19]
 8002726:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002730:	2b00      	cmp	r3, #0
 8002732:	f000 809a 	beq.w	800286a <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002736:	2300      	movs	r3, #0
 8002738:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800273a:	4b44      	ldr	r3, [pc, #272]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800273c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800273e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d10d      	bne.n	8002762 <HAL_RCCEx_PeriphCLKConfig+0x16a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002746:	4a41      	ldr	r2, [pc, #260]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002748:	4b40      	ldr	r3, [pc, #256]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800274a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800274c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002750:	6593      	str	r3, [r2, #88]	; 0x58
 8002752:	4b3e      	ldr	r3, [pc, #248]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002754:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002756:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800275a:	60bb      	str	r3, [r7, #8]
 800275c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800275e:	2301      	movs	r3, #1
 8002760:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002762:	4a3b      	ldr	r2, [pc, #236]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002764:	4b3a      	ldr	r3, [pc, #232]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800276c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800276e:	f7fe fc53 	bl	8001018 <HAL_GetTick>
 8002772:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 8002774:	e009      	b.n	800278a <HAL_RCCEx_PeriphCLKConfig+0x192>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002776:	f7fe fc4f 	bl	8001018 <HAL_GetTick>
 800277a:	4602      	mov	r2, r0
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b02      	cmp	r3, #2
 8002782:	d902      	bls.n	800278a <HAL_RCCEx_PeriphCLKConfig+0x192>
      {
        ret = HAL_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	74fb      	strb	r3, [r7, #19]
        break;
 8002788:	e005      	b.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0x19e>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 800278a:	4b31      	ldr	r3, [pc, #196]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002792:	2b00      	cmp	r3, #0
 8002794:	d0ef      	beq.n	8002776 <HAL_RCCEx_PeriphCLKConfig+0x17e>
        ret = HAL_TIMEOUT;
        break;
      }
    }

    if(ret == HAL_OK)
 8002796:	7cfb      	ldrb	r3, [r7, #19]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d15b      	bne.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800279c:	4b2b      	ldr	r3, [pc, #172]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800279e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027a6:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d01f      	beq.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d019      	beq.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80027ba:	4b24      	ldr	r3, [pc, #144]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80027bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027c4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80027c6:	4a21      	ldr	r2, [pc, #132]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80027c8:	4b20      	ldr	r3, [pc, #128]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80027ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80027d6:	4a1d      	ldr	r2, [pc, #116]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80027d8:	4b1c      	ldr	r3, [pc, #112]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80027da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80027e6:	4a19      	ldr	r2, [pc, #100]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	f003 0301 	and.w	r3, r3, #1
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d016      	beq.n	8002826 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027f8:	f7fe fc0e 	bl	8001018 <HAL_GetTick>
 80027fc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80027fe:	e00b      	b.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x220>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002800:	f7fe fc0a 	bl	8001018 <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	f241 3288 	movw	r2, #5000	; 0x1388
 800280e:	4293      	cmp	r3, r2
 8002810:	d902      	bls.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x220>
          {
            ret = HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	74fb      	strb	r3, [r7, #19]
            break;
 8002816:	e006      	b.n	8002826 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8002818:	4b0c      	ldr	r3, [pc, #48]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800281a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800281e:	f003 0302 	and.w	r3, r3, #2
 8002822:	2b00      	cmp	r3, #0
 8002824:	d0ec      	beq.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x208>
            break;
          }
        }
      }

      if(ret == HAL_OK)
 8002826:	7cfb      	ldrb	r3, [r7, #19]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d10c      	bne.n	8002846 <HAL_RCCEx_PeriphCLKConfig+0x24e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800282c:	4907      	ldr	r1, [pc, #28]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800282e:	4b07      	ldr	r3, [pc, #28]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002830:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002834:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800283e:	4313      	orrs	r3, r2
 8002840:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002844:	e008      	b.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x260>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002846:	7cfb      	ldrb	r3, [r7, #19]
 8002848:	74bb      	strb	r3, [r7, #18]
 800284a:	e005      	b.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x260>
 800284c:	40021000 	.word	0x40021000
 8002850:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002854:	7cfb      	ldrb	r3, [r7, #19]
 8002856:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002858:	7c7b      	ldrb	r3, [r7, #17]
 800285a:	2b01      	cmp	r3, #1
 800285c:	d105      	bne.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x272>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800285e:	4a9e      	ldr	r2, [pc, #632]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002860:	4b9d      	ldr	r3, [pc, #628]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002862:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002864:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002868:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0301 	and.w	r3, r3, #1
 8002872:	2b00      	cmp	r3, #0
 8002874:	d00a      	beq.n	800288c <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002876:	4998      	ldr	r1, [pc, #608]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002878:	4b97      	ldr	r3, [pc, #604]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800287a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800287e:	f023 0203 	bic.w	r2, r3, #3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002886:	4313      	orrs	r3, r2
 8002888:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0302 	and.w	r3, r3, #2
 8002894:	2b00      	cmp	r3, #0
 8002896:	d00a      	beq.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002898:	498f      	ldr	r1, [pc, #572]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800289a:	4b8f      	ldr	r3, [pc, #572]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800289c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028a0:	f023 020c 	bic.w	r2, r3, #12
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028a8:	4313      	orrs	r3, r2
 80028aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 0304 	and.w	r3, r3, #4
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d00a      	beq.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80028ba:	4987      	ldr	r1, [pc, #540]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80028bc:	4b86      	ldr	r3, [pc, #536]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80028be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028c2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ca:	4313      	orrs	r3, r2
 80028cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 0308 	and.w	r3, r3, #8
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d00a      	beq.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80028dc:	497e      	ldr	r1, [pc, #504]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80028de:	4b7e      	ldr	r3, [pc, #504]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80028e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028e4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ec:	4313      	orrs	r3, r2
 80028ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0310 	and.w	r3, r3, #16
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d00a      	beq.n	8002914 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80028fe:	4976      	ldr	r1, [pc, #472]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002900:	4b75      	ldr	r3, [pc, #468]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002902:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002906:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800290e:	4313      	orrs	r3, r2
 8002910:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f003 0320 	and.w	r3, r3, #32
 800291c:	2b00      	cmp	r3, #0
 800291e:	d00a      	beq.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002920:	496d      	ldr	r1, [pc, #436]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002922:	4b6d      	ldr	r3, [pc, #436]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002924:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002928:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002930:	4313      	orrs	r3, r2
 8002932:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00a      	beq.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002942:	4965      	ldr	r1, [pc, #404]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002944:	4b64      	ldr	r3, [pc, #400]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002946:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800294a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002952:	4313      	orrs	r3, r2
 8002954:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002960:	2b00      	cmp	r3, #0
 8002962:	d00a      	beq.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002964:	495c      	ldr	r1, [pc, #368]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002966:	4b5c      	ldr	r3, [pc, #368]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002968:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800296c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002974:	4313      	orrs	r3, r2
 8002976:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00a      	beq.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002986:	4954      	ldr	r1, [pc, #336]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002988:	4b53      	ldr	r3, [pc, #332]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800298a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800298e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002996:	4313      	orrs	r3, r2
 8002998:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d00a      	beq.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80029a8:	494b      	ldr	r1, [pc, #300]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80029aa:	4b4b      	ldr	r3, [pc, #300]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80029ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029b0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029b8:	4313      	orrs	r3, r2
 80029ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d00a      	beq.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80029ca:	4943      	ldr	r1, [pc, #268]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80029cc:	4b42      	ldr	r3, [pc, #264]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80029ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029d2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029da:	4313      	orrs	r3, r2
 80029dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d028      	beq.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80029ec:	493a      	ldr	r1, [pc, #232]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80029ee:	4b3a      	ldr	r3, [pc, #232]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80029f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029f4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029fc:	4313      	orrs	r3, r2
 80029fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a0a:	d106      	bne.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x422>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a0c:	4a32      	ldr	r2, [pc, #200]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002a0e:	4b32      	ldr	r3, [pc, #200]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a16:	60d3      	str	r3, [r2, #12]
 8002a18:	e011      	b.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x446>
    }
    else
    {
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a1e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a22:	d10c      	bne.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x446>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	3304      	adds	r3, #4
 8002a28:	2101      	movs	r1, #1
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f000 f8c8 	bl	8002bc0 <RCCEx_PLLSAI1_Config>
 8002a30:	4603      	mov	r3, r0
 8002a32:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002a34:	7cfb      	ldrb	r3, [r7, #19]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x446>
        {
          /* set overall return value */
          status = ret;
 8002a3a:	7cfb      	ldrb	r3, [r7, #19]
 8002a3c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d028      	beq.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002a4a:	4923      	ldr	r1, [pc, #140]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002a4c:	4b22      	ldr	r3, [pc, #136]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a52:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a64:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a68:	d106      	bne.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x480>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a6a:	4a1b      	ldr	r2, [pc, #108]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002a6c:	4b1a      	ldr	r3, [pc, #104]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002a6e:	68db      	ldr	r3, [r3, #12]
 8002a70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a74:	60d3      	str	r3, [r2, #12]
 8002a76:	e011      	b.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a7c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a80:	d10c      	bne.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	3304      	adds	r3, #4
 8002a86:	2101      	movs	r1, #1
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f000 f899 	bl	8002bc0 <RCCEx_PLLSAI1_Config>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a92:	7cfb      	ldrb	r3, [r7, #19]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* set overall return value */
        status = ret;
 8002a98:	7cfb      	ldrb	r3, [r7, #19]
 8002a9a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d02b      	beq.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002aa8:	490b      	ldr	r1, [pc, #44]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002aaa:	4b0b      	ldr	r3, [pc, #44]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ab0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ac2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ac6:	d109      	bne.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ac8:	4a03      	ldr	r2, [pc, #12]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002aca:	4b03      	ldr	r3, [pc, #12]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ad2:	60d3      	str	r3, [r2, #12]
 8002ad4:	e014      	b.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8002ad6:	bf00      	nop
 8002ad8:	40021000 	.word	0x40021000
    }
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ae0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002ae4:	d10c      	bne.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	3304      	adds	r3, #4
 8002aea:	2101      	movs	r1, #1
 8002aec:	4618      	mov	r0, r3
 8002aee:	f000 f867 	bl	8002bc0 <RCCEx_PLLSAI1_Config>
 8002af2:	4603      	mov	r3, r0
 8002af4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002af6:	7cfb      	ldrb	r3, [r7, #19]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d001      	beq.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x508>
      {
        /* set overall return value */
        status = ret;
 8002afc:	7cfb      	ldrb	r3, [r7, #19]
 8002afe:	74bb      	strb	r3, [r7, #18]
      }
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d02f      	beq.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x574>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b0c:	492b      	ldr	r1, [pc, #172]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002b0e:	4b2b      	ldr	r3, [pc, #172]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002b10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b14:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b26:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b2a:	d10d      	bne.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x550>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	3304      	adds	r3, #4
 8002b30:	2102      	movs	r1, #2
 8002b32:	4618      	mov	r0, r3
 8002b34:	f000 f844 	bl	8002bc0 <RCCEx_PLLSAI1_Config>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b3c:	7cfb      	ldrb	r3, [r7, #19]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d014      	beq.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 8002b42:	7cfb      	ldrb	r3, [r7, #19]
 8002b44:	74bb      	strb	r3, [r7, #18]
 8002b46:	e011      	b.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x574>
      }
    }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b4c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b50:	d10c      	bne.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x574>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	3320      	adds	r3, #32
 8002b56:	2102      	movs	r1, #2
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f000 f923 	bl	8002da4 <RCCEx_PLLSAI2_Config>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b62:	7cfb      	ldrb	r3, [r7, #19]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 8002b68:	7cfb      	ldrb	r3, [r7, #19]
 8002b6a:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d00a      	beq.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x596>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002b78:	4910      	ldr	r1, [pc, #64]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002b7a:	4b10      	ldr	r3, [pc, #64]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b80:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d00b      	beq.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002b9a:	4908      	ldr	r1, [pc, #32]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002b9c:	4b07      	ldr	r3, [pc, #28]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ba2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002bac:	4313      	orrs	r3, r2
 8002bae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002bb2:	7cbb      	ldrb	r3, [r7, #18]
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3718      	adds	r7, #24
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	40021000 	.word	0x40021000

08002bc0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002bd2:	4b73      	ldr	r3, [pc, #460]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002bd4:	68db      	ldr	r3, [r3, #12]
 8002bd6:	f003 0303 	and.w	r3, r3, #3
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d018      	beq.n	8002c10 <RCCEx_PLLSAI1_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002bde:	4b70      	ldr	r3, [pc, #448]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	f003 0203 	and.w	r2, r3, #3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d10d      	bne.n	8002c0a <RCCEx_PLLSAI1_Config+0x4a>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
       ||
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d009      	beq.n	8002c0a <RCCEx_PLLSAI1_Config+0x4a>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002bf6:	4b6a      	ldr	r3, [pc, #424]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002bf8:	68db      	ldr	r3, [r3, #12]
 8002bfa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002bfe:	091b      	lsrs	r3, r3, #4
 8002c00:	1c5a      	adds	r2, r3, #1
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	685b      	ldr	r3, [r3, #4]
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d044      	beq.n	8002c94 <RCCEx_PLLSAI1_Config+0xd4>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	73fb      	strb	r3, [r7, #15]
 8002c0e:	e041      	b.n	8002c94 <RCCEx_PLLSAI1_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d00c      	beq.n	8002c32 <RCCEx_PLLSAI1_Config+0x72>
 8002c18:	2b03      	cmp	r3, #3
 8002c1a:	d013      	beq.n	8002c44 <RCCEx_PLLSAI1_Config+0x84>
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d120      	bne.n	8002c62 <RCCEx_PLLSAI1_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002c20:	4b5f      	ldr	r3, [pc, #380]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0302 	and.w	r3, r3, #2
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d11d      	bne.n	8002c68 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c30:	e01a      	b.n	8002c68 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c32:	4b5b      	ldr	r3, [pc, #364]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d116      	bne.n	8002c6c <RCCEx_PLLSAI1_Config+0xac>
      {
        status = HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c42:	e013      	b.n	8002c6c <RCCEx_PLLSAI1_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c44:	4b56      	ldr	r3, [pc, #344]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d10f      	bne.n	8002c70 <RCCEx_PLLSAI1_Config+0xb0>
 8002c50:	4b53      	ldr	r3, [pc, #332]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d109      	bne.n	8002c70 <RCCEx_PLLSAI1_Config+0xb0>
      {
        status = HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c60:	e006      	b.n	8002c70 <RCCEx_PLLSAI1_Config+0xb0>
    default:
      status = HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	73fb      	strb	r3, [r7, #15]
      break;
 8002c66:	e004      	b.n	8002c72 <RCCEx_PLLSAI1_Config+0xb2>
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
      {
        status = HAL_ERROR;
      }
      break;
 8002c68:	bf00      	nop
 8002c6a:	e002      	b.n	8002c72 <RCCEx_PLLSAI1_Config+0xb2>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
      {
        status = HAL_ERROR;
      }
      break;
 8002c6c:	bf00      	nop
 8002c6e:	e000      	b.n	8002c72 <RCCEx_PLLSAI1_Config+0xb2>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
      {
        status = HAL_ERROR;
      }
      break;
 8002c70:	bf00      	nop
    default:
      status = HAL_ERROR;
      break;
    }

    if(status == HAL_OK)
 8002c72:	7bfb      	ldrb	r3, [r7, #15]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d10d      	bne.n	8002c94 <RCCEx_PLLSAI1_Config+0xd4>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002c78:	4849      	ldr	r0, [pc, #292]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c7a:	4b49      	ldr	r3, [pc, #292]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6819      	ldr	r1, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	3b01      	subs	r3, #1
 8002c8c:	011b      	lsls	r3, r3, #4
 8002c8e:	430b      	orrs	r3, r1
 8002c90:	4313      	orrs	r3, r2
 8002c92:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002c94:	7bfb      	ldrb	r3, [r7, #15]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d17d      	bne.n	8002d96 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002c9a:	4a41      	ldr	r2, [pc, #260]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c9c:	4b40      	ldr	r3, [pc, #256]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002ca4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ca6:	f7fe f9b7 	bl	8001018 <HAL_GetTick>
 8002caa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8002cac:	e009      	b.n	8002cc2 <RCCEx_PLLSAI1_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002cae:	f7fe f9b3 	bl	8001018 <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d902      	bls.n	8002cc2 <RCCEx_PLLSAI1_Config+0x102>
      {
        status = HAL_TIMEOUT;
 8002cbc:	2303      	movs	r3, #3
 8002cbe:	73fb      	strb	r3, [r7, #15]
        break;
 8002cc0:	e005      	b.n	8002cce <RCCEx_PLLSAI1_Config+0x10e>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8002cc2:	4b37      	ldr	r3, [pc, #220]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d1ef      	bne.n	8002cae <RCCEx_PLLSAI1_Config+0xee>
        status = HAL_TIMEOUT;
        break;
      }
    }

    if(status == HAL_OK)
 8002cce:	7bfb      	ldrb	r3, [r7, #15]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d160      	bne.n	8002d96 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d111      	bne.n	8002cfe <RCCEx_PLLSAI1_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002cda:	4831      	ldr	r0, [pc, #196]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002cdc:	4b30      	ldr	r3, [pc, #192]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002cde:	691b      	ldr	r3, [r3, #16]
 8002ce0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002ce4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	6892      	ldr	r2, [r2, #8]
 8002cec:	0211      	lsls	r1, r2, #8
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	68d2      	ldr	r2, [r2, #12]
 8002cf2:	0912      	lsrs	r2, r2, #4
 8002cf4:	0452      	lsls	r2, r2, #17
 8002cf6:	430a      	orrs	r2, r1
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	6103      	str	r3, [r0, #16]
 8002cfc:	e027      	b.n	8002d4e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d112      	bne.n	8002d2a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d04:	4826      	ldr	r0, [pc, #152]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d06:	4b26      	ldr	r3, [pc, #152]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d08:	691b      	ldr	r3, [r3, #16]
 8002d0a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002d0e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	6892      	ldr	r2, [r2, #8]
 8002d16:	0211      	lsls	r1, r2, #8
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	6912      	ldr	r2, [r2, #16]
 8002d1c:	0852      	lsrs	r2, r2, #1
 8002d1e:	3a01      	subs	r2, #1
 8002d20:	0552      	lsls	r2, r2, #21
 8002d22:	430a      	orrs	r2, r1
 8002d24:	4313      	orrs	r3, r2
 8002d26:	6103      	str	r3, [r0, #16]
 8002d28:	e011      	b.n	8002d4e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d2a:	481d      	ldr	r0, [pc, #116]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d2c:	4b1c      	ldr	r3, [pc, #112]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d2e:	691b      	ldr	r3, [r3, #16]
 8002d30:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002d34:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002d38:	687a      	ldr	r2, [r7, #4]
 8002d3a:	6892      	ldr	r2, [r2, #8]
 8002d3c:	0211      	lsls	r1, r2, #8
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	6952      	ldr	r2, [r2, #20]
 8002d42:	0852      	lsrs	r2, r2, #1
 8002d44:	3a01      	subs	r2, #1
 8002d46:	0652      	lsls	r2, r2, #25
 8002d48:	430a      	orrs	r2, r1
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002d4e:	4a14      	ldr	r2, [pc, #80]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d50:	4b13      	ldr	r3, [pc, #76]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002d58:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d5a:	f7fe f95d 	bl	8001018 <HAL_GetTick>
 8002d5e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8002d60:	e009      	b.n	8002d76 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002d62:	f7fe f959 	bl	8001018 <HAL_GetTick>
 8002d66:	4602      	mov	r2, r0
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d902      	bls.n	8002d76 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002d70:	2303      	movs	r3, #3
 8002d72:	73fb      	strb	r3, [r7, #15]
          break;
 8002d74:	e005      	b.n	8002d82 <RCCEx_PLLSAI1_Config+0x1c2>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8002d76:	4b0a      	ldr	r3, [pc, #40]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d0ef      	beq.n	8002d62 <RCCEx_PLLSAI1_Config+0x1a2>
          status = HAL_TIMEOUT;
          break;
        }
      }

      if(status == HAL_OK)
 8002d82:	7bfb      	ldrb	r3, [r7, #15]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d106      	bne.n	8002d96 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002d88:	4905      	ldr	r1, [pc, #20]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d8a:	4b05      	ldr	r3, [pc, #20]	; (8002da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d8c:	691a      	ldr	r2, [r3, #16]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	699b      	ldr	r3, [r3, #24]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3710      	adds	r7, #16
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	40021000 	.word	0x40021000

08002da4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b084      	sub	sp, #16
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002dae:	2300      	movs	r3, #0
 8002db0:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002db2:	2300      	movs	r3, #0
 8002db4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002db6:	4b68      	ldr	r3, [pc, #416]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	f003 0303 	and.w	r3, r3, #3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d018      	beq.n	8002df4 <RCCEx_PLLSAI2_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002dc2:	4b65      	ldr	r3, [pc, #404]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	f003 0203 	and.w	r2, r3, #3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d10d      	bne.n	8002dee <RCCEx_PLLSAI2_Config+0x4a>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
       ||
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d009      	beq.n	8002dee <RCCEx_PLLSAI2_Config+0x4a>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002dda:	4b5f      	ldr	r3, [pc, #380]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002de2:	091b      	lsrs	r3, r3, #4
 8002de4:	1c5a      	adds	r2, r3, #1
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d044      	beq.n	8002e78 <RCCEx_PLLSAI2_Config+0xd4>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	73fb      	strb	r3, [r7, #15]
 8002df2:	e041      	b.n	8002e78 <RCCEx_PLLSAI2_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d00c      	beq.n	8002e16 <RCCEx_PLLSAI2_Config+0x72>
 8002dfc:	2b03      	cmp	r3, #3
 8002dfe:	d013      	beq.n	8002e28 <RCCEx_PLLSAI2_Config+0x84>
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d120      	bne.n	8002e46 <RCCEx_PLLSAI2_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002e04:	4b54      	ldr	r3, [pc, #336]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 0302 	and.w	r3, r3, #2
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d11d      	bne.n	8002e4c <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e14:	e01a      	b.n	8002e4c <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002e16:	4b50      	ldr	r3, [pc, #320]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d116      	bne.n	8002e50 <RCCEx_PLLSAI2_Config+0xac>
      {
        status = HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e26:	e013      	b.n	8002e50 <RCCEx_PLLSAI2_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002e28:	4b4b      	ldr	r3, [pc, #300]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d10f      	bne.n	8002e54 <RCCEx_PLLSAI2_Config+0xb0>
 8002e34:	4b48      	ldr	r3, [pc, #288]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d109      	bne.n	8002e54 <RCCEx_PLLSAI2_Config+0xb0>
      {
        status = HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e44:	e006      	b.n	8002e54 <RCCEx_PLLSAI2_Config+0xb0>
    default:
      status = HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	73fb      	strb	r3, [r7, #15]
      break;
 8002e4a:	e004      	b.n	8002e56 <RCCEx_PLLSAI2_Config+0xb2>
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
      {
        status = HAL_ERROR;
      }
      break;
 8002e4c:	bf00      	nop
 8002e4e:	e002      	b.n	8002e56 <RCCEx_PLLSAI2_Config+0xb2>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
      {
        status = HAL_ERROR;
      }
      break;
 8002e50:	bf00      	nop
 8002e52:	e000      	b.n	8002e56 <RCCEx_PLLSAI2_Config+0xb2>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
      {
        status = HAL_ERROR;
      }
      break;
 8002e54:	bf00      	nop
    default:
      status = HAL_ERROR;
      break;
    }

    if(status == HAL_OK)
 8002e56:	7bfb      	ldrb	r3, [r7, #15]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d10d      	bne.n	8002e78 <RCCEx_PLLSAI2_Config+0xd4>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002e5c:	483e      	ldr	r0, [pc, #248]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002e5e:	4b3e      	ldr	r3, [pc, #248]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6819      	ldr	r1, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	011b      	lsls	r3, r3, #4
 8002e72:	430b      	orrs	r3, r1
 8002e74:	4313      	orrs	r3, r2
 8002e76:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002e78:	7bfb      	ldrb	r3, [r7, #15]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d167      	bne.n	8002f4e <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002e7e:	4a36      	ldr	r2, [pc, #216]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002e80:	4b35      	ldr	r3, [pc, #212]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e8a:	f7fe f8c5 	bl	8001018 <HAL_GetTick>
 8002e8e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8002e90:	e009      	b.n	8002ea6 <RCCEx_PLLSAI2_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002e92:	f7fe f8c1 	bl	8001018 <HAL_GetTick>
 8002e96:	4602      	mov	r2, r0
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	1ad3      	subs	r3, r2, r3
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d902      	bls.n	8002ea6 <RCCEx_PLLSAI2_Config+0x102>
      {
        status = HAL_TIMEOUT;
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	73fb      	strb	r3, [r7, #15]
        break;
 8002ea4:	e005      	b.n	8002eb2 <RCCEx_PLLSAI2_Config+0x10e>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8002ea6:	4b2c      	ldr	r3, [pc, #176]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d1ef      	bne.n	8002e92 <RCCEx_PLLSAI2_Config+0xee>
        status = HAL_TIMEOUT;
        break;
      }
    }

    if(status == HAL_OK)
 8002eb2:	7bfb      	ldrb	r3, [r7, #15]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d14a      	bne.n	8002f4e <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d111      	bne.n	8002ee2 <RCCEx_PLLSAI2_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002ebe:	4826      	ldr	r0, [pc, #152]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002ec0:	4b25      	ldr	r3, [pc, #148]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002ec2:	695b      	ldr	r3, [r3, #20]
 8002ec4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002ec8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	6892      	ldr	r2, [r2, #8]
 8002ed0:	0211      	lsls	r1, r2, #8
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	68d2      	ldr	r2, [r2, #12]
 8002ed6:	0912      	lsrs	r2, r2, #4
 8002ed8:	0452      	lsls	r2, r2, #17
 8002eda:	430a      	orrs	r2, r1
 8002edc:	4313      	orrs	r3, r2
 8002ede:	6143      	str	r3, [r0, #20]
 8002ee0:	e011      	b.n	8002f06 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002ee2:	481d      	ldr	r0, [pc, #116]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002ee4:	4b1c      	ldr	r3, [pc, #112]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002ee6:	695b      	ldr	r3, [r3, #20]
 8002ee8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002eec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	6892      	ldr	r2, [r2, #8]
 8002ef4:	0211      	lsls	r1, r2, #8
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	6912      	ldr	r2, [r2, #16]
 8002efa:	0852      	lsrs	r2, r2, #1
 8002efc:	3a01      	subs	r2, #1
 8002efe:	0652      	lsls	r2, r2, #25
 8002f00:	430a      	orrs	r2, r1
 8002f02:	4313      	orrs	r3, r2
 8002f04:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002f06:	4a14      	ldr	r2, [pc, #80]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002f08:	4b13      	ldr	r3, [pc, #76]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f10:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f12:	f7fe f881 	bl	8001018 <HAL_GetTick>
 8002f16:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8002f18:	e009      	b.n	8002f2e <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002f1a:	f7fe f87d 	bl	8001018 <HAL_GetTick>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	2b02      	cmp	r3, #2
 8002f26:	d902      	bls.n	8002f2e <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8002f28:	2303      	movs	r3, #3
 8002f2a:	73fb      	strb	r3, [r7, #15]
          break;
 8002f2c:	e005      	b.n	8002f3a <RCCEx_PLLSAI2_Config+0x196>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8002f2e:	4b0a      	ldr	r3, [pc, #40]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d0ef      	beq.n	8002f1a <RCCEx_PLLSAI2_Config+0x176>
          status = HAL_TIMEOUT;
          break;
        }
      }

      if(status == HAL_OK)
 8002f3a:	7bfb      	ldrb	r3, [r7, #15]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d106      	bne.n	8002f4e <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002f40:	4905      	ldr	r1, [pc, #20]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002f42:	4b05      	ldr	r3, [pc, #20]	; (8002f58 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002f44:	695a      	ldr	r2, [r3, #20]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	695b      	ldr	r3, [r3, #20]
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002f4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	3710      	adds	r7, #16
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	40021000 	.word	0x40021000

08002f5c <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d101      	bne.n	8002f6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e01d      	b.n	8002faa <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d106      	bne.n	8002f88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f002 fb8e 	bl	80056a4 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2202      	movs	r2, #2
 8002f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	3304      	adds	r3, #4
 8002f98:	4619      	mov	r1, r3
 8002f9a:	4610      	mov	r0, r2
 8002f9c:	f000 f93a 	bl	8003214 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3708      	adds	r7, #8
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop

08002fb4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	691b      	ldr	r3, [r3, #16]
 8002fc2:	f003 0302 	and.w	r3, r3, #2
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d022      	beq.n	8003010 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	f003 0302 	and.w	r3, r3, #2
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d01b      	beq.n	8003010 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f06f 0202 	mvn.w	r2, #2
 8002fe0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	699b      	ldr	r3, [r3, #24]
 8002fee:	f003 0303 	and.w	r3, r3, #3
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d003      	beq.n	8002ffe <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 f8ee 	bl	80031d8 <HAL_TIM_IC_CaptureCallback>
 8002ffc:	e005      	b.n	800300a <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f000 f8e0 	bl	80031c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003004:	6878      	ldr	r0, [r7, #4]
 8003006:	f000 f8f1 	bl	80031ec <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	691b      	ldr	r3, [r3, #16]
 8003016:	f003 0304 	and.w	r3, r3, #4
 800301a:	2b00      	cmp	r3, #0
 800301c:	d022      	beq.n	8003064 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	f003 0304 	and.w	r3, r3, #4
 8003028:	2b00      	cmp	r3, #0
 800302a:	d01b      	beq.n	8003064 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f06f 0204 	mvn.w	r2, #4
 8003034:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2202      	movs	r2, #2
 800303a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	699b      	ldr	r3, [r3, #24]
 8003042:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003046:	2b00      	cmp	r3, #0
 8003048:	d003      	beq.n	8003052 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f000 f8c4 	bl	80031d8 <HAL_TIM_IC_CaptureCallback>
 8003050:	e005      	b.n	800305e <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f000 f8b6 	bl	80031c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003058:	6878      	ldr	r0, [r7, #4]
 800305a:	f000 f8c7 	bl	80031ec <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	691b      	ldr	r3, [r3, #16]
 800306a:	f003 0308 	and.w	r3, r3, #8
 800306e:	2b00      	cmp	r3, #0
 8003070:	d022      	beq.n	80030b8 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	f003 0308 	and.w	r3, r3, #8
 800307c:	2b00      	cmp	r3, #0
 800307e:	d01b      	beq.n	80030b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f06f 0208 	mvn.w	r2, #8
 8003088:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2204      	movs	r2, #4
 800308e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	69db      	ldr	r3, [r3, #28]
 8003096:	f003 0303 	and.w	r3, r3, #3
 800309a:	2b00      	cmp	r3, #0
 800309c:	d003      	beq.n	80030a6 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f000 f89a 	bl	80031d8 <HAL_TIM_IC_CaptureCallback>
 80030a4:	e005      	b.n	80030b2 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f000 f88c 	bl	80031c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f000 f89d 	bl	80031ec <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	691b      	ldr	r3, [r3, #16]
 80030be:	f003 0310 	and.w	r3, r3, #16
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d022      	beq.n	800310c <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	f003 0310 	and.w	r3, r3, #16
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d01b      	beq.n	800310c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f06f 0210 	mvn.w	r2, #16
 80030dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2208      	movs	r2, #8
 80030e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	69db      	ldr	r3, [r3, #28]
 80030ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d003      	beq.n	80030fa <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f000 f870 	bl	80031d8 <HAL_TIM_IC_CaptureCallback>
 80030f8:	e005      	b.n	8003106 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f000 f862 	bl	80031c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	f000 f873 	bl	80031ec <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	691b      	ldr	r3, [r3, #16]
 8003112:	f003 0301 	and.w	r3, r3, #1
 8003116:	2b00      	cmp	r3, #0
 8003118:	d00e      	beq.n	8003138 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	f003 0301 	and.w	r3, r3, #1
 8003124:	2b00      	cmp	r3, #0
 8003126:	d007      	beq.n	8003138 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f06f 0201 	mvn.w	r2, #1
 8003130:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f001 fd40 	bl	8004bb8 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	691b      	ldr	r3, [r3, #16]
 800313e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003142:	2b00      	cmp	r3, #0
 8003144:	d00e      	beq.n	8003164 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003150:	2b00      	cmp	r3, #0
 8003152:	d007      	beq.n	8003164 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800315c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f000 f900 	bl	8003364 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	691b      	ldr	r3, [r3, #16]
 800316a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800316e:	2b00      	cmp	r3, #0
 8003170:	d00e      	beq.n	8003190 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800317c:	2b00      	cmp	r3, #0
 800317e:	d007      	beq.n	8003190 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003188:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f000 f838 	bl	8003200 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	691b      	ldr	r3, [r3, #16]
 8003196:	f003 0320 	and.w	r3, r3, #32
 800319a:	2b00      	cmp	r3, #0
 800319c:	d00e      	beq.n	80031bc <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	f003 0320 	and.w	r3, r3, #32
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d007      	beq.n	80031bc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f06f 0220 	mvn.w	r2, #32
 80031b4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f000 f8ca 	bl	8003350 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80031bc:	bf00      	nop
 80031be:	3708      	adds	r7, #8
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}

080031c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031cc:	bf00      	nop
 80031ce:	370c      	adds	r7, #12
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr

080031d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031e0:	bf00      	nop
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr

080031ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80031f4:	bf00      	nop
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr

08003200 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003208:	bf00      	nop
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003214:	b480      	push	{r7}
 8003216:	b085      	sub	sp, #20
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
 800321c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 800321e:	2300      	movs	r3, #0
 8003220:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a41      	ldr	r2, [pc, #260]	; (8003330 <TIM_Base_SetConfig+0x11c>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d013      	beq.n	8003258 <TIM_Base_SetConfig+0x44>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003236:	d00f      	beq.n	8003258 <TIM_Base_SetConfig+0x44>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4a3e      	ldr	r2, [pc, #248]	; (8003334 <TIM_Base_SetConfig+0x120>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d00b      	beq.n	8003258 <TIM_Base_SetConfig+0x44>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	4a3d      	ldr	r2, [pc, #244]	; (8003338 <TIM_Base_SetConfig+0x124>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d007      	beq.n	8003258 <TIM_Base_SetConfig+0x44>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4a3c      	ldr	r2, [pc, #240]	; (800333c <TIM_Base_SetConfig+0x128>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d003      	beq.n	8003258 <TIM_Base_SetConfig+0x44>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	4a3b      	ldr	r2, [pc, #236]	; (8003340 <TIM_Base_SetConfig+0x12c>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d108      	bne.n	800326a <TIM_Base_SetConfig+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800325e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	68fa      	ldr	r2, [r7, #12]
 8003266:	4313      	orrs	r3, r2
 8003268:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	4a30      	ldr	r2, [pc, #192]	; (8003330 <TIM_Base_SetConfig+0x11c>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d01f      	beq.n	80032b2 <TIM_Base_SetConfig+0x9e>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003278:	d01b      	beq.n	80032b2 <TIM_Base_SetConfig+0x9e>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	4a2d      	ldr	r2, [pc, #180]	; (8003334 <TIM_Base_SetConfig+0x120>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d017      	beq.n	80032b2 <TIM_Base_SetConfig+0x9e>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a2c      	ldr	r2, [pc, #176]	; (8003338 <TIM_Base_SetConfig+0x124>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d013      	beq.n	80032b2 <TIM_Base_SetConfig+0x9e>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a2b      	ldr	r2, [pc, #172]	; (800333c <TIM_Base_SetConfig+0x128>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d00f      	beq.n	80032b2 <TIM_Base_SetConfig+0x9e>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a2a      	ldr	r2, [pc, #168]	; (8003340 <TIM_Base_SetConfig+0x12c>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d00b      	beq.n	80032b2 <TIM_Base_SetConfig+0x9e>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a29      	ldr	r2, [pc, #164]	; (8003344 <TIM_Base_SetConfig+0x130>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d007      	beq.n	80032b2 <TIM_Base_SetConfig+0x9e>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a28      	ldr	r2, [pc, #160]	; (8003348 <TIM_Base_SetConfig+0x134>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d003      	beq.n	80032b2 <TIM_Base_SetConfig+0x9e>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	4a27      	ldr	r2, [pc, #156]	; (800334c <TIM_Base_SetConfig+0x138>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d108      	bne.n	80032c4 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	68fa      	ldr	r2, [r7, #12]
 80032c0:	4313      	orrs	r3, r2
 80032c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032ca:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	695b      	ldr	r3, [r3, #20]
 80032d0:	68fa      	ldr	r2, [r7, #12]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	68fa      	ldr	r2, [r7, #12]
 80032da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	689a      	ldr	r2, [r3, #8]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	4a10      	ldr	r2, [pc, #64]	; (8003330 <TIM_Base_SetConfig+0x11c>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d00f      	beq.n	8003314 <TIM_Base_SetConfig+0x100>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	4a12      	ldr	r2, [pc, #72]	; (8003340 <TIM_Base_SetConfig+0x12c>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d00b      	beq.n	8003314 <TIM_Base_SetConfig+0x100>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	4a11      	ldr	r2, [pc, #68]	; (8003344 <TIM_Base_SetConfig+0x130>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d007      	beq.n	8003314 <TIM_Base_SetConfig+0x100>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	4a10      	ldr	r2, [pc, #64]	; (8003348 <TIM_Base_SetConfig+0x134>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d003      	beq.n	8003314 <TIM_Base_SetConfig+0x100>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	4a0f      	ldr	r2, [pc, #60]	; (800334c <TIM_Base_SetConfig+0x138>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d103      	bne.n	800331c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	691a      	ldr	r2, [r3, #16]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2201      	movs	r2, #1
 8003320:	615a      	str	r2, [r3, #20]
}
 8003322:	bf00      	nop
 8003324:	3714      	adds	r7, #20
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	40012c00 	.word	0x40012c00
 8003334:	40000400 	.word	0x40000400
 8003338:	40000800 	.word	0x40000800
 800333c:	40000c00 	.word	0x40000c00
 8003340:	40013400 	.word	0x40013400
 8003344:	40014000 	.word	0x40014000
 8003348:	40014400 	.word	0x40014400
 800334c:	40014800 	.word	0x40014800

08003350 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8003350:	b480      	push	{r7}
 8003352:	b083      	sub	sp, #12
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8003358:	bf00      	nop
 800335a:	370c      	adds	r7, #12
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr

08003364 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003364:	b480      	push	{r7}
 8003366:	b083      	sub	sp, #12
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800336c:	bf00      	nop
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr

08003378 <HAL_UART_Init>:
  *         parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d101      	bne.n	800338a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e043      	b.n	8003412 <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8003390:	b2db      	uxtb	r3, r3
 8003392:	2b00      	cmp	r3, #0
 8003394:	d106      	bne.n	80033a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f002 f9da 	bl	8005758 <HAL_UART_MspInit>
  }
  
  huart->gState = HAL_UART_STATE_BUSY;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2224      	movs	r2, #36	; 0x24
 80033a8:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
  
  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	687a      	ldr	r2, [r7, #4]
 80033b2:	6812      	ldr	r2, [r2, #0]
 80033b4:	6812      	ldr	r2, [r2, #0]
 80033b6:	f022 0201 	bic.w	r2, r2, #1
 80033ba:	601a      	str	r2, [r3, #0]
  
  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f000 fa05 	bl	80037cc <UART_SetConfig>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d101      	bne.n	80033cc <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e022      	b.n	8003412 <HAL_UART_Init+0x9a>
  }
  
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d002      	beq.n	80033da <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	f000 fd3b 	bl	8003e50 <UART_AdvFeatureConfig>
  }
  
  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	687a      	ldr	r2, [r7, #4]
 80033e0:	6812      	ldr	r2, [r2, #0]
 80033e2:	6852      	ldr	r2, [r2, #4]
 80033e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80033e8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	6812      	ldr	r2, [r2, #0]
 80033f2:	6892      	ldr	r2, [r2, #8]
 80033f4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80033f8:	609a      	str	r2, [r3, #8]
  
  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	687a      	ldr	r2, [r7, #4]
 8003400:	6812      	ldr	r2, [r2, #0]
 8003402:	6812      	ldr	r2, [r2, #0]
 8003404:	f042 0201 	orr.w	r2, r2, #1
 8003408:	601a      	str	r2, [r3, #0]
  
  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	f000 fdc2 	bl	8003f94 <UART_CheckIdleState>
 8003410:	4603      	mov	r3, r0
}
 8003412:	4618      	mov	r0, r3
 8003414:	3708      	adds	r7, #8
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop

0800341c <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b088      	sub	sp, #32
 8003420:	af02      	add	r7, sp, #8
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	603b      	str	r3, [r7, #0]
 8003428:	4613      	mov	r3, r2
 800342a:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 800342c:	2300      	movs	r3, #0
 800342e:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8003436:	b2db      	uxtb	r3, r3
 8003438:	2b20      	cmp	r3, #32
 800343a:	d177      	bne.n	800352c <HAL_UART_Transmit+0x110>
  {
    if((pData == NULL ) || (Size == 0U))
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d002      	beq.n	8003448 <HAL_UART_Transmit+0x2c>
 8003442:	88fb      	ldrh	r3, [r7, #6]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d101      	bne.n	800344c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e070      	b.n	800352e <HAL_UART_Transmit+0x112>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003452:	2b01      	cmp	r3, #1
 8003454:	d101      	bne.n	800345a <HAL_UART_Transmit+0x3e>
 8003456:	2302      	movs	r3, #2
 8003458:	e069      	b.n	800352e <HAL_UART_Transmit+0x112>
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2201      	movs	r2, #1
 800345e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2200      	movs	r2, #0
 8003466:	675a      	str	r2, [r3, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2221      	movs	r2, #33	; 0x21
 800346c:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    
    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003470:	f7fd fdd2 	bl	8001018 <HAL_GetTick>
 8003474:	6178      	str	r0, [r7, #20]
    
    huart->TxXferSize  = Size;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	88fa      	ldrh	r2, [r7, #6]
 800347a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	88fa      	ldrh	r2, [r7, #6]
 8003482:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    
    while(huart->TxXferCount > 0U)
 8003486:	e034      	b.n	80034f2 <HAL_UART_Transmit+0xd6>
    {
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	9300      	str	r3, [sp, #0]
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	2200      	movs	r2, #0
 8003490:	2180      	movs	r1, #128	; 0x80
 8003492:	68f8      	ldr	r0, [r7, #12]
 8003494:	f000 fdc8 	bl	8004028 <UART_WaitOnFlagUntilTimeout>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d001      	beq.n	80034a2 <HAL_UART_Transmit+0x86>
      {
        return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e045      	b.n	800352e <HAL_UART_Transmit+0x112>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034aa:	d111      	bne.n	80034d0 <HAL_UART_Transmit+0xb4>
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	691b      	ldr	r3, [r3, #16]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d10d      	bne.n	80034d0 <HAL_UART_Transmit+0xb4>
      {
        tmp = (uint16_t*) pData;
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	693a      	ldr	r2, [r7, #16]
 80034be:	8812      	ldrh	r2, [r2, #0]
 80034c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034c4:	b292      	uxth	r2, r2
 80034c6:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2U;
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	3302      	adds	r3, #2
 80034cc:	60bb      	str	r3, [r7, #8]
 80034ce:	e007      	b.n	80034e0 <HAL_UART_Transmit+0xc4>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	1c59      	adds	r1, r3, #1
 80034d8:	60b9      	str	r1, [r7, #8]
 80034da:	781b      	ldrb	r3, [r3, #0]
 80034dc:	b29b      	uxth	r3, r3
 80034de:	8513      	strh	r3, [r2, #40]	; 0x28
      }
      huart->TxXferCount--;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	3b01      	subs	r3, #1
 80034ea:	b29a      	uxth	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    tickstart = HAL_GetTick();
    
    huart->TxXferSize  = Size;
    huart->TxXferCount = Size;
    
    while(huart->TxXferCount > 0U)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d1c4      	bne.n	8003488 <HAL_UART_Transmit+0x6c>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
      }
      huart->TxXferCount--;
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	9300      	str	r3, [sp, #0]
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	2200      	movs	r2, #0
 8003506:	2140      	movs	r1, #64	; 0x40
 8003508:	68f8      	ldr	r0, [r7, #12]
 800350a:	f000 fd8d 	bl	8004028 <UART_WaitOnFlagUntilTimeout>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	d001      	beq.n	8003518 <HAL_UART_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 8003514:	2303      	movs	r3, #3
 8003516:	e00a      	b.n	800352e <HAL_UART_Transmit+0x112>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2220      	movs	r2, #32
 800351c:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2200      	movs	r2, #0
 8003524:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    
    return HAL_OK;
 8003528:	2300      	movs	r3, #0
 800352a:	e000      	b.n	800352e <HAL_UART_Transmit+0x112>
  }
  else
  {
    return HAL_BUSY;
 800352c:	2302      	movs	r3, #2
  }
}
 800352e:	4618      	mov	r0, r3
 8003530:	3718      	adds	r7, #24
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop

08003538 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b086      	sub	sp, #24
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	69db      	ldr	r3, [r3, #28]
 8003546:	617b      	str	r3, [r7, #20]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	613b      	str	r3, [r7, #16]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	60fb      	str	r3, [r7, #12]
  uint32_t errorflags;
  
  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	f003 030f 	and.w	r3, r3, #15
 800355e:	60bb      	str	r3, [r7, #8]
  if (errorflags == RESET)
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d113      	bne.n	800358e <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if(((isrflags & USART_ISR_RXNE_RXFNE) != RESET) 
       && (   ((cr1its & USART_CR1_RXNEIE_RXFNEIE) != RESET)
           || ((cr3its & USART_CR3_RXFTIE) != RESET)) )
#else
    if(((isrflags & USART_ISR_RXNE) != RESET)
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	f003 0320 	and.w	r3, r3, #32
 800356c:	2b00      	cmp	r3, #0
 800356e:	d00e      	beq.n	800358e <HAL_UART_IRQHandler+0x56>
       && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	f003 0320 	and.w	r3, r3, #32
 8003576:	2b00      	cmp	r3, #0
 8003578:	d009      	beq.n	800358e <HAL_UART_IRQHandler+0x56>
#endif
    {
      if (huart->RxISR != NULL) {huart->RxISR(huart);}
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800357e:	2b00      	cmp	r3, #0
 8003580:	f000 8105 	beq.w	800378e <HAL_UART_IRQHandler+0x256>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	4798      	blx	r3
      return;
 800358c:	e0ff      	b.n	800378e <HAL_UART_IRQHandler+0x256>
#if defined(USART_CR1_FIFOEN)
  if(   (errorflags != RESET)
     && (   (((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != RESET)
         ||  ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != RESET))) )
#else
  if(   (errorflags != RESET)
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	2b00      	cmp	r3, #0
 8003592:	f000 80bf 	beq.w	8003714 <HAL_UART_IRQHandler+0x1dc>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	f003 0301 	and.w	r3, r3, #1
 800359c:	2b00      	cmp	r3, #0
 800359e:	d105      	bne.n	80035ac <HAL_UART_IRQHandler+0x74>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	f000 80b4 	beq.w	8003714 <HAL_UART_IRQHandler+0x1dc>
#endif
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00e      	beq.n	80035d4 <HAL_UART_IRQHandler+0x9c>
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d009      	beq.n	80035d4 <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	2201      	movs	r2, #1
 80035c6:	621a      	str	r2, [r3, #32]
      
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035cc:	f043 0201 	orr.w	r2, r3, #1
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	675a      	str	r2, [r3, #116]	; 0x74
    }
    
    /* UART frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	f003 0302 	and.w	r3, r3, #2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d00e      	beq.n	80035fc <HAL_UART_IRQHandler+0xc4>
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f003 0301 	and.w	r3, r3, #1
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d009      	beq.n	80035fc <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	2202      	movs	r2, #2
 80035ee:	621a      	str	r2, [r3, #32]
      
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035f4:	f043 0204 	orr.w	r2, r3, #4
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	675a      	str	r2, [r3, #116]	; 0x74
    }
    
    /* UART noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	f003 0304 	and.w	r3, r3, #4
 8003602:	2b00      	cmp	r3, #0
 8003604:	d00e      	beq.n	8003624 <HAL_UART_IRQHandler+0xec>
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	f003 0301 	and.w	r3, r3, #1
 800360c:	2b00      	cmp	r3, #0
 800360e:	d009      	beq.n	8003624 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2204      	movs	r2, #4
 8003616:	621a      	str	r2, [r3, #32]
      
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800361c:	f043 0202 	orr.w	r2, r3, #2
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	675a      	str	r2, [r3, #116]	; 0x74
#if defined(USART_CR1_FIFOEN)
    if(   ((isrflags & USART_ISR_ORE) != RESET)
       &&(  ((cr1its & USART_CR1_RXNEIE_RXFNEIE) != RESET) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != RESET)))
#else
    if(   ((isrflags & USART_ISR_ORE) != RESET)
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	f003 0308 	and.w	r3, r3, #8
 800362a:	2b00      	cmp	r3, #0
 800362c:	d013      	beq.n	8003656 <HAL_UART_IRQHandler+0x11e>
       &&(  ((cr1its & USART_CR1_RXNEIE) != RESET) ||
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	f003 0320 	and.w	r3, r3, #32
 8003634:	2b00      	cmp	r3, #0
 8003636:	d104      	bne.n	8003642 <HAL_UART_IRQHandler+0x10a>
             ((cr3its & USART_CR3_EIE) != RESET)))
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f003 0301 	and.w	r3, r3, #1
    if(   ((isrflags & USART_ISR_ORE) != RESET)
       &&(  ((cr1its & USART_CR1_RXNEIE_RXFNEIE) != RESET) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != RESET)))
#else
    if(   ((isrflags & USART_ISR_ORE) != RESET)
       &&(  ((cr1its & USART_CR1_RXNEIE) != RESET) ||
 800363e:	2b00      	cmp	r3, #0
 8003640:	d009      	beq.n	8003656 <HAL_UART_IRQHandler+0x11e>
             ((cr3its & USART_CR3_EIE) != RESET)))
#endif
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	2208      	movs	r2, #8
 8003648:	621a      	str	r2, [r3, #32]
      
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800364e:	f043 0208 	orr.w	r2, r3, #8
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	675a      	str	r2, [r3, #116]	; 0x74
    }
    
    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800365a:	2b00      	cmp	r3, #0
 800365c:	f000 8099 	beq.w	8003792 <HAL_UART_IRQHandler+0x25a>
#if defined(USART_CR1_FIFOEN)
      if(((isrflags & USART_ISR_RXNE_RXFNE) != RESET) 
         && (   ((cr1its & USART_CR1_RXNEIE_RXFNEIE) != RESET)
             || ((cr3its & USART_CR3_RXFTIE) != RESET)) )
#else
      if(((isrflags & USART_ISR_RXNE) != RESET)
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	f003 0320 	and.w	r3, r3, #32
 8003666:	2b00      	cmp	r3, #0
 8003668:	d00c      	beq.n	8003684 <HAL_UART_IRQHandler+0x14c>
         && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	f003 0320 	and.w	r3, r3, #32
 8003670:	2b00      	cmp	r3, #0
 8003672:	d007      	beq.n	8003684 <HAL_UART_IRQHandler+0x14c>
#endif
      {
        if (huart->RxISR != NULL) {huart->RxISR(huart);}
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003678:	2b00      	cmp	r3, #0
 800367a:	d003      	beq.n	8003684 <HAL_UART_IRQHandler+0x14c>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	4798      	blx	r3
      }
      
      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
      consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003688:	f003 0308 	and.w	r3, r3, #8
 800368c:	2b00      	cmp	r3, #0
 800368e:	d106      	bne.n	800369e <HAL_UART_IRQHandler+0x166>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	f003 0340 	and.w	r3, r3, #64	; 0x40
        if (huart->RxISR != NULL) {huart->RxISR(huart);}
      }
      
      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
      consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800369a:	2b00      	cmp	r3, #0
 800369c:	d031      	beq.n	8003702 <HAL_UART_IRQHandler+0x1ca>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
      {
        /* Blocking error : transfer is aborted
        Set the UART state ready to be able to start again the process,
        Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f000 fd0c 	bl	80040bc <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d023      	beq.n	80036fa <HAL_UART_IRQHandler+0x1c2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	6812      	ldr	r2, [r2, #0]
 80036ba:	6892      	ldr	r2, [r2, #8]
 80036bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036c0:	609a      	str	r2, [r3, #8]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d013      	beq.n	80036f2 <HAL_UART_IRQHandler+0x1ba>
          {
            /* Set the UART DMA Abort callback : 
            will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036ce:	4a34      	ldr	r2, [pc, #208]	; (80037a0 <HAL_UART_IRQHandler+0x268>)
 80036d0:	639a      	str	r2, [r3, #56]	; 0x38
            
            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036d6:	4618      	mov	r0, r3
 80036d8:	f7fd fdfe 	bl	80012d8 <HAL_DMA_Abort_IT>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d016      	beq.n	8003710 <HAL_UART_IRQHandler+0x1d8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80036ec:	4610      	mov	r0, r2
 80036ee:	4798      	blx	r3
        Set the UART state ready to be able to start again the process,
        Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036f0:	e00e      	b.n	8003710 <HAL_UART_IRQHandler+0x1d8>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f000 f860 	bl	80037b8 <HAL_UART_ErrorCallback>
        Set the UART state ready to be able to start again the process,
        Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036f8:	e00a      	b.n	8003710 <HAL_UART_IRQHandler+0x1d8>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f000 f85c 	bl	80037b8 <HAL_UART_ErrorCallback>
        Set the UART state ready to be able to start again the process,
        Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003700:	e006      	b.n	8003710 <HAL_UART_IRQHandler+0x1d8>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
        Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 f858 	bl	80037b8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2200      	movs	r2, #0
 800370c:	675a      	str	r2, [r3, #116]	; 0x74
      }
    }
    return;
 800370e:	e040      	b.n	8003792 <HAL_UART_IRQHandler+0x25a>
        Set the UART state ready to be able to start again the process,
        Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003710:	bf00      	nop
        Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
        huart->ErrorCode = HAL_UART_ERROR_NONE;
      }
    }
    return;
 8003712:	e03e      	b.n	8003792 <HAL_UART_IRQHandler+0x25a>
    
  } /* End if some error occurs */
  
  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d015      	beq.n	800374a <HAL_UART_IRQHandler+0x212>
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003724:	2b00      	cmp	r3, #0
 8003726:	d010      	beq.n	800374a <HAL_UART_IRQHandler+0x212>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003730:	621a      	str	r2, [r3, #32]
    /* Set the UART state ready to be able to start again the process */
    huart->gState  = HAL_UART_STATE_READY;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2220      	movs	r2, #32
 8003736:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    huart->RxState = HAL_UART_STATE_READY;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2220      	movs	r2, #32
 800373e:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
    HAL_UARTEx_WakeupCallback(huart);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f000 fd0c 	bl	8004160 <HAL_UARTEx_WakeupCallback>
    return;
 8003748:	e026      	b.n	8003798 <HAL_UART_IRQHandler+0x260>
#if defined(USART_CR1_FIFOEN)
  if(((isrflags & USART_ISR_TXE_TXFNF) != RESET) 
     && (   ((cr1its & USART_CR1_TXEIE_TXFNFIE) != RESET)
         || ((cr3its & USART_CR3_TXFTIE) != RESET)) )
#else
  if(((isrflags & USART_ISR_TXE) != RESET)
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003750:	2b00      	cmp	r3, #0
 8003752:	d00d      	beq.n	8003770 <HAL_UART_IRQHandler+0x238>
     && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800375a:	2b00      	cmp	r3, #0
 800375c:	d008      	beq.n	8003770 <HAL_UART_IRQHandler+0x238>
#endif
  {
    if (huart->TxISR != NULL) {huart->TxISR(huart);}
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003762:	2b00      	cmp	r3, #0
 8003764:	d017      	beq.n	8003796 <HAL_UART_IRQHandler+0x25e>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	4798      	blx	r3
    return;
 800376e:	e012      	b.n	8003796 <HAL_UART_IRQHandler+0x25e>
  }
  
  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00e      	beq.n	8003798 <HAL_UART_IRQHandler+0x260>
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003780:	2b00      	cmp	r3, #0
 8003782:	d009      	beq.n	8003798 <HAL_UART_IRQHandler+0x260>
  {
    UART_EndTransmit_IT(huart);
 8003784:	6878      	ldr	r0, [r7, #4]
 8003786:	f000 fcd1 	bl	800412c <UART_EndTransmit_IT>
    return;
 800378a:	bf00      	nop
 800378c:	e004      	b.n	8003798 <HAL_UART_IRQHandler+0x260>
    if(((isrflags & USART_ISR_RXNE) != RESET)
       && ((cr1its & USART_CR1_RXNEIE) != RESET))
#endif
    {
      if (huart->RxISR != NULL) {huart->RxISR(huart);}
      return;
 800378e:	bf00      	nop
 8003790:	e002      	b.n	8003798 <HAL_UART_IRQHandler+0x260>
        Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
        huart->ErrorCode = HAL_UART_ERROR_NONE;
      }
    }
    return;
 8003792:	bf00      	nop
 8003794:	e000      	b.n	8003798 <HAL_UART_IRQHandler+0x260>
  if(((isrflags & USART_ISR_TXE) != RESET)
     && ((cr1its & USART_CR1_TXEIE) != RESET))
#endif
  {
    if (huart->TxISR != NULL) {huart->TxISR(huart);}
    return;
 8003796:	bf00      	nop
  {
    HAL_UARTEx_RxFifoFullCallback(huart);
    return;
  }
#endif
}
 8003798:	3718      	adds	r7, #24
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	08004101 	.word	0x08004101

080037a4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80037ac:	bf00      	nop
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <HAL_UART_ErrorCallback>:
  * @brief UART error callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80037c0:	bf00      	nop
 80037c2:	370c      	adds	r7, #12
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr

080037cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037cc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80037d0:	b088      	sub	sp, #32
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 80037d6:	2300      	movs	r3, #0
 80037d8:	61fb      	str	r3, [r7, #28]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 80037da:	2310      	movs	r3, #16
 80037dc:	76fb      	strb	r3, [r7, #27]
  uint16_t brrtemp                    = 0x0000U;
 80037de:	2300      	movs	r3, #0
 80037e0:	817b      	strh	r3, [r7, #10]
  uint32_t usartdiv                   = 0x00000000U;
 80037e2:	2300      	movs	r3, #0
 80037e4:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 80037e6:	2300      	movs	r3, #0
 80037e8:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80037ea:	2300      	movs	r3, #0
 80037ec:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	689a      	ldr	r2, [r3, #8]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	691b      	ldr	r3, [r3, #16]
 80037f6:	431a      	orrs	r2, r3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	695b      	ldr	r3, [r3, #20]
 80037fc:	431a      	orrs	r2, r3
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	69db      	ldr	r3, [r3, #28]
 8003802:	4313      	orrs	r3, r2
 8003804:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	6819      	ldr	r1, [r3, #0]
 8003810:	4baa      	ldr	r3, [pc, #680]	; (8003abc <UART_SetConfig+0x2f0>)
 8003812:	400b      	ands	r3, r1
 8003814:	69f9      	ldr	r1, [r7, #28]
 8003816:	430b      	orrs	r3, r1
 8003818:	6013      	str	r3, [r2, #0]
  
  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	6812      	ldr	r2, [r2, #0]
 8003822:	6852      	ldr	r2, [r2, #4]
 8003824:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	68d2      	ldr	r2, [r2, #12]
 800382c:	430a      	orrs	r2, r1
 800382e:	605a      	str	r2, [r3, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART)
  * - set TXFTCFG bit according to huart->Init.TxFifoThreshold value
  * - set RXFTCFG bit according to huart->Init.RxFifoThreshold value */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	699b      	ldr	r3, [r3, #24]
 8003834:	61fb      	str	r3, [r7, #28]
  
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4aa1      	ldr	r2, [pc, #644]	; (8003ac0 <UART_SetConfig+0x2f4>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d004      	beq.n	800384a <UART_SetConfig+0x7e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a1b      	ldr	r3, [r3, #32]
 8003844:	69fa      	ldr	r2, [r7, #28]
 8003846:	4313      	orrs	r3, r2
 8003848:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	6812      	ldr	r2, [r2, #0]
 8003852:	6892      	ldr	r2, [r2, #8]
 8003854:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8003858:	69fa      	ldr	r2, [r7, #28]
 800385a:	430a      	orrs	r2, r1
 800385c:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif
  
  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a98      	ldr	r2, [pc, #608]	; (8003ac4 <UART_SetConfig+0x2f8>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d121      	bne.n	80038ac <UART_SetConfig+0xe0>
 8003868:	4b97      	ldr	r3, [pc, #604]	; (8003ac8 <UART_SetConfig+0x2fc>)
 800386a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800386e:	f003 0303 	and.w	r3, r3, #3
 8003872:	2b03      	cmp	r3, #3
 8003874:	d816      	bhi.n	80038a4 <UART_SetConfig+0xd8>
 8003876:	a201      	add	r2, pc, #4	; (adr r2, 800387c <UART_SetConfig+0xb0>)
 8003878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800387c:	0800388d 	.word	0x0800388d
 8003880:	08003899 	.word	0x08003899
 8003884:	08003893 	.word	0x08003893
 8003888:	0800389f 	.word	0x0800389f
 800388c:	2301      	movs	r3, #1
 800388e:	76fb      	strb	r3, [r7, #27]
 8003890:	e0e4      	b.n	8003a5c <UART_SetConfig+0x290>
 8003892:	2302      	movs	r3, #2
 8003894:	76fb      	strb	r3, [r7, #27]
 8003896:	e0e1      	b.n	8003a5c <UART_SetConfig+0x290>
 8003898:	2304      	movs	r3, #4
 800389a:	76fb      	strb	r3, [r7, #27]
 800389c:	e0de      	b.n	8003a5c <UART_SetConfig+0x290>
 800389e:	2308      	movs	r3, #8
 80038a0:	76fb      	strb	r3, [r7, #27]
 80038a2:	e0db      	b.n	8003a5c <UART_SetConfig+0x290>
 80038a4:	2310      	movs	r3, #16
 80038a6:	76fb      	strb	r3, [r7, #27]
 80038a8:	bf00      	nop
 80038aa:	e0d7      	b.n	8003a5c <UART_SetConfig+0x290>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a86      	ldr	r2, [pc, #536]	; (8003acc <UART_SetConfig+0x300>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d134      	bne.n	8003920 <UART_SetConfig+0x154>
 80038b6:	4b84      	ldr	r3, [pc, #528]	; (8003ac8 <UART_SetConfig+0x2fc>)
 80038b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038bc:	f003 030c 	and.w	r3, r3, #12
 80038c0:	2b0c      	cmp	r3, #12
 80038c2:	d829      	bhi.n	8003918 <UART_SetConfig+0x14c>
 80038c4:	a201      	add	r2, pc, #4	; (adr r2, 80038cc <UART_SetConfig+0x100>)
 80038c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ca:	bf00      	nop
 80038cc:	08003901 	.word	0x08003901
 80038d0:	08003919 	.word	0x08003919
 80038d4:	08003919 	.word	0x08003919
 80038d8:	08003919 	.word	0x08003919
 80038dc:	0800390d 	.word	0x0800390d
 80038e0:	08003919 	.word	0x08003919
 80038e4:	08003919 	.word	0x08003919
 80038e8:	08003919 	.word	0x08003919
 80038ec:	08003907 	.word	0x08003907
 80038f0:	08003919 	.word	0x08003919
 80038f4:	08003919 	.word	0x08003919
 80038f8:	08003919 	.word	0x08003919
 80038fc:	08003913 	.word	0x08003913
 8003900:	2300      	movs	r3, #0
 8003902:	76fb      	strb	r3, [r7, #27]
 8003904:	e0aa      	b.n	8003a5c <UART_SetConfig+0x290>
 8003906:	2302      	movs	r3, #2
 8003908:	76fb      	strb	r3, [r7, #27]
 800390a:	e0a7      	b.n	8003a5c <UART_SetConfig+0x290>
 800390c:	2304      	movs	r3, #4
 800390e:	76fb      	strb	r3, [r7, #27]
 8003910:	e0a4      	b.n	8003a5c <UART_SetConfig+0x290>
 8003912:	2308      	movs	r3, #8
 8003914:	76fb      	strb	r3, [r7, #27]
 8003916:	e0a1      	b.n	8003a5c <UART_SetConfig+0x290>
 8003918:	2310      	movs	r3, #16
 800391a:	76fb      	strb	r3, [r7, #27]
 800391c:	bf00      	nop
 800391e:	e09d      	b.n	8003a5c <UART_SetConfig+0x290>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a6a      	ldr	r2, [pc, #424]	; (8003ad0 <UART_SetConfig+0x304>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d120      	bne.n	800396c <UART_SetConfig+0x1a0>
 800392a:	4b67      	ldr	r3, [pc, #412]	; (8003ac8 <UART_SetConfig+0x2fc>)
 800392c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003930:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003934:	2b10      	cmp	r3, #16
 8003936:	d00f      	beq.n	8003958 <UART_SetConfig+0x18c>
 8003938:	2b10      	cmp	r3, #16
 800393a:	d802      	bhi.n	8003942 <UART_SetConfig+0x176>
 800393c:	2b00      	cmp	r3, #0
 800393e:	d005      	beq.n	800394c <UART_SetConfig+0x180>
 8003940:	e010      	b.n	8003964 <UART_SetConfig+0x198>
 8003942:	2b20      	cmp	r3, #32
 8003944:	d005      	beq.n	8003952 <UART_SetConfig+0x186>
 8003946:	2b30      	cmp	r3, #48	; 0x30
 8003948:	d009      	beq.n	800395e <UART_SetConfig+0x192>
 800394a:	e00b      	b.n	8003964 <UART_SetConfig+0x198>
 800394c:	2300      	movs	r3, #0
 800394e:	76fb      	strb	r3, [r7, #27]
 8003950:	e084      	b.n	8003a5c <UART_SetConfig+0x290>
 8003952:	2302      	movs	r3, #2
 8003954:	76fb      	strb	r3, [r7, #27]
 8003956:	e081      	b.n	8003a5c <UART_SetConfig+0x290>
 8003958:	2304      	movs	r3, #4
 800395a:	76fb      	strb	r3, [r7, #27]
 800395c:	e07e      	b.n	8003a5c <UART_SetConfig+0x290>
 800395e:	2308      	movs	r3, #8
 8003960:	76fb      	strb	r3, [r7, #27]
 8003962:	e07b      	b.n	8003a5c <UART_SetConfig+0x290>
 8003964:	2310      	movs	r3, #16
 8003966:	76fb      	strb	r3, [r7, #27]
 8003968:	bf00      	nop
 800396a:	e077      	b.n	8003a5c <UART_SetConfig+0x290>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a58      	ldr	r2, [pc, #352]	; (8003ad4 <UART_SetConfig+0x308>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d120      	bne.n	80039b8 <UART_SetConfig+0x1ec>
 8003976:	4b54      	ldr	r3, [pc, #336]	; (8003ac8 <UART_SetConfig+0x2fc>)
 8003978:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800397c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003980:	2b40      	cmp	r3, #64	; 0x40
 8003982:	d00f      	beq.n	80039a4 <UART_SetConfig+0x1d8>
 8003984:	2b40      	cmp	r3, #64	; 0x40
 8003986:	d802      	bhi.n	800398e <UART_SetConfig+0x1c2>
 8003988:	2b00      	cmp	r3, #0
 800398a:	d005      	beq.n	8003998 <UART_SetConfig+0x1cc>
 800398c:	e010      	b.n	80039b0 <UART_SetConfig+0x1e4>
 800398e:	2b80      	cmp	r3, #128	; 0x80
 8003990:	d005      	beq.n	800399e <UART_SetConfig+0x1d2>
 8003992:	2bc0      	cmp	r3, #192	; 0xc0
 8003994:	d009      	beq.n	80039aa <UART_SetConfig+0x1de>
 8003996:	e00b      	b.n	80039b0 <UART_SetConfig+0x1e4>
 8003998:	2300      	movs	r3, #0
 800399a:	76fb      	strb	r3, [r7, #27]
 800399c:	e05e      	b.n	8003a5c <UART_SetConfig+0x290>
 800399e:	2302      	movs	r3, #2
 80039a0:	76fb      	strb	r3, [r7, #27]
 80039a2:	e05b      	b.n	8003a5c <UART_SetConfig+0x290>
 80039a4:	2304      	movs	r3, #4
 80039a6:	76fb      	strb	r3, [r7, #27]
 80039a8:	e058      	b.n	8003a5c <UART_SetConfig+0x290>
 80039aa:	2308      	movs	r3, #8
 80039ac:	76fb      	strb	r3, [r7, #27]
 80039ae:	e055      	b.n	8003a5c <UART_SetConfig+0x290>
 80039b0:	2310      	movs	r3, #16
 80039b2:	76fb      	strb	r3, [r7, #27]
 80039b4:	bf00      	nop
 80039b6:	e051      	b.n	8003a5c <UART_SetConfig+0x290>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a46      	ldr	r2, [pc, #280]	; (8003ad8 <UART_SetConfig+0x30c>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d124      	bne.n	8003a0c <UART_SetConfig+0x240>
 80039c2:	4b41      	ldr	r3, [pc, #260]	; (8003ac8 <UART_SetConfig+0x2fc>)
 80039c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039d0:	d012      	beq.n	80039f8 <UART_SetConfig+0x22c>
 80039d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039d6:	d802      	bhi.n	80039de <UART_SetConfig+0x212>
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d007      	beq.n	80039ec <UART_SetConfig+0x220>
 80039dc:	e012      	b.n	8003a04 <UART_SetConfig+0x238>
 80039de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039e2:	d006      	beq.n	80039f2 <UART_SetConfig+0x226>
 80039e4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80039e8:	d009      	beq.n	80039fe <UART_SetConfig+0x232>
 80039ea:	e00b      	b.n	8003a04 <UART_SetConfig+0x238>
 80039ec:	2300      	movs	r3, #0
 80039ee:	76fb      	strb	r3, [r7, #27]
 80039f0:	e034      	b.n	8003a5c <UART_SetConfig+0x290>
 80039f2:	2302      	movs	r3, #2
 80039f4:	76fb      	strb	r3, [r7, #27]
 80039f6:	e031      	b.n	8003a5c <UART_SetConfig+0x290>
 80039f8:	2304      	movs	r3, #4
 80039fa:	76fb      	strb	r3, [r7, #27]
 80039fc:	e02e      	b.n	8003a5c <UART_SetConfig+0x290>
 80039fe:	2308      	movs	r3, #8
 8003a00:	76fb      	strb	r3, [r7, #27]
 8003a02:	e02b      	b.n	8003a5c <UART_SetConfig+0x290>
 8003a04:	2310      	movs	r3, #16
 8003a06:	76fb      	strb	r3, [r7, #27]
 8003a08:	bf00      	nop
 8003a0a:	e027      	b.n	8003a5c <UART_SetConfig+0x290>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a2b      	ldr	r2, [pc, #172]	; (8003ac0 <UART_SetConfig+0x2f4>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d123      	bne.n	8003a5e <UART_SetConfig+0x292>
 8003a16:	4b2c      	ldr	r3, [pc, #176]	; (8003ac8 <UART_SetConfig+0x2fc>)
 8003a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a1c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003a20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a24:	d012      	beq.n	8003a4c <UART_SetConfig+0x280>
 8003a26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a2a:	d802      	bhi.n	8003a32 <UART_SetConfig+0x266>
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d007      	beq.n	8003a40 <UART_SetConfig+0x274>
 8003a30:	e012      	b.n	8003a58 <UART_SetConfig+0x28c>
 8003a32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a36:	d006      	beq.n	8003a46 <UART_SetConfig+0x27a>
 8003a38:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a3c:	d009      	beq.n	8003a52 <UART_SetConfig+0x286>
 8003a3e:	e00b      	b.n	8003a58 <UART_SetConfig+0x28c>
 8003a40:	2300      	movs	r3, #0
 8003a42:	76fb      	strb	r3, [r7, #27]
 8003a44:	e00a      	b.n	8003a5c <UART_SetConfig+0x290>
 8003a46:	2302      	movs	r3, #2
 8003a48:	76fb      	strb	r3, [r7, #27]
 8003a4a:	e007      	b.n	8003a5c <UART_SetConfig+0x290>
 8003a4c:	2304      	movs	r3, #4
 8003a4e:	76fb      	strb	r3, [r7, #27]
 8003a50:	e004      	b.n	8003a5c <UART_SetConfig+0x290>
 8003a52:	2308      	movs	r3, #8
 8003a54:	76fb      	strb	r3, [r7, #27]
 8003a56:	e001      	b.n	8003a5c <UART_SetConfig+0x290>
 8003a58:	2310      	movs	r3, #16
 8003a5a:	76fb      	strb	r3, [r7, #27]
 8003a5c:	bf00      	nop
  
  /* Check LPUART instance */
  if(UART_INSTANCE_LOWPOWER(huart))
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a17      	ldr	r2, [pc, #92]	; (8003ac0 <UART_SetConfig+0x2f4>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	f040 80ee 	bne.w	8003c46 <UART_SetConfig+0x47a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003a6a:	7efb      	ldrb	r3, [r7, #27]
 8003a6c:	2b08      	cmp	r3, #8
 8003a6e:	d837      	bhi.n	8003ae0 <UART_SetConfig+0x314>
 8003a70:	a201      	add	r2, pc, #4	; (adr r2, 8003a78 <UART_SetConfig+0x2ac>)
 8003a72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a76:	bf00      	nop
 8003a78:	08003a9d 	.word	0x08003a9d
 8003a7c:	08003ae1 	.word	0x08003ae1
 8003a80:	08003aa5 	.word	0x08003aa5
 8003a84:	08003ae1 	.word	0x08003ae1
 8003a88:	08003aab 	.word	0x08003aab
 8003a8c:	08003ae1 	.word	0x08003ae1
 8003a90:	08003ae1 	.word	0x08003ae1
 8003a94:	08003ae1 	.word	0x08003ae1
 8003a98:	08003ab3 	.word	0x08003ab3
    {
    case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
      lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq()/UARTPrescTable[huart->Init.ClockPrescaler]);
#else
      lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003a9c:	f7fe fd22 	bl	80024e4 <HAL_RCC_GetPCLK1Freq>
 8003aa0:	60f8      	str	r0, [r7, #12]
#endif
      break;
 8003aa2:	e020      	b.n	8003ae6 <UART_SetConfig+0x31a>
    case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
      lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE/UARTPrescTable[huart->Init.ClockPrescaler]);
#else
      lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003aa4:	4b0d      	ldr	r3, [pc, #52]	; (8003adc <UART_SetConfig+0x310>)
 8003aa6:	60fb      	str	r3, [r7, #12]
#endif
      break;
 8003aa8:	e01d      	b.n	8003ae6 <UART_SetConfig+0x31a>
    case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
      lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq()/UARTPrescTable[huart->Init.ClockPrescaler]);
#else
      lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003aaa:	f7fe fc5f 	bl	800236c <HAL_RCC_GetSysClockFreq>
 8003aae:	60f8      	str	r0, [r7, #12]
#endif
      break;
 8003ab0:	e019      	b.n	8003ae6 <UART_SetConfig+0x31a>
    case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
      lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE/UARTPrescTable[huart->Init.ClockPrescaler]);
#else
      lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8003ab2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ab6:	60fb      	str	r3, [r7, #12]
#endif
      break;
 8003ab8:	e015      	b.n	8003ae6 <UART_SetConfig+0x31a>
 8003aba:	bf00      	nop
 8003abc:	efff69f3 	.word	0xefff69f3
 8003ac0:	40008000 	.word	0x40008000
 8003ac4:	40013800 	.word	0x40013800
 8003ac8:	40021000 	.word	0x40021000
 8003acc:	40004400 	.word	0x40004400
 8003ad0:	40004800 	.word	0x40004800
 8003ad4:	40004c00 	.word	0x40004c00
 8003ad8:	40005000 	.word	0x40005000
 8003adc:	00f42400 	.word	0x00f42400
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
      ret = HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	74fb      	strb	r3, [r7, #19]
      break;
 8003ae4:	bf00      	nop
    }
    
    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	f000 81a2 	beq.w	8003e32 <UART_SetConfig+0x666>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685a      	ldr	r2, [r3, #4]
 8003af2:	4613      	mov	r3, r2
 8003af4:	005b      	lsls	r3, r3, #1
 8003af6:	441a      	add	r2, r3
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d805      	bhi.n	8003b0a <UART_SetConfig+0x33e>
          (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) ))
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	031a      	lsls	r2, r3, #12
    
    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d202      	bcs.n	8003b10 <UART_SetConfig+0x344>
          (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) ))
      {
        ret = HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	74fb      	strb	r3, [r7, #19]
 8003b0e:	e190      	b.n	8003e32 <UART_SetConfig+0x666>
      }
      else
      {
        switch (clocksource)
 8003b10:	7efb      	ldrb	r3, [r7, #27]
 8003b12:	2b08      	cmp	r3, #8
 8003b14:	f200 8084 	bhi.w	8003c20 <UART_SetConfig+0x454>
 8003b18:	a201      	add	r2, pc, #4	; (adr r2, 8003b20 <UART_SetConfig+0x354>)
 8003b1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b1e:	bf00      	nop
 8003b20:	08003b45 	.word	0x08003b45
 8003b24:	08003c21 	.word	0x08003c21
 8003b28:	08003b85 	.word	0x08003b85
 8003b2c:	08003c21 	.word	0x08003c21
 8003b30:	08003bb9 	.word	0x08003bb9
 8003b34:	08003c21 	.word	0x08003c21
 8003b38:	08003c21 	.word	0x08003c21
 8003b3c:	08003c21 	.word	0x08003c21
 8003b40:	08003bf7 	.word	0x08003bf7
        {
        case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003b44:	f7fe fcce 	bl	80024e4 <HAL_RCC_GetPCLK1Freq>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	f04f 0400 	mov.w	r4, #0
 8003b4e:	ea4f 2904 	mov.w	r9, r4, lsl #8
 8003b52:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 8003b56:	ea4f 2803 	mov.w	r8, r3, lsl #8
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	085b      	lsrs	r3, r3, #1
 8003b60:	f04f 0400 	mov.w	r4, #0
 8003b64:	eb18 0003 	adds.w	r0, r8, r3
 8003b68:	eb49 0104 	adc.w	r1, r9, r4
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f04f 0400 	mov.w	r4, #0
 8003b74:	461a      	mov	r2, r3
 8003b76:	4623      	mov	r3, r4
 8003b78:	f7fd f882 	bl	8000c80 <__aeabi_uldivmod>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	460c      	mov	r4, r1
 8003b80:	617b      	str	r3, [r7, #20]
#endif
          break;
 8003b82:	e050      	b.n	8003c26 <UART_SetConfig+0x45a>
        case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
          usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
          usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	085b      	lsrs	r3, r3, #1
 8003b8a:	f04f 0400 	mov.w	r4, #0
 8003b8e:	49af      	ldr	r1, [pc, #700]	; (8003e4c <UART_SetConfig+0x680>)
 8003b90:	f04f 0200 	mov.w	r2, #0
 8003b94:	eb13 0801 	adds.w	r8, r3, r1
 8003b98:	eb44 0902 	adc.w	r9, r4, r2
 8003b9c:	4640      	mov	r0, r8
 8003b9e:	4649      	mov	r1, r9
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f04f 0400 	mov.w	r4, #0
 8003ba8:	461a      	mov	r2, r3
 8003baa:	4623      	mov	r3, r4
 8003bac:	f7fd f868 	bl	8000c80 <__aeabi_uldivmod>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	460c      	mov	r4, r1
 8003bb4:	617b      	str	r3, [r7, #20]
#endif
          break;
 8003bb6:	e036      	b.n	8003c26 <UART_SetConfig+0x45a>
        case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003bb8:	f7fe fbd8 	bl	800236c <HAL_RCC_GetSysClockFreq>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	f04f 0300 	mov.w	r3, #0
 8003bc4:	021d      	lsls	r5, r3, #8
 8003bc6:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 8003bca:	0214      	lsls	r4, r2, #8
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	085b      	lsrs	r3, r3, #1
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	f04f 0300 	mov.w	r3, #0
 8003bd8:	18a0      	adds	r0, r4, r2
 8003bda:	eb45 0103 	adc.w	r1, r5, r3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f04f 0400 	mov.w	r4, #0
 8003be6:	461a      	mov	r2, r3
 8003be8:	4623      	mov	r3, r4
 8003bea:	f7fd f849 	bl	8000c80 <__aeabi_uldivmod>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	460c      	mov	r4, r1
 8003bf2:	617b      	str	r3, [r7, #20]
#endif
          break;
 8003bf4:	e017      	b.n	8003c26 <UART_SetConfig+0x45a>
        case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	085b      	lsrs	r3, r3, #1
 8003bfc:	f04f 0400 	mov.w	r4, #0
 8003c00:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8003c04:	f144 0100 	adc.w	r1, r4, #0
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f04f 0400 	mov.w	r4, #0
 8003c10:	461a      	mov	r2, r3
 8003c12:	4623      	mov	r3, r4
 8003c14:	f7fd f834 	bl	8000c80 <__aeabi_uldivmod>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	460c      	mov	r4, r1
 8003c1c:	617b      	str	r3, [r7, #20]
#endif
          break;
 8003c1e:	e002      	b.n	8003c26 <UART_SetConfig+0x45a>
        case UART_CLOCKSOURCE_UNDEFINED:
        default:
          ret = HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	74fb      	strb	r3, [r7, #19]
          break;
 8003c24:	bf00      	nop
        }
        
        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003c2c:	d308      	bcc.n	8003c40 <UART_SetConfig+0x474>
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c34:	d204      	bcs.n	8003c40 <UART_SetConfig+0x474>
        {
          huart->Instance->BRR = usartdiv;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	697a      	ldr	r2, [r7, #20]
 8003c3c:	60da      	str	r2, [r3, #12]
 8003c3e:	e0f8      	b.n	8003e32 <UART_SetConfig+0x666>
        }
        else
        {
          ret = HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	74fb      	strb	r3, [r7, #19]
 8003c44:	e0f5      	b.n	8003e32 <UART_SetConfig+0x666>
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	69db      	ldr	r3, [r3, #28]
 8003c4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c4e:	f040 8082 	bne.w	8003d56 <UART_SetConfig+0x58a>
  {
    switch (clocksource)
 8003c52:	7efb      	ldrb	r3, [r7, #27]
 8003c54:	2b08      	cmp	r3, #8
 8003c56:	d85c      	bhi.n	8003d12 <UART_SetConfig+0x546>
 8003c58:	a201      	add	r2, pc, #4	; (adr r2, 8003c60 <UART_SetConfig+0x494>)
 8003c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c5e:	bf00      	nop
 8003c60:	08003c85 	.word	0x08003c85
 8003c64:	08003ca3 	.word	0x08003ca3
 8003c68:	08003cc1 	.word	0x08003cc1
 8003c6c:	08003d13 	.word	0x08003d13
 8003c70:	08003cdd 	.word	0x08003cdd
 8003c74:	08003d13 	.word	0x08003d13
 8003c78:	08003d13 	.word	0x08003d13
 8003c7c:	08003d13 	.word	0x08003d13
 8003c80:	08003cfb 	.word	0x08003cfb
    {
    case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003c84:	f7fe fc2e 	bl	80024e4 <HAL_RCC_GetPCLK1Freq>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	005a      	lsls	r2, r3, #1
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	085b      	lsrs	r3, r3, #1
 8003c92:	441a      	add	r2, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	617b      	str	r3, [r7, #20]
#endif
      break;
 8003ca0:	e03a      	b.n	8003d18 <UART_SetConfig+0x54c>
    case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003ca2:	f7fe fc33 	bl	800250c <HAL_RCC_GetPCLK2Freq>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	005a      	lsls	r2, r3, #1
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	085b      	lsrs	r3, r3, #1
 8003cb0:	441a      	add	r2, r3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	617b      	str	r3, [r7, #20]
#endif
      break;
 8003cbe:	e02b      	b.n	8003d18 <UART_SetConfig+0x54c>
    case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	085b      	lsrs	r3, r3, #1
 8003cc6:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8003cca:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	6852      	ldr	r2, [r2, #4]
 8003cd2:	fbb3 f3f2 	udiv	r3, r3, r2
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	617b      	str	r3, [r7, #20]
#endif
      break;
 8003cda:	e01d      	b.n	8003d18 <UART_SetConfig+0x54c>
    case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003cdc:	f7fe fb46 	bl	800236c <HAL_RCC_GetSysClockFreq>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	005a      	lsls	r2, r3, #1
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	085b      	lsrs	r3, r3, #1
 8003cea:	441a      	add	r2, r3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	617b      	str	r3, [r7, #20]
#endif
      break;
 8003cf8:	e00e      	b.n	8003d18 <UART_SetConfig+0x54c>
    case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	085b      	lsrs	r3, r3, #1
 8003d00:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	617b      	str	r3, [r7, #20]
#endif
      break;
 8003d10:	e002      	b.n	8003d18 <UART_SetConfig+0x54c>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
      ret = HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	74fb      	strb	r3, [r7, #19]
      break;
 8003d16:	bf00      	nop
    }
    
    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	2b0f      	cmp	r3, #15
 8003d1c:	d918      	bls.n	8003d50 <UART_SetConfig+0x584>
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d24:	d214      	bcs.n	8003d50 <UART_SetConfig+0x584>
    {
      brrtemp = usartdiv & 0xFFF0U;
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	b29b      	uxth	r3, r3
 8003d2a:	f023 030f 	bic.w	r3, r3, #15
 8003d2e:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	085b      	lsrs	r3, r3, #1
 8003d34:	b21b      	sxth	r3, r3
 8003d36:	f003 0307 	and.w	r3, r3, #7
 8003d3a:	b21a      	sxth	r2, r3
 8003d3c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	b21b      	sxth	r3, r3
 8003d44:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	897a      	ldrh	r2, [r7, #10]
 8003d4c:	60da      	str	r2, [r3, #12]
 8003d4e:	e070      	b.n	8003e32 <UART_SetConfig+0x666>
    }
    else
    {
      ret = HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	74fb      	strb	r3, [r7, #19]
 8003d54:	e06d      	b.n	8003e32 <UART_SetConfig+0x666>
    }
  }
  else
  {
    switch (clocksource)
 8003d56:	7efb      	ldrb	r3, [r7, #27]
 8003d58:	2b08      	cmp	r3, #8
 8003d5a:	d859      	bhi.n	8003e10 <UART_SetConfig+0x644>
 8003d5c:	a201      	add	r2, pc, #4	; (adr r2, 8003d64 <UART_SetConfig+0x598>)
 8003d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d62:	bf00      	nop
 8003d64:	08003d89 	.word	0x08003d89
 8003d68:	08003da5 	.word	0x08003da5
 8003d6c:	08003dc1 	.word	0x08003dc1
 8003d70:	08003e11 	.word	0x08003e11
 8003d74:	08003ddd 	.word	0x08003ddd
 8003d78:	08003e11 	.word	0x08003e11
 8003d7c:	08003e11 	.word	0x08003e11
 8003d80:	08003e11 	.word	0x08003e11
 8003d84:	08003df9 	.word	0x08003df9
    {
    case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003d88:	f7fe fbac 	bl	80024e4 <HAL_RCC_GetPCLK1Freq>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	085b      	lsrs	r3, r3, #1
 8003d94:	441a      	add	r2, r3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	617b      	str	r3, [r7, #20]
#endif
      break;
 8003da2:	e038      	b.n	8003e16 <UART_SetConfig+0x64a>
    case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003da4:	f7fe fbb2 	bl	800250c <HAL_RCC_GetPCLK2Freq>
 8003da8:	4602      	mov	r2, r0
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	085b      	lsrs	r3, r3, #1
 8003db0:	441a      	add	r2, r3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	617b      	str	r3, [r7, #20]
#endif
      break;
 8003dbe:	e02a      	b.n	8003e16 <UART_SetConfig+0x64a>
    case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	085b      	lsrs	r3, r3, #1
 8003dc6:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003dca:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003dce:	687a      	ldr	r2, [r7, #4]
 8003dd0:	6852      	ldr	r2, [r2, #4]
 8003dd2:	fbb3 f3f2 	udiv	r3, r3, r2
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	617b      	str	r3, [r7, #20]
#endif
      break;
 8003dda:	e01c      	b.n	8003e16 <UART_SetConfig+0x64a>
    case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003ddc:	f7fe fac6 	bl	800236c <HAL_RCC_GetSysClockFreq>
 8003de0:	4602      	mov	r2, r0
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	085b      	lsrs	r3, r3, #1
 8003de8:	441a      	add	r2, r3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	fbb2 f3f3 	udiv	r3, r2, r3
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	617b      	str	r3, [r7, #20]
#endif
      break;
 8003df6:	e00e      	b.n	8003e16 <UART_SetConfig+0x64a>
    case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	085b      	lsrs	r3, r3, #1
 8003dfe:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	617b      	str	r3, [r7, #20]
#endif
      break;
 8003e0e:	e002      	b.n	8003e16 <UART_SetConfig+0x64a>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
      ret = HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	74fb      	strb	r3, [r7, #19]
      break;
 8003e14:	bf00      	nop
    }
    
    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	2b0f      	cmp	r3, #15
 8003e1a:	d908      	bls.n	8003e2e <UART_SetConfig+0x662>
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e22:	d204      	bcs.n	8003e2e <UART_SetConfig+0x662>
    {
      huart->Instance->BRR = usartdiv;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	697a      	ldr	r2, [r7, #20]
 8003e2a:	60da      	str	r2, [r3, #12]
 8003e2c:	e001      	b.n	8003e32 <UART_SetConfig+0x666>
    }
    else
    {
      ret = HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif
    
  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2200      	movs	r2, #0
 8003e36:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	665a      	str	r2, [r3, #100]	; 0x64
  
  return ret;
 8003e3e:	7cfb      	ldrb	r3, [r7, #19]
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3720      	adds	r7, #32
 8003e44:	46bd      	mov	sp, r7
 8003e46:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003e4a:	bf00      	nop
 8003e4c:	f4240000 	.word	0xf4240000

08003e50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
  
  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e5c:	f003 0301 	and.w	r3, r3, #1
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d00a      	beq.n	8003e7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	687a      	ldr	r2, [r7, #4]
 8003e6a:	6812      	ldr	r2, [r2, #0]
 8003e6c:	6852      	ldr	r2, [r2, #4]
 8003e6e:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8003e72:	687a      	ldr	r2, [r7, #4]
 8003e74:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003e76:	430a      	orrs	r2, r1
 8003e78:	605a      	str	r2, [r3, #4]
  }
  
  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d00a      	beq.n	8003e9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	6812      	ldr	r2, [r2, #0]
 8003e8e:	6852      	ldr	r2, [r2, #4]
 8003e90:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003e98:	430a      	orrs	r2, r1
 8003e9a:	605a      	str	r2, [r3, #4]
  }
  
  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea0:	f003 0304 	and.w	r3, r3, #4
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d00a      	beq.n	8003ebe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	687a      	ldr	r2, [r7, #4]
 8003eae:	6812      	ldr	r2, [r2, #0]
 8003eb0:	6852      	ldr	r2, [r2, #4]
 8003eb2:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	605a      	str	r2, [r3, #4]
  }
  
  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec2:	f003 0308 	and.w	r3, r3, #8
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00a      	beq.n	8003ee0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	6812      	ldr	r2, [r2, #0]
 8003ed2:	6852      	ldr	r2, [r2, #4]
 8003ed4:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8003ed8:	687a      	ldr	r2, [r7, #4]
 8003eda:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003edc:	430a      	orrs	r2, r1
 8003ede:	605a      	str	r2, [r3, #4]
  }
  
  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee4:	f003 0310 	and.w	r3, r3, #16
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d00a      	beq.n	8003f02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	687a      	ldr	r2, [r7, #4]
 8003ef2:	6812      	ldr	r2, [r2, #0]
 8003ef4:	6892      	ldr	r2, [r2, #8]
 8003ef6:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003efe:	430a      	orrs	r2, r1
 8003f00:	609a      	str	r2, [r3, #8]
  }
  
  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f06:	f003 0320 	and.w	r3, r3, #32
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00a      	beq.n	8003f24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	6812      	ldr	r2, [r2, #0]
 8003f16:	6892      	ldr	r2, [r2, #8]
 8003f18:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8003f1c:	687a      	ldr	r2, [r7, #4]
 8003f1e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003f20:	430a      	orrs	r2, r1
 8003f22:	609a      	str	r2, [r3, #8]
  }
  
  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d01a      	beq.n	8003f66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	6812      	ldr	r2, [r2, #0]
 8003f38:	6852      	ldr	r2, [r2, #4]
 8003f3a:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003f42:	430a      	orrs	r2, r1
 8003f44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f4e:	d10a      	bne.n	8003f66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	687a      	ldr	r2, [r7, #4]
 8003f56:	6812      	ldr	r2, [r2, #0]
 8003f58:	6852      	ldr	r2, [r2, #4]
 8003f5a:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003f62:	430a      	orrs	r2, r1
 8003f64:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00a      	beq.n	8003f88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	687a      	ldr	r2, [r7, #4]
 8003f78:	6812      	ldr	r2, [r2, #0]
 8003f7a:	6852      	ldr	r2, [r2, #4]
 8003f7c:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003f84:	430a      	orrs	r2, r1
 8003f86:	605a      	str	r2, [r3, #4]
  }
}
 8003f88:	bf00      	nop
 8003f8a:	370c      	adds	r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr

08003f94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b086      	sub	sp, #24
 8003f98:	af02      	add	r7, sp, #8
 8003f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	60fb      	str	r3, [r7, #12]
  
  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	675a      	str	r2, [r3, #116]	; 0x74
  
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003fa6:	f7fd f837 	bl	8001018 <HAL_GetTick>
 8003faa:	60f8      	str	r0, [r7, #12]
  
  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0308 	and.w	r3, r3, #8
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d00e      	beq.n	8003fd8 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003fba:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003fbe:	9300      	str	r3, [sp, #0]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003fc8:	6878      	ldr	r0, [r7, #4]
 8003fca:	f000 f82d 	bl	8004028 <UART_WaitOnFlagUntilTimeout>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d001      	beq.n	8003fd8 <UART_CheckIdleState+0x44>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e022      	b.n	800401e <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0304 	and.w	r3, r3, #4
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d00e      	beq.n	8004004 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003fe6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003fea:	9300      	str	r3, [sp, #0]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f000 f817 	bl	8004028 <UART_WaitOnFlagUntilTimeout>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d001      	beq.n	8004004 <UART_CheckIdleState+0x70>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004000:	2303      	movs	r3, #3
 8004002:	e00c      	b.n	800401e <UART_CheckIdleState+0x8a>
    }
  }
  
  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2220      	movs	r2, #32
 8004008:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
  huart->RxState= HAL_UART_STATE_READY;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2220      	movs	r2, #32
 8004010:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2200      	movs	r2, #0
 8004018:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
  
  return HAL_OK;
 800401c:	2300      	movs	r3, #0
}
 800401e:	4618      	mov	r0, r3
 8004020:	3710      	adds	r7, #16
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop

08004028 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	60b9      	str	r1, [r7, #8]
 8004032:	603b      	str	r3, [r7, #0]
 8004034:	4613      	mov	r3, r2
 8004036:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004038:	e02c      	b.n	8004094 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800403a:	69bb      	ldr	r3, [r7, #24]
 800403c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004040:	d028      	beq.n	8004094 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d007      	beq.n	8004058 <UART_WaitOnFlagUntilTimeout+0x30>
 8004048:	f7fc ffe6 	bl	8001018 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	1ad2      	subs	r2, r2, r3
 8004052:	69bb      	ldr	r3, [r7, #24]
 8004054:	429a      	cmp	r2, r3
 8004056:	d91d      	bls.n	8004094 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	68fa      	ldr	r2, [r7, #12]
 800405e:	6812      	ldr	r2, [r2, #0]
 8004060:	6812      	ldr	r2, [r2, #0]
 8004062:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004066:	601a      	str	r2, [r3, #0]
#endif
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	68fa      	ldr	r2, [r7, #12]
 800406e:	6812      	ldr	r2, [r2, #0]
 8004070:	6892      	ldr	r2, [r2, #8]
 8004072:	f022 0201 	bic.w	r2, r2, #1
 8004076:	609a      	str	r2, [r3, #8]
        
        huart->gState = HAL_UART_STATE_READY;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2220      	movs	r2, #32
 800407c:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2220      	movs	r2, #32
 8004084:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2200      	movs	r2, #0
 800408c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
        
        return HAL_TIMEOUT;
 8004090:	2303      	movs	r3, #3
 8004092:	e00f      	b.n	80040b4 <UART_WaitOnFlagUntilTimeout+0x8c>
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	69da      	ldr	r2, [r3, #28]
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	401a      	ands	r2, r3
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	429a      	cmp	r2, r3
 80040a2:	bf0c      	ite	eq
 80040a4:	2301      	moveq	r3, #1
 80040a6:	2300      	movne	r3, #0
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	461a      	mov	r2, r3
 80040ac:	79fb      	ldrb	r3, [r7, #7]
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d0c3      	beq.n	800403a <UART_WaitOnFlagUntilTimeout+0x12>
        
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3710      	adds	r7, #16
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	6812      	ldr	r2, [r2, #0]
 80040cc:	6812      	ldr	r2, [r2, #0]
 80040ce:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80040d2:	601a      	str	r2, [r3, #0]
#endif
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	6812      	ldr	r2, [r2, #0]
 80040dc:	6892      	ldr	r2, [r2, #8]
 80040de:	f022 0201 	bic.w	r2, r2, #1
 80040e2:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2220      	movs	r2, #32
 80040e8:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
  
  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	661a      	str	r2, [r3, #96]	; 0x60
}
 80040f2:	bf00      	nop
 80040f4:	370c      	adds	r7, #12
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop

08004100 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b084      	sub	sp, #16
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800410c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2200      	movs	r2, #0
 8004112:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2200      	movs	r2, #0
 800411a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  
  HAL_UART_ErrorCallback(huart);
 800411e:	68f8      	ldr	r0, [r7, #12]
 8004120:	f7ff fb4a 	bl	80037b8 <HAL_UART_ErrorCallback>
}
 8004124:	bf00      	nop
 8004126:	3710      	adds	r7, #16
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}

0800412c <UART_EndTransmit_IT>:
  * @param huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b082      	sub	sp, #8
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	687a      	ldr	r2, [r7, #4]
 800413a:	6812      	ldr	r2, [r2, #0]
 800413c:	6812      	ldr	r2, [r2, #0]
 800413e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004142:	601a      	str	r2, [r3, #0]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2220      	movs	r2, #32
 8004148:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
  
  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	665a      	str	r2, [r3, #100]	; 0x64
  
  HAL_UART_TxCpltCallback(huart);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f7ff fb26 	bl	80037a4 <HAL_UART_TxCpltCallback>
}
 8004158:	bf00      	nop
 800415a:	3708      	adds	r7, #8
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}

08004160 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
 __weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004168:	bf00      	nop
 800416a:	370c      	adds	r7, #12
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr

08004174 <podstawa_czasowa_kominikacji>:
volatile int koniec = 0;

volatile int nr_bitu_odbieranie = 0;
volatile int kwant_bitu_odbieranie = 0;

void podstawa_czasowa_kominikacji() {
 8004174:	b580      	push	{r7, lr}
 8004176:	af00      	add	r7, sp, #0
	tik++;
 8004178:	4b1b      	ldr	r3, [pc, #108]	; (80041e8 <podstawa_czasowa_kominikacji+0x74>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	3301      	adds	r3, #1
 800417e:	4a1a      	ldr	r2, [pc, #104]	; (80041e8 <podstawa_czasowa_kominikacji+0x74>)
 8004180:	6013      	str	r3, [r2, #0]
	tik500_nadawanie++;
 8004182:	4b1a      	ldr	r3, [pc, #104]	; (80041ec <podstawa_czasowa_kominikacji+0x78>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	3301      	adds	r3, #1
 8004188:	4a18      	ldr	r2, [pc, #96]	; (80041ec <podstawa_czasowa_kominikacji+0x78>)
 800418a:	6013      	str	r3, [r2, #0]
	obsluga_odbierania_1();
 800418c:	f000 f906 	bl	800439c <obsluga_odbierania_1>

	//HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
	if (tik500_nadawanie == 500) {
 8004190:	4b16      	ldr	r3, [pc, #88]	; (80041ec <podstawa_czasowa_kominikacji+0x78>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004198:	d104      	bne.n	80041a4 <podstawa_czasowa_kominikacji+0x30>
		tik500_nadawanie = 0;
 800419a:	4b14      	ldr	r3, [pc, #80]	; (80041ec <podstawa_czasowa_kominikacji+0x78>)
 800419c:	2200      	movs	r2, #0
 800419e:	601a      	str	r2, [r3, #0]
		obsluga_nadawania();
 80041a0:	f000 f82c 	bl	80041fc <obsluga_nadawania>
	}
	if (tik > czasy_start[3] && czasy_start[3] != 0) {
 80041a4:	4b12      	ldr	r3, [pc, #72]	; (80041f0 <podstawa_czasowa_kominikacji+0x7c>)
 80041a6:	68da      	ldr	r2, [r3, #12]
 80041a8:	4b0f      	ldr	r3, [pc, #60]	; (80041e8 <podstawa_czasowa_kominikacji+0x74>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	429a      	cmp	r2, r3
 80041ae:	da19      	bge.n	80041e4 <podstawa_czasowa_kominikacji+0x70>
 80041b0:	4b0f      	ldr	r3, [pc, #60]	; (80041f0 <podstawa_czasowa_kominikacji+0x7c>)
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d015      	beq.n	80041e4 <podstawa_czasowa_kominikacji+0x70>
		kwant_bitu_odbieranie++;
 80041b8:	4b0e      	ldr	r3, [pc, #56]	; (80041f4 <podstawa_czasowa_kominikacji+0x80>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	3301      	adds	r3, #1
 80041be:	4a0d      	ldr	r2, [pc, #52]	; (80041f4 <podstawa_czasowa_kominikacji+0x80>)
 80041c0:	6013      	str	r3, [r2, #0]

		if (kwant_bitu_odbieranie == 10) {
 80041c2:	4b0c      	ldr	r3, [pc, #48]	; (80041f4 <podstawa_czasowa_kominikacji+0x80>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2b0a      	cmp	r3, #10
 80041c8:	d107      	bne.n	80041da <podstawa_czasowa_kominikacji+0x66>
			nr_bitu_odbieranie++;
 80041ca:	4b0b      	ldr	r3, [pc, #44]	; (80041f8 <podstawa_czasowa_kominikacji+0x84>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	3301      	adds	r3, #1
 80041d0:	4a09      	ldr	r2, [pc, #36]	; (80041f8 <podstawa_czasowa_kominikacji+0x84>)
 80041d2:	6013      	str	r3, [r2, #0]
			kwant_bitu_odbieranie = 0;
 80041d4:	4b07      	ldr	r3, [pc, #28]	; (80041f4 <podstawa_czasowa_kominikacji+0x80>)
 80041d6:	2200      	movs	r2, #0
 80041d8:	601a      	str	r2, [r3, #0]
		}
		tik = 0;
 80041da:	4b03      	ldr	r3, [pc, #12]	; (80041e8 <podstawa_czasowa_kominikacji+0x74>)
 80041dc:	2200      	movs	r2, #0
 80041de:	601a      	str	r2, [r3, #0]
		obsluga_odbierania_2();
 80041e0:	f000 fa92 	bl	8004708 <obsluga_odbierania_2>

	}
}
 80041e4:	bf00      	nop
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	200005c0 	.word	0x200005c0
 80041ec:	200005c4 	.word	0x200005c4
 80041f0:	200005a8 	.word	0x200005a8
 80041f4:	200005cc 	.word	0x200005cc
 80041f8:	200005c8 	.word	0x200005c8

080041fc <obsluga_nadawania>:

void obsluga_nadawania() {
 80041fc:	b580      	push	{r7, lr}
 80041fe:	af00      	add	r7, sp, #0
	if (nr_bitu >= 51 && MASTER) {
 8004200:	4b61      	ldr	r3, [pc, #388]	; (8004388 <obsluga_nadawania+0x18c>)
 8004202:	681b      	ldr	r3, [r3, #0]
		nr_bitu = 0;
		//	kwant_bitu = 0;
	}

	if (kwant_bitu == 10) {
 8004204:	4b61      	ldr	r3, [pc, #388]	; (800438c <obsluga_nadawania+0x190>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	2b0a      	cmp	r3, #10
 800420a:	d107      	bne.n	800421c <obsluga_nadawania+0x20>
		//HAL_GPIO_TogglePin(PORT_Write, PIN_Write);
		nr_bitu++;
 800420c:	4b5e      	ldr	r3, [pc, #376]	; (8004388 <obsluga_nadawania+0x18c>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	3301      	adds	r3, #1
 8004212:	4a5d      	ldr	r2, [pc, #372]	; (8004388 <obsluga_nadawania+0x18c>)
 8004214:	6013      	str	r3, [r2, #0]
		kwant_bitu = 0;
 8004216:	4b5d      	ldr	r3, [pc, #372]	; (800438c <obsluga_nadawania+0x190>)
 8004218:	2200      	movs	r2, #0
 800421a:	601a      	str	r2, [r3, #0]
	}

	if (flaga_nadawania == 1 ) {
 800421c:	4b5c      	ldr	r3, [pc, #368]	; (8004390 <obsluga_nadawania+0x194>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	2b01      	cmp	r3, #1
 8004222:	f040 809e 	bne.w	8004362 <obsluga_nadawania+0x166>

		if (nr_bitu < 3) {
 8004226:	4b58      	ldr	r3, [pc, #352]	; (8004388 <obsluga_nadawania+0x18c>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	2b02      	cmp	r3, #2
 800422c:	dc13      	bgt.n	8004256 <obsluga_nadawania+0x5a>
			if (kwant_bitu == 0) {
 800422e:	4b57      	ldr	r3, [pc, #348]	; (800438c <obsluga_nadawania+0x190>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d105      	bne.n	8004242 <obsluga_nadawania+0x46>
				HAL_GPIO_WritePin(PORT_Write, PIN_Write, 1);
 8004236:	2201      	movs	r2, #1
 8004238:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800423c:	4855      	ldr	r0, [pc, #340]	; (8004394 <obsluga_nadawania+0x198>)
 800423e:	f7fd fa4f 	bl	80016e0 <HAL_GPIO_WritePin>
			}
			if (kwant_bitu == 5) {
 8004242:	4b52      	ldr	r3, [pc, #328]	; (800438c <obsluga_nadawania+0x190>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	2b05      	cmp	r3, #5
 8004248:	d105      	bne.n	8004256 <obsluga_nadawania+0x5a>
				HAL_GPIO_WritePin(PORT_Write, PIN_Write, 0);
 800424a:	2200      	movs	r2, #0
 800424c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004250:	4850      	ldr	r0, [pc, #320]	; (8004394 <obsluga_nadawania+0x198>)
 8004252:	f7fd fa45 	bl	80016e0 <HAL_GPIO_WritePin>
			}
		}
		if (nr_bitu >= 3 && nr_bitu < 11) {
 8004256:	4b4c      	ldr	r3, [pc, #304]	; (8004388 <obsluga_nadawania+0x18c>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	2b02      	cmp	r3, #2
 800425c:	dd28      	ble.n	80042b0 <obsluga_nadawania+0xb4>
 800425e:	4b4a      	ldr	r3, [pc, #296]	; (8004388 <obsluga_nadawania+0x18c>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	2b0a      	cmp	r3, #10
 8004264:	dc24      	bgt.n	80042b0 <obsluga_nadawania+0xb4>
			if (kwant_bitu == 0) {
 8004266:	4b49      	ldr	r3, [pc, #292]	; (800438c <obsluga_nadawania+0x190>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d117      	bne.n	800429e <obsluga_nadawania+0xa2>
				if ((nadaj[0] & (1 << (nr_bitu - 3)))) {
 800426e:	4b4a      	ldr	r3, [pc, #296]	; (8004398 <obsluga_nadawania+0x19c>)
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	4b45      	ldr	r3, [pc, #276]	; (8004388 <obsluga_nadawania+0x18c>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	3b03      	subs	r3, #3
 8004278:	fa42 f303 	asr.w	r3, r2, r3
 800427c:	f003 0301 	and.w	r3, r3, #1
 8004280:	2b00      	cmp	r3, #0
 8004282:	d006      	beq.n	8004292 <obsluga_nadawania+0x96>
					HAL_GPIO_WritePin(PORT_Write, PIN_Write, 1);
 8004284:	2201      	movs	r2, #1
 8004286:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800428a:	4842      	ldr	r0, [pc, #264]	; (8004394 <obsluga_nadawania+0x198>)
 800428c:	f7fd fa28 	bl	80016e0 <HAL_GPIO_WritePin>
 8004290:	e005      	b.n	800429e <obsluga_nadawania+0xa2>
				} else {
					HAL_GPIO_WritePin(PORT_Write, PIN_Write, 0);
 8004292:	2200      	movs	r2, #0
 8004294:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004298:	483e      	ldr	r0, [pc, #248]	; (8004394 <obsluga_nadawania+0x198>)
 800429a:	f7fd fa21 	bl	80016e0 <HAL_GPIO_WritePin>
				}
			}
			if (kwant_bitu == 5) {
 800429e:	4b3b      	ldr	r3, [pc, #236]	; (800438c <obsluga_nadawania+0x190>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	2b05      	cmp	r3, #5
 80042a4:	d104      	bne.n	80042b0 <obsluga_nadawania+0xb4>
				HAL_GPIO_TogglePin(PORT_Write, PIN_Write);
 80042a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80042aa:	483a      	ldr	r0, [pc, #232]	; (8004394 <obsluga_nadawania+0x198>)
 80042ac:	f7fd fa30 	bl	8001710 <HAL_GPIO_TogglePin>
			}
		}

		if (nr_bitu >= 11 && nr_bitu < 19) {
 80042b0:	4b35      	ldr	r3, [pc, #212]	; (8004388 <obsluga_nadawania+0x18c>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2b0a      	cmp	r3, #10
 80042b6:	dd28      	ble.n	800430a <obsluga_nadawania+0x10e>
 80042b8:	4b33      	ldr	r3, [pc, #204]	; (8004388 <obsluga_nadawania+0x18c>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	2b12      	cmp	r3, #18
 80042be:	dc24      	bgt.n	800430a <obsluga_nadawania+0x10e>
			if (kwant_bitu == 0) {
 80042c0:	4b32      	ldr	r3, [pc, #200]	; (800438c <obsluga_nadawania+0x190>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d117      	bne.n	80042f8 <obsluga_nadawania+0xfc>
				if ((nadaj[1] & (1 << (nr_bitu - 11)))) {
 80042c8:	4b33      	ldr	r3, [pc, #204]	; (8004398 <obsluga_nadawania+0x19c>)
 80042ca:	685a      	ldr	r2, [r3, #4]
 80042cc:	4b2e      	ldr	r3, [pc, #184]	; (8004388 <obsluga_nadawania+0x18c>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	3b0b      	subs	r3, #11
 80042d2:	fa42 f303 	asr.w	r3, r2, r3
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d006      	beq.n	80042ec <obsluga_nadawania+0xf0>
					HAL_GPIO_WritePin(PORT_Write, PIN_Write, 1);
 80042de:	2201      	movs	r2, #1
 80042e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80042e4:	482b      	ldr	r0, [pc, #172]	; (8004394 <obsluga_nadawania+0x198>)
 80042e6:	f7fd f9fb 	bl	80016e0 <HAL_GPIO_WritePin>
 80042ea:	e005      	b.n	80042f8 <obsluga_nadawania+0xfc>
				} else {
					HAL_GPIO_WritePin(PORT_Write, PIN_Write, 0);
 80042ec:	2200      	movs	r2, #0
 80042ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80042f2:	4828      	ldr	r0, [pc, #160]	; (8004394 <obsluga_nadawania+0x198>)
 80042f4:	f7fd f9f4 	bl	80016e0 <HAL_GPIO_WritePin>
				}
			}
			if (kwant_bitu == 5) {
 80042f8:	4b24      	ldr	r3, [pc, #144]	; (800438c <obsluga_nadawania+0x190>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2b05      	cmp	r3, #5
 80042fe:	d104      	bne.n	800430a <obsluga_nadawania+0x10e>
				HAL_GPIO_TogglePin(PORT_Write, PIN_Write);
 8004300:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004304:	4823      	ldr	r0, [pc, #140]	; (8004394 <obsluga_nadawania+0x198>)
 8004306:	f7fd fa03 	bl	8001710 <HAL_GPIO_TogglePin>
			}
		}

		if (nr_bitu == 19) {
 800430a:	4b1f      	ldr	r3, [pc, #124]	; (8004388 <obsluga_nadawania+0x18c>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	2b13      	cmp	r3, #19
 8004310:	d105      	bne.n	800431e <obsluga_nadawania+0x122>
			HAL_GPIO_WritePin(PORT_Write, PIN_Write, 0);
 8004312:	2200      	movs	r2, #0
 8004314:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004318:	481e      	ldr	r0, [pc, #120]	; (8004394 <obsluga_nadawania+0x198>)
 800431a:	f7fd f9e1 	bl	80016e0 <HAL_GPIO_WritePin>
		}
		if (nr_bitu >= 19 && MASTER == 0) {
 800431e:	4b1a      	ldr	r3, [pc, #104]	; (8004388 <obsluga_nadawania+0x18c>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2b12      	cmp	r3, #18
 8004324:	dd05      	ble.n	8004332 <obsluga_nadawania+0x136>
			flaga_nadawania = 0;
 8004326:	4b1a      	ldr	r3, [pc, #104]	; (8004390 <obsluga_nadawania+0x194>)
 8004328:	2200      	movs	r2, #0
 800432a:	601a      	str	r2, [r3, #0]
			nr_bitu = 0;
 800432c:	4b16      	ldr	r3, [pc, #88]	; (8004388 <obsluga_nadawania+0x18c>)
 800432e:	2200      	movs	r2, #0
 8004330:	601a      	str	r2, [r3, #0]
		}
		if (nr_bitu >= 19 && nr_bitu < 50) { //Czekanie na odpowiedz
 8004332:	4b15      	ldr	r3, [pc, #84]	; (8004388 <obsluga_nadawania+0x18c>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	2b12      	cmp	r3, #18
 8004338:	dd09      	ble.n	800434e <obsluga_nadawania+0x152>
 800433a:	4b13      	ldr	r3, [pc, #76]	; (8004388 <obsluga_nadawania+0x18c>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2b31      	cmp	r3, #49	; 0x31
 8004340:	dc05      	bgt.n	800434e <obsluga_nadawania+0x152>
			HAL_GPIO_WritePin(PORT_Write, PIN_Write, 0);
 8004342:	2200      	movs	r2, #0
 8004344:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004348:	4812      	ldr	r0, [pc, #72]	; (8004394 <obsluga_nadawania+0x198>)
 800434a:	f7fd f9c9 	bl	80016e0 <HAL_GPIO_WritePin>
		}
		if (nr_bitu > 50) {
 800434e:	4b0e      	ldr	r3, [pc, #56]	; (8004388 <obsluga_nadawania+0x18c>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	2b32      	cmp	r3, #50	; 0x32
 8004354:	dd05      	ble.n	8004362 <obsluga_nadawania+0x166>
			flaga_nadawania = 0;
 8004356:	4b0e      	ldr	r3, [pc, #56]	; (8004390 <obsluga_nadawania+0x194>)
 8004358:	2200      	movs	r2, #0
 800435a:	601a      	str	r2, [r3, #0]
			nr_bitu = 0;
 800435c:	4b0a      	ldr	r3, [pc, #40]	; (8004388 <obsluga_nadawania+0x18c>)
 800435e:	2200      	movs	r2, #0
 8004360:	601a      	str	r2, [r3, #0]
		}
	}

	kwant_bitu++;
 8004362:	4b0a      	ldr	r3, [pc, #40]	; (800438c <obsluga_nadawania+0x190>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	3301      	adds	r3, #1
 8004368:	4a08      	ldr	r2, [pc, #32]	; (800438c <obsluga_nadawania+0x190>)
 800436a:	6013      	str	r3, [r2, #0]

	if (flaga_nadawania == 0 && MASTER) { //TO
 800436c:	4b08      	ldr	r3, [pc, #32]	; (8004390 <obsluga_nadawania+0x194>)
 800436e:	681b      	ldr	r3, [r3, #0]
		if (tlo_nadawania > 3) {
			tlo_nadawania = 0;
		}

	}
	if (flaga_nadawania == 2) { //ODBIERANIE
 8004370:	4b07      	ldr	r3, [pc, #28]	; (8004390 <obsluga_nadawania+0x194>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2b02      	cmp	r3, #2
 8004376:	d105      	bne.n	8004384 <obsluga_nadawania+0x188>
		HAL_GPIO_WritePin(PORT_Write, PIN_Write, 0);
 8004378:	2200      	movs	r2, #0
 800437a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800437e:	4805      	ldr	r0, [pc, #20]	; (8004394 <obsluga_nadawania+0x198>)
 8004380:	f7fd f9ae 	bl	80016e0 <HAL_GPIO_WritePin>
	}

}
 8004384:	bf00      	nop
 8004386:	bd80      	pop	{r7, pc}
 8004388:	200005a0 	.word	0x200005a0
 800438c:	200005a4 	.word	0x200005a4
 8004390:	20000594 	.word	0x20000594
 8004394:	48000800 	.word	0x48000800
 8004398:	20000004 	.word	0x20000004

0800439c <obsluga_odbierania_1>:

void obsluga_odbierania_1() {
 800439c:	b580      	push	{r7, lr}
 800439e:	af00      	add	r7, sp, #0

	if (flaga_odbierania == 1 && nr_bitu_odbieranie <= 2) {
 80043a0:	4ba2      	ldr	r3, [pc, #648]	; (800462c <obsluga_odbierania_1+0x290>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	f040 81a0 	bne.w	80046ea <obsluga_odbierania_1+0x34e>
 80043aa:	4ba1      	ldr	r3, [pc, #644]	; (8004630 <obsluga_odbierania_1+0x294>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	f300 819b 	bgt.w	80046ea <obsluga_odbierania_1+0x34e>
		//HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);

		if (tryb_odbierania == 0) {
 80043b4:	4b9f      	ldr	r3, [pc, #636]	; (8004634 <obsluga_odbierania_1+0x298>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d10e      	bne.n	80043da <obsluga_odbierania_1+0x3e>
			//printf("d0: %d nr_n:%d  kw_n:%d nr_o: %d kw_o:%d \r\n", tik,nr_bitu,kwant_bitu, nr_bitu_odbieranie,kwant_bitu_odbieranie);

			if (HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 0) { //stan 0
 80043bc:	2108      	movs	r1, #8
 80043be:	489e      	ldr	r0, [pc, #632]	; (8004638 <obsluga_odbierania_1+0x29c>)
 80043c0:	f7fd f976 	bl	80016b0 <HAL_GPIO_ReadPin>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	f040 818f 	bne.w	80046ea <obsluga_odbierania_1+0x34e>
				tryb_odbierania = 1;
 80043cc:	4b99      	ldr	r3, [pc, #612]	; (8004634 <obsluga_odbierania_1+0x298>)
 80043ce:	2201      	movs	r2, #1
 80043d0:	601a      	str	r2, [r3, #0]
				czasy_start[3] = 0;
 80043d2:	4b9a      	ldr	r3, [pc, #616]	; (800463c <obsluga_odbierania_1+0x2a0>)
 80043d4:	2200      	movs	r2, #0
 80043d6:	60da      	str	r2, [r3, #12]
		} else if (tryb_odbierania == 10) { //dekodowanie  danych

		}

	}
}
 80043d8:	e187      	b.n	80046ea <obsluga_odbierania_1+0x34e>

			if (HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 0) { //stan 0
				tryb_odbierania = 1;
				czasy_start[3] = 0;
			}
		} else if (tryb_odbierania == 1) { //1do 7 bity startu
 80043da:	4b96      	ldr	r3, [pc, #600]	; (8004634 <obsluga_odbierania_1+0x298>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d10e      	bne.n	8004400 <obsluga_odbierania_1+0x64>
			tik = 0;
 80043e2:	4b97      	ldr	r3, [pc, #604]	; (8004640 <obsluga_odbierania_1+0x2a4>)
 80043e4:	2200      	movs	r2, #0
 80043e6:	601a      	str	r2, [r3, #0]
			if (HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 1) { // ppierwsze zbocze narastajce
 80043e8:	2108      	movs	r1, #8
 80043ea:	4893      	ldr	r0, [pc, #588]	; (8004638 <obsluga_odbierania_1+0x29c>)
 80043ec:	f7fd f960 	bl	80016b0 <HAL_GPIO_ReadPin>
 80043f0:	4603      	mov	r3, r0
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	f040 8179 	bne.w	80046ea <obsluga_odbierania_1+0x34e>
				tryb_odbierania = 2;
 80043f8:	4b8e      	ldr	r3, [pc, #568]	; (8004634 <obsluga_odbierania_1+0x298>)
 80043fa:	2202      	movs	r2, #2
 80043fc:	601a      	str	r2, [r3, #0]
		} else if (tryb_odbierania == 10) { //dekodowanie  danych

		}

	}
}
 80043fe:	e174      	b.n	80046ea <obsluga_odbierania_1+0x34e>
		} else if (tryb_odbierania == 1) { //1do 7 bity startu
			tik = 0;
			if (HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 1) { // ppierwsze zbocze narastajce
				tryb_odbierania = 2;
			}
		} else if (tryb_odbierania == 2) {
 8004400:	4b8c      	ldr	r3, [pc, #560]	; (8004634 <obsluga_odbierania_1+0x298>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	2b02      	cmp	r3, #2
 8004406:	d123      	bne.n	8004450 <obsluga_odbierania_1+0xb4>
			if ((HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 0)) { //kontrola dlugosci pierwszego stanu wysokiego
 8004408:	2108      	movs	r1, #8
 800440a:	488b      	ldr	r0, [pc, #556]	; (8004638 <obsluga_odbierania_1+0x29c>)
 800440c:	f7fd f950 	bl	80016b0 <HAL_GPIO_ReadPin>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	f040 8169 	bne.w	80046ea <obsluga_odbierania_1+0x34e>

				if (tik > 250 * 11) {
 8004418:	4b89      	ldr	r3, [pc, #548]	; (8004640 <obsluga_odbierania_1+0x2a4>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f640 22be 	movw	r2, #2750	; 0xabe
 8004420:	4293      	cmp	r3, r2
 8004422:	dd03      	ble.n	800442c <obsluga_odbierania_1+0x90>
					tryb_odbierania = 0;
 8004424:	4b83      	ldr	r3, [pc, #524]	; (8004634 <obsluga_odbierania_1+0x298>)
 8004426:	2200      	movs	r2, #0
 8004428:	601a      	str	r2, [r3, #0]
		} else if (tryb_odbierania == 10) { //dekodowanie  danych

		}

	}
}
 800442a:	e15e      	b.n	80046ea <obsluga_odbierania_1+0x34e>

				if (tik > 250 * 11) {
					tryb_odbierania = 0;
					//HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);

				} else if (tik < 250 * 9) {
 800442c:	4b84      	ldr	r3, [pc, #528]	; (8004640 <obsluga_odbierania_1+0x2a4>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f640 02c9 	movw	r2, #2249	; 0x8c9
 8004434:	4293      	cmp	r3, r2
 8004436:	dc03      	bgt.n	8004440 <obsluga_odbierania_1+0xa4>
					tryb_odbierania = 0;
 8004438:	4b7e      	ldr	r3, [pc, #504]	; (8004634 <obsluga_odbierania_1+0x298>)
 800443a:	2200      	movs	r2, #0
 800443c:	601a      	str	r2, [r3, #0]
		} else if (tryb_odbierania == 10) { //dekodowanie  danych

		}

	}
}
 800443e:	e154      	b.n	80046ea <obsluga_odbierania_1+0x34e>
				} else if (tik < 250 * 9) {
					tryb_odbierania = 0;
					//HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);

				} else {
					czasy_start[0] = tik;
 8004440:	4b7f      	ldr	r3, [pc, #508]	; (8004640 <obsluga_odbierania_1+0x2a4>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a7d      	ldr	r2, [pc, #500]	; (800463c <obsluga_odbierania_1+0x2a0>)
 8004446:	6013      	str	r3, [r2, #0]
					tryb_odbierania = 3;
 8004448:	4b7a      	ldr	r3, [pc, #488]	; (8004634 <obsluga_odbierania_1+0x298>)
 800444a:	2203      	movs	r2, #3
 800444c:	601a      	str	r2, [r3, #0]
		} else if (tryb_odbierania == 10) { //dekodowanie  danych

		}

	}
}
 800444e:	e14c      	b.n	80046ea <obsluga_odbierania_1+0x34e>
				} else {
					czasy_start[0] = tik;
					tryb_odbierania = 3;
				}
			}
		} else if (tryb_odbierania == 3) {
 8004450:	4b78      	ldr	r3, [pc, #480]	; (8004634 <obsluga_odbierania_1+0x298>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	2b03      	cmp	r3, #3
 8004456:	d10e      	bne.n	8004476 <obsluga_odbierania_1+0xda>
			tik = 0;
 8004458:	4b79      	ldr	r3, [pc, #484]	; (8004640 <obsluga_odbierania_1+0x2a4>)
 800445a:	2200      	movs	r2, #0
 800445c:	601a      	str	r2, [r3, #0]
			if (HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 1) {
 800445e:	2108      	movs	r1, #8
 8004460:	4875      	ldr	r0, [pc, #468]	; (8004638 <obsluga_odbierania_1+0x29c>)
 8004462:	f7fd f925 	bl	80016b0 <HAL_GPIO_ReadPin>
 8004466:	4603      	mov	r3, r0
 8004468:	2b01      	cmp	r3, #1
 800446a:	f040 813e 	bne.w	80046ea <obsluga_odbierania_1+0x34e>
				tryb_odbierania = 4;
 800446e:	4b71      	ldr	r3, [pc, #452]	; (8004634 <obsluga_odbierania_1+0x298>)
 8004470:	2204      	movs	r2, #4
 8004472:	601a      	str	r2, [r3, #0]
		} else if (tryb_odbierania == 10) { //dekodowanie  danych

		}

	}
}
 8004474:	e139      	b.n	80046ea <obsluga_odbierania_1+0x34e>
		} else if (tryb_odbierania == 3) {
			tik = 0;
			if (HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 1) {
				tryb_odbierania = 4;
			}
		} else if (tryb_odbierania == 4) {
 8004476:	4b6f      	ldr	r3, [pc, #444]	; (8004634 <obsluga_odbierania_1+0x298>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	2b04      	cmp	r3, #4
 800447c:	d123      	bne.n	80044c6 <obsluga_odbierania_1+0x12a>

			if ((HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 0)) {
 800447e:	2108      	movs	r1, #8
 8004480:	486d      	ldr	r0, [pc, #436]	; (8004638 <obsluga_odbierania_1+0x29c>)
 8004482:	f7fd f915 	bl	80016b0 <HAL_GPIO_ReadPin>
 8004486:	4603      	mov	r3, r0
 8004488:	2b00      	cmp	r3, #0
 800448a:	f040 812e 	bne.w	80046ea <obsluga_odbierania_1+0x34e>

				if (tik > 250 * 11) {
 800448e:	4b6c      	ldr	r3, [pc, #432]	; (8004640 <obsluga_odbierania_1+0x2a4>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f640 22be 	movw	r2, #2750	; 0xabe
 8004496:	4293      	cmp	r3, r2
 8004498:	dd03      	ble.n	80044a2 <obsluga_odbierania_1+0x106>
					tryb_odbierania = 0;
 800449a:	4b66      	ldr	r3, [pc, #408]	; (8004634 <obsluga_odbierania_1+0x298>)
 800449c:	2200      	movs	r2, #0
 800449e:	601a      	str	r2, [r3, #0]
		} else if (tryb_odbierania == 10) { //dekodowanie  danych

		}

	}
}
 80044a0:	e123      	b.n	80046ea <obsluga_odbierania_1+0x34e>

				if (tik > 250 * 11) {
					tryb_odbierania = 0;
					//				HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);

				} else if (tik < 250 * 9) {
 80044a2:	4b67      	ldr	r3, [pc, #412]	; (8004640 <obsluga_odbierania_1+0x2a4>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f640 02c9 	movw	r2, #2249	; 0x8c9
 80044aa:	4293      	cmp	r3, r2
 80044ac:	dc03      	bgt.n	80044b6 <obsluga_odbierania_1+0x11a>
					tryb_odbierania = 0;
 80044ae:	4b61      	ldr	r3, [pc, #388]	; (8004634 <obsluga_odbierania_1+0x298>)
 80044b0:	2200      	movs	r2, #0
 80044b2:	601a      	str	r2, [r3, #0]
		} else if (tryb_odbierania == 10) { //dekodowanie  danych

		}

	}
}
 80044b4:	e119      	b.n	80046ea <obsluga_odbierania_1+0x34e>
				} else if (tik < 250 * 9) {
					tryb_odbierania = 0;
//					HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);

				} else {
					czasy_start[1] = tik;
 80044b6:	4b62      	ldr	r3, [pc, #392]	; (8004640 <obsluga_odbierania_1+0x2a4>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a60      	ldr	r2, [pc, #384]	; (800463c <obsluga_odbierania_1+0x2a0>)
 80044bc:	6053      	str	r3, [r2, #4]
					tryb_odbierania = 5;
 80044be:	4b5d      	ldr	r3, [pc, #372]	; (8004634 <obsluga_odbierania_1+0x298>)
 80044c0:	2205      	movs	r2, #5
 80044c2:	601a      	str	r2, [r3, #0]
		} else if (tryb_odbierania == 10) { //dekodowanie  danych

		}

	}
}
 80044c4:	e111      	b.n	80046ea <obsluga_odbierania_1+0x34e>
				} else {
					czasy_start[1] = tik;
					tryb_odbierania = 5;
				}
			}
		} else if (tryb_odbierania == 5) {
 80044c6:	4b5b      	ldr	r3, [pc, #364]	; (8004634 <obsluga_odbierania_1+0x298>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	2b05      	cmp	r3, #5
 80044cc:	d10e      	bne.n	80044ec <obsluga_odbierania_1+0x150>
			tik = 0;
 80044ce:	4b5c      	ldr	r3, [pc, #368]	; (8004640 <obsluga_odbierania_1+0x2a4>)
 80044d0:	2200      	movs	r2, #0
 80044d2:	601a      	str	r2, [r3, #0]
			if (HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 1) {
 80044d4:	2108      	movs	r1, #8
 80044d6:	4858      	ldr	r0, [pc, #352]	; (8004638 <obsluga_odbierania_1+0x29c>)
 80044d8:	f7fd f8ea 	bl	80016b0 <HAL_GPIO_ReadPin>
 80044dc:	4603      	mov	r3, r0
 80044de:	2b01      	cmp	r3, #1
 80044e0:	f040 8103 	bne.w	80046ea <obsluga_odbierania_1+0x34e>
				tryb_odbierania = 6;
 80044e4:	4b53      	ldr	r3, [pc, #332]	; (8004634 <obsluga_odbierania_1+0x298>)
 80044e6:	2206      	movs	r2, #6
 80044e8:	601a      	str	r2, [r3, #0]
		} else if (tryb_odbierania == 10) { //dekodowanie  danych

		}

	}
}
 80044ea:	e0fe      	b.n	80046ea <obsluga_odbierania_1+0x34e>
		} else if (tryb_odbierania == 5) {
			tik = 0;
			if (HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 1) {
				tryb_odbierania = 6;
			}
		} else if (tryb_odbierania == 6) {
 80044ec:	4b51      	ldr	r3, [pc, #324]	; (8004634 <obsluga_odbierania_1+0x298>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2b06      	cmp	r3, #6
 80044f2:	d123      	bne.n	800453c <obsluga_odbierania_1+0x1a0>
			if ((HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 0)) {
 80044f4:	2108      	movs	r1, #8
 80044f6:	4850      	ldr	r0, [pc, #320]	; (8004638 <obsluga_odbierania_1+0x29c>)
 80044f8:	f7fd f8da 	bl	80016b0 <HAL_GPIO_ReadPin>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	f040 80f3 	bne.w	80046ea <obsluga_odbierania_1+0x34e>
				if (tik > 250 * 11) {
 8004504:	4b4e      	ldr	r3, [pc, #312]	; (8004640 <obsluga_odbierania_1+0x2a4>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f640 22be 	movw	r2, #2750	; 0xabe
 800450c:	4293      	cmp	r3, r2
 800450e:	dd03      	ble.n	8004518 <obsluga_odbierania_1+0x17c>
					tryb_odbierania = 0;
 8004510:	4b48      	ldr	r3, [pc, #288]	; (8004634 <obsluga_odbierania_1+0x298>)
 8004512:	2200      	movs	r2, #0
 8004514:	601a      	str	r2, [r3, #0]
		} else if (tryb_odbierania == 10) { //dekodowanie  danych

		}

	}
}
 8004516:	e0e8      	b.n	80046ea <obsluga_odbierania_1+0x34e>
			if ((HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 0)) {
				if (tik > 250 * 11) {
					tryb_odbierania = 0;
					//HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);

				} else if (tik < 250 * 9) {
 8004518:	4b49      	ldr	r3, [pc, #292]	; (8004640 <obsluga_odbierania_1+0x2a4>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f640 02c9 	movw	r2, #2249	; 0x8c9
 8004520:	4293      	cmp	r3, r2
 8004522:	dc03      	bgt.n	800452c <obsluga_odbierania_1+0x190>
					tryb_odbierania = 0;
 8004524:	4b43      	ldr	r3, [pc, #268]	; (8004634 <obsluga_odbierania_1+0x298>)
 8004526:	2200      	movs	r2, #0
 8004528:	601a      	str	r2, [r3, #0]
		} else if (tryb_odbierania == 10) { //dekodowanie  danych

		}

	}
}
 800452a:	e0de      	b.n	80046ea <obsluga_odbierania_1+0x34e>
					tryb_odbierania = 0;
					//HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);

				} else {

					czasy_start[2] = tik;
 800452c:	4b44      	ldr	r3, [pc, #272]	; (8004640 <obsluga_odbierania_1+0x2a4>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a42      	ldr	r2, [pc, #264]	; (800463c <obsluga_odbierania_1+0x2a0>)
 8004532:	6093      	str	r3, [r2, #8]
					tryb_odbierania = 7;
 8004534:	4b3f      	ldr	r3, [pc, #252]	; (8004634 <obsluga_odbierania_1+0x298>)
 8004536:	2207      	movs	r2, #7
 8004538:	601a      	str	r2, [r3, #0]
		} else if (tryb_odbierania == 10) { //dekodowanie  danych

		}

	}
}
 800453a:	e0d6      	b.n	80046ea <obsluga_odbierania_1+0x34e>

					czasy_start[2] = tik;
					tryb_odbierania = 7;
				}
			}
		} else if (tryb_odbierania == 7) { //kontrola startu
 800453c:	4b3d      	ldr	r3, [pc, #244]	; (8004634 <obsluga_odbierania_1+0x298>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2b07      	cmp	r3, #7
 8004542:	f040 80cf 	bne.w	80046e4 <obsluga_odbierania_1+0x348>
			if ((czasy_start[0] < czasy_start[1] + czasy_start[0] / 10)
 8004546:	4b3d      	ldr	r3, [pc, #244]	; (800463c <obsluga_odbierania_1+0x2a0>)
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	4b3c      	ldr	r3, [pc, #240]	; (800463c <obsluga_odbierania_1+0x2a0>)
 800454c:	6859      	ldr	r1, [r3, #4]
 800454e:	4b3b      	ldr	r3, [pc, #236]	; (800463c <obsluga_odbierania_1+0x2a0>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	483c      	ldr	r0, [pc, #240]	; (8004644 <obsluga_odbierania_1+0x2a8>)
 8004554:	fb80 e003 	smull	lr, r0, r0, r3
 8004558:	1080      	asrs	r0, r0, #2
 800455a:	17db      	asrs	r3, r3, #31
 800455c:	1ac3      	subs	r3, r0, r3
 800455e:	440b      	add	r3, r1
 8004560:	429a      	cmp	r2, r3
 8004562:	f280 80a6 	bge.w	80046b2 <obsluga_odbierania_1+0x316>
					&& (czasy_start[0] > czasy_start[1] - czasy_start[0] / 10)) {
 8004566:	4b35      	ldr	r3, [pc, #212]	; (800463c <obsluga_odbierania_1+0x2a0>)
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	4b34      	ldr	r3, [pc, #208]	; (800463c <obsluga_odbierania_1+0x2a0>)
 800456c:	6859      	ldr	r1, [r3, #4]
 800456e:	4b33      	ldr	r3, [pc, #204]	; (800463c <obsluga_odbierania_1+0x2a0>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4834      	ldr	r0, [pc, #208]	; (8004644 <obsluga_odbierania_1+0x2a8>)
 8004574:	fb80 e003 	smull	lr, r0, r0, r3
 8004578:	1080      	asrs	r0, r0, #2
 800457a:	17db      	asrs	r3, r3, #31
 800457c:	1ac3      	subs	r3, r0, r3
 800457e:	1acb      	subs	r3, r1, r3
 8004580:	429a      	cmp	r2, r3
 8004582:	f340 8096 	ble.w	80046b2 <obsluga_odbierania_1+0x316>
				if ((czasy_start[1] < czasy_start[2] + czasy_start[1] / 10)
 8004586:	4b2d      	ldr	r3, [pc, #180]	; (800463c <obsluga_odbierania_1+0x2a0>)
 8004588:	685a      	ldr	r2, [r3, #4]
 800458a:	4b2c      	ldr	r3, [pc, #176]	; (800463c <obsluga_odbierania_1+0x2a0>)
 800458c:	6899      	ldr	r1, [r3, #8]
 800458e:	4b2b      	ldr	r3, [pc, #172]	; (800463c <obsluga_odbierania_1+0x2a0>)
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	482c      	ldr	r0, [pc, #176]	; (8004644 <obsluga_odbierania_1+0x2a8>)
 8004594:	fb80 e003 	smull	lr, r0, r0, r3
 8004598:	1080      	asrs	r0, r0, #2
 800459a:	17db      	asrs	r3, r3, #31
 800459c:	1ac3      	subs	r3, r0, r3
 800459e:	440b      	add	r3, r1
 80045a0:	429a      	cmp	r2, r3
 80045a2:	da6c      	bge.n	800467e <obsluga_odbierania_1+0x2e2>
						&& (czasy_start[1]
 80045a4:	4b25      	ldr	r3, [pc, #148]	; (800463c <obsluga_odbierania_1+0x2a0>)
 80045a6:	685a      	ldr	r2, [r3, #4]
								> czasy_start[2] - czasy_start[1] / 10)) {
 80045a8:	4b24      	ldr	r3, [pc, #144]	; (800463c <obsluga_odbierania_1+0x2a0>)
 80045aa:	6899      	ldr	r1, [r3, #8]
 80045ac:	4b23      	ldr	r3, [pc, #140]	; (800463c <obsluga_odbierania_1+0x2a0>)
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	4824      	ldr	r0, [pc, #144]	; (8004644 <obsluga_odbierania_1+0x2a8>)
 80045b2:	fb80 e003 	smull	lr, r0, r0, r3
 80045b6:	1080      	asrs	r0, r0, #2
 80045b8:	17db      	asrs	r3, r3, #31
 80045ba:	1ac3      	subs	r3, r0, r3
 80045bc:	1acb      	subs	r3, r1, r3
			}
		} else if (tryb_odbierania == 7) { //kontrola startu
			if ((czasy_start[0] < czasy_start[1] + czasy_start[0] / 10)
					&& (czasy_start[0] > czasy_start[1] - czasy_start[0] / 10)) {
				if ((czasy_start[1] < czasy_start[2] + czasy_start[1] / 10)
						&& (czasy_start[1]
 80045be:	429a      	cmp	r2, r3
 80045c0:	dd5d      	ble.n	800467e <obsluga_odbierania_1+0x2e2>
								> czasy_start[2] - czasy_start[1] / 10)) {
					if ((czasy_start[0] < czasy_start[2] + czasy_start[0] / 10)
 80045c2:	4b1e      	ldr	r3, [pc, #120]	; (800463c <obsluga_odbierania_1+0x2a0>)
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	4b1d      	ldr	r3, [pc, #116]	; (800463c <obsluga_odbierania_1+0x2a0>)
 80045c8:	6899      	ldr	r1, [r3, #8]
 80045ca:	4b1c      	ldr	r3, [pc, #112]	; (800463c <obsluga_odbierania_1+0x2a0>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	481d      	ldr	r0, [pc, #116]	; (8004644 <obsluga_odbierania_1+0x2a8>)
 80045d0:	fb80 e003 	smull	lr, r0, r0, r3
 80045d4:	1080      	asrs	r0, r0, #2
 80045d6:	17db      	asrs	r3, r3, #31
 80045d8:	1ac3      	subs	r3, r0, r3
 80045da:	440b      	add	r3, r1
 80045dc:	429a      	cmp	r2, r3
 80045de:	da35      	bge.n	800464c <obsluga_odbierania_1+0x2b0>
							&& (czasy_start[0]
 80045e0:	4b16      	ldr	r3, [pc, #88]	; (800463c <obsluga_odbierania_1+0x2a0>)
 80045e2:	681a      	ldr	r2, [r3, #0]
									> czasy_start[2] - czasy_start[0] / 10)) {
 80045e4:	4b15      	ldr	r3, [pc, #84]	; (800463c <obsluga_odbierania_1+0x2a0>)
 80045e6:	6899      	ldr	r1, [r3, #8]
 80045e8:	4b14      	ldr	r3, [pc, #80]	; (800463c <obsluga_odbierania_1+0x2a0>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4815      	ldr	r0, [pc, #84]	; (8004644 <obsluga_odbierania_1+0x2a8>)
 80045ee:	fb80 e003 	smull	lr, r0, r0, r3
 80045f2:	1080      	asrs	r0, r0, #2
 80045f4:	17db      	asrs	r3, r3, #31
 80045f6:	1ac3      	subs	r3, r0, r3
 80045f8:	1acb      	subs	r3, r1, r3
					&& (czasy_start[0] > czasy_start[1] - czasy_start[0] / 10)) {
				if ((czasy_start[1] < czasy_start[2] + czasy_start[1] / 10)
						&& (czasy_start[1]
								> czasy_start[2] - czasy_start[1] / 10)) {
					if ((czasy_start[0] < czasy_start[2] + czasy_start[0] / 10)
							&& (czasy_start[0]
 80045fa:	429a      	cmp	r2, r3
 80045fc:	dd26      	ble.n	800464c <obsluga_odbierania_1+0x2b0>
									> czasy_start[2] - czasy_start[0] / 10)) {
						tryb_odbierania = 10;
 80045fe:	4b0d      	ldr	r3, [pc, #52]	; (8004634 <obsluga_odbierania_1+0x298>)
 8004600:	220a      	movs	r2, #10
 8004602:	601a      	str	r2, [r3, #0]
						czasy_start[3] = czasy_start[2] / 5; //podstawa czasowa odbierania
 8004604:	4b0d      	ldr	r3, [pc, #52]	; (800463c <obsluga_odbierania_1+0x2a0>)
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	4a0e      	ldr	r2, [pc, #56]	; (8004644 <obsluga_odbierania_1+0x2a8>)
 800460a:	fb82 1203 	smull	r1, r2, r2, r3
 800460e:	1052      	asrs	r2, r2, #1
 8004610:	17db      	asrs	r3, r3, #31
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	4a09      	ldr	r2, [pc, #36]	; (800463c <obsluga_odbierania_1+0x2a0>)
 8004616:	60d3      	str	r3, [r2, #12]
						nr_bitu_odbieranie = 2;
 8004618:	4b05      	ldr	r3, [pc, #20]	; (8004630 <obsluga_odbierania_1+0x294>)
 800461a:	2202      	movs	r2, #2
 800461c:	601a      	str	r2, [r3, #0]
						kwant_bitu_odbieranie = 5;
 800461e:	4b0a      	ldr	r3, [pc, #40]	; (8004648 <obsluga_odbierania_1+0x2ac>)
 8004620:	2205      	movs	r2, #5
 8004622:	601a      	str	r2, [r3, #0]
						//printf("d0: %d \r\n", czasy_start[0]);
						//						printf("d1: %d \r\n", czasy_start[1]);
						//						printf("d2: %d \r\n", czasy_start[2]);
						//printf("d0: %d nr_n:%d  kw_n:%d nr_o: %d kw_o:%d \r\n", czasy_start[3],nr_bitu,kwant_bitu, nr_bitu_odbieranie,kwant_bitu_odbieranie);

						tik = 0;
 8004624:	4b06      	ldr	r3, [pc, #24]	; (8004640 <obsluga_odbierania_1+0x2a4>)
 8004626:	2200      	movs	r2, #0
 8004628:	601a      	str	r2, [r3, #0]
			if ((czasy_start[0] < czasy_start[1] + czasy_start[0] / 10)
					&& (czasy_start[0] > czasy_start[1] - czasy_start[0] / 10)) {
				if ((czasy_start[1] < czasy_start[2] + czasy_start[1] / 10)
						&& (czasy_start[1]
								> czasy_start[2] - czasy_start[1] / 10)) {
					if ((czasy_start[0] < czasy_start[2] + czasy_start[0] / 10)
 800462a:	e041      	b.n	80046b0 <obsluga_odbierania_1+0x314>
 800462c:	20000000 	.word	0x20000000
 8004630:	200005c8 	.word	0x200005c8
 8004634:	2000000c 	.word	0x2000000c
 8004638:	48000400 	.word	0x48000400
 800463c:	200005a8 	.word	0x200005a8
 8004640:	200005c0 	.word	0x200005c0
 8004644:	66666667 	.word	0x66666667
 8004648:	200005cc 	.word	0x200005cc

						tik = 0;
						// printf("Podstwa czasowa: %d\r\n", czasy_start[3]);

					} else {
						printf("Blond Startu \r\n");
 800464c:	4828      	ldr	r0, [pc, #160]	; (80046f0 <obsluga_odbierania_1+0x354>)
 800464e:	f001 f96f 	bl	8005930 <puts>
						printf("d0: %d \r\n", czasy_start[0]);
 8004652:	4b28      	ldr	r3, [pc, #160]	; (80046f4 <obsluga_odbierania_1+0x358>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4619      	mov	r1, r3
 8004658:	4827      	ldr	r0, [pc, #156]	; (80046f8 <obsluga_odbierania_1+0x35c>)
 800465a:	f001 f905 	bl	8005868 <printf>
						printf("d1: %d \r\n", czasy_start[1]);
 800465e:	4b25      	ldr	r3, [pc, #148]	; (80046f4 <obsluga_odbierania_1+0x358>)
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	4619      	mov	r1, r3
 8004664:	4825      	ldr	r0, [pc, #148]	; (80046fc <obsluga_odbierania_1+0x360>)
 8004666:	f001 f8ff 	bl	8005868 <printf>
						printf("d2: %d \r\n", czasy_start[2]);
 800466a:	4b22      	ldr	r3, [pc, #136]	; (80046f4 <obsluga_odbierania_1+0x358>)
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	4619      	mov	r1, r3
 8004670:	4823      	ldr	r0, [pc, #140]	; (8004700 <obsluga_odbierania_1+0x364>)
 8004672:	f001 f8f9 	bl	8005868 <printf>

						tryb_odbierania = 0;
 8004676:	4b23      	ldr	r3, [pc, #140]	; (8004704 <obsluga_odbierania_1+0x368>)
 8004678:	2200      	movs	r2, #0
 800467a:	601a      	str	r2, [r3, #0]
			if ((czasy_start[0] < czasy_start[1] + czasy_start[0] / 10)
					&& (czasy_start[0] > czasy_start[1] - czasy_start[0] / 10)) {
				if ((czasy_start[1] < czasy_start[2] + czasy_start[1] / 10)
						&& (czasy_start[1]
								> czasy_start[2] - czasy_start[1] / 10)) {
					if ((czasy_start[0] < czasy_start[2] + czasy_start[0] / 10)
 800467c:	e018      	b.n	80046b0 <obsluga_odbierania_1+0x314>
						printf("d2: %d \r\n", czasy_start[2]);

						tryb_odbierania = 0;
					}
				} else {
					printf("Blond Startu \r\n");
 800467e:	481c      	ldr	r0, [pc, #112]	; (80046f0 <obsluga_odbierania_1+0x354>)
 8004680:	f001 f956 	bl	8005930 <puts>
					printf("d0: %d \r\n", czasy_start[0]);
 8004684:	4b1b      	ldr	r3, [pc, #108]	; (80046f4 <obsluga_odbierania_1+0x358>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4619      	mov	r1, r3
 800468a:	481b      	ldr	r0, [pc, #108]	; (80046f8 <obsluga_odbierania_1+0x35c>)
 800468c:	f001 f8ec 	bl	8005868 <printf>
					printf("d1: %d \r\n", czasy_start[1]);
 8004690:	4b18      	ldr	r3, [pc, #96]	; (80046f4 <obsluga_odbierania_1+0x358>)
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	4619      	mov	r1, r3
 8004696:	4819      	ldr	r0, [pc, #100]	; (80046fc <obsluga_odbierania_1+0x360>)
 8004698:	f001 f8e6 	bl	8005868 <printf>
					printf("d2: %d \r\n", czasy_start[2]);
 800469c:	4b15      	ldr	r3, [pc, #84]	; (80046f4 <obsluga_odbierania_1+0x358>)
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	4619      	mov	r1, r3
 80046a2:	4817      	ldr	r0, [pc, #92]	; (8004700 <obsluga_odbierania_1+0x364>)
 80046a4:	f001 f8e0 	bl	8005868 <printf>
					tryb_odbierania = 0;
 80046a8:	4b16      	ldr	r3, [pc, #88]	; (8004704 <obsluga_odbierania_1+0x368>)
 80046aa:	2200      	movs	r2, #0
 80046ac:	601a      	str	r2, [r3, #0]
				}
			}
		} else if (tryb_odbierania == 7) { //kontrola startu
			if ((czasy_start[0] < czasy_start[1] + czasy_start[0] / 10)
					&& (czasy_start[0] > czasy_start[1] - czasy_start[0] / 10)) {
				if ((czasy_start[1] < czasy_start[2] + czasy_start[1] / 10)
 80046ae:	e01c      	b.n	80046ea <obsluga_odbierania_1+0x34e>
 80046b0:	e01b      	b.n	80046ea <obsluga_odbierania_1+0x34e>
					printf("d2: %d \r\n", czasy_start[2]);
					tryb_odbierania = 0;

				}
			} else {
				printf("Blond Startu \r\n");
 80046b2:	480f      	ldr	r0, [pc, #60]	; (80046f0 <obsluga_odbierania_1+0x354>)
 80046b4:	f001 f93c 	bl	8005930 <puts>
				printf("d0: %d \r\n", czasy_start[0]);
 80046b8:	4b0e      	ldr	r3, [pc, #56]	; (80046f4 <obsluga_odbierania_1+0x358>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4619      	mov	r1, r3
 80046be:	480e      	ldr	r0, [pc, #56]	; (80046f8 <obsluga_odbierania_1+0x35c>)
 80046c0:	f001 f8d2 	bl	8005868 <printf>
				printf("d1: %d \r\n", czasy_start[1]);
 80046c4:	4b0b      	ldr	r3, [pc, #44]	; (80046f4 <obsluga_odbierania_1+0x358>)
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	4619      	mov	r1, r3
 80046ca:	480c      	ldr	r0, [pc, #48]	; (80046fc <obsluga_odbierania_1+0x360>)
 80046cc:	f001 f8cc 	bl	8005868 <printf>
				printf("d2: %d \r\n", czasy_start[2]);
 80046d0:	4b08      	ldr	r3, [pc, #32]	; (80046f4 <obsluga_odbierania_1+0x358>)
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	4619      	mov	r1, r3
 80046d6:	480a      	ldr	r0, [pc, #40]	; (8004700 <obsluga_odbierania_1+0x364>)
 80046d8:	f001 f8c6 	bl	8005868 <printf>
				tryb_odbierania = 0;
 80046dc:	4b09      	ldr	r3, [pc, #36]	; (8004704 <obsluga_odbierania_1+0x368>)
 80046de:	2200      	movs	r2, #0
 80046e0:	601a      	str	r2, [r3, #0]
		} else if (tryb_odbierania == 10) { //dekodowanie  danych

		}

	}
}
 80046e2:	e002      	b.n	80046ea <obsluga_odbierania_1+0x34e>
				printf("d0: %d \r\n", czasy_start[0]);
				printf("d1: %d \r\n", czasy_start[1]);
				printf("d2: %d \r\n", czasy_start[2]);
				tryb_odbierania = 0;
			}
		} else if (tryb_odbierania == 10) { //dekodowanie  danych
 80046e4:	4b07      	ldr	r3, [pc, #28]	; (8004704 <obsluga_odbierania_1+0x368>)
 80046e6:	681b      	ldr	r3, [r3, #0]

		}

	}
}
 80046e8:	e7ff      	b.n	80046ea <obsluga_odbierania_1+0x34e>
 80046ea:	bf00      	nop
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	08009268 	.word	0x08009268
 80046f4:	200005a8 	.word	0x200005a8
 80046f8:	08009278 	.word	0x08009278
 80046fc:	08009284 	.word	0x08009284
 8004700:	08009290 	.word	0x08009290
 8004704:	2000000c 	.word	0x2000000c

08004708 <obsluga_odbierania_2>:
void obsluga_odbierania_2() {
 8004708:	b580      	push	{r7, lr}
 800470a:	af00      	add	r7, sp, #0
	if (nr_bitu_odbieranie >= 3 && nr_bitu_odbieranie < 11) {
 800470c:	4b61      	ldr	r3, [pc, #388]	; (8004894 <obsluga_odbierania_2+0x18c>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	2b02      	cmp	r3, #2
 8004712:	dd48      	ble.n	80047a6 <obsluga_odbierania_2+0x9e>
 8004714:	4b5f      	ldr	r3, [pc, #380]	; (8004894 <obsluga_odbierania_2+0x18c>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	2b0a      	cmp	r3, #10
 800471a:	dc44      	bgt.n	80047a6 <obsluga_odbierania_2+0x9e>
		if (kwant_bitu_odbieranie == 2) {
 800471c:	4b5e      	ldr	r3, [pc, #376]	; (8004898 <obsluga_odbierania_2+0x190>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2b02      	cmp	r3, #2
 8004722:	d10d      	bne.n	8004740 <obsluga_odbierania_2+0x38>
			//printf("k_o: %d, k_w:%d, b_o:%d, b_n:%d\r\n", kwant_bitu_odbieranie,
			//		kwant_bitu, nr_bitu_odbieranie, nr_bitu);

			if (HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 1) {
 8004724:	2108      	movs	r1, #8
 8004726:	485d      	ldr	r0, [pc, #372]	; (800489c <obsluga_odbierania_2+0x194>)
 8004728:	f7fc ffc2 	bl	80016b0 <HAL_GPIO_ReadPin>
 800472c:	4603      	mov	r3, r0
 800472e:	2b01      	cmp	r3, #1
 8004730:	d103      	bne.n	800473a <obsluga_odbierania_2+0x32>
				bit[0] = 1;
 8004732:	4b5b      	ldr	r3, [pc, #364]	; (80048a0 <obsluga_odbierania_2+0x198>)
 8004734:	2201      	movs	r2, #1
 8004736:	601a      	str	r2, [r3, #0]
 8004738:	e002      	b.n	8004740 <obsluga_odbierania_2+0x38>
			} else {
				bit[0] = 0;
 800473a:	4b59      	ldr	r3, [pc, #356]	; (80048a0 <obsluga_odbierania_2+0x198>)
 800473c:	2200      	movs	r2, #0
 800473e:	601a      	str	r2, [r3, #0]
			}
		}
		if (kwant_bitu_odbieranie == 7) {
 8004740:	4b55      	ldr	r3, [pc, #340]	; (8004898 <obsluga_odbierania_2+0x190>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	2b07      	cmp	r3, #7
 8004746:	d10d      	bne.n	8004764 <obsluga_odbierania_2+0x5c>
			if (HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 1) {
 8004748:	2108      	movs	r1, #8
 800474a:	4854      	ldr	r0, [pc, #336]	; (800489c <obsluga_odbierania_2+0x194>)
 800474c:	f7fc ffb0 	bl	80016b0 <HAL_GPIO_ReadPin>
 8004750:	4603      	mov	r3, r0
 8004752:	2b01      	cmp	r3, #1
 8004754:	d103      	bne.n	800475e <obsluga_odbierania_2+0x56>
				bit[1] = 1;
 8004756:	4b52      	ldr	r3, [pc, #328]	; (80048a0 <obsluga_odbierania_2+0x198>)
 8004758:	2201      	movs	r2, #1
 800475a:	605a      	str	r2, [r3, #4]
 800475c:	e002      	b.n	8004764 <obsluga_odbierania_2+0x5c>
			} else {
				bit[1] = 0;
 800475e:	4b50      	ldr	r3, [pc, #320]	; (80048a0 <obsluga_odbierania_2+0x198>)
 8004760:	2200      	movs	r2, #0
 8004762:	605a      	str	r2, [r3, #4]
			}
		}
		if (bit[0] == 1 && bit[1] == 0 && kwant_bitu_odbieranie == 9) {
 8004764:	4b4e      	ldr	r3, [pc, #312]	; (80048a0 <obsluga_odbierania_2+0x198>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2b01      	cmp	r3, #1
 800476a:	d112      	bne.n	8004792 <obsluga_odbierania_2+0x8a>
 800476c:	4b4c      	ldr	r3, [pc, #304]	; (80048a0 <obsluga_odbierania_2+0x198>)
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d10e      	bne.n	8004792 <obsluga_odbierania_2+0x8a>
 8004774:	4b48      	ldr	r3, [pc, #288]	; (8004898 <obsluga_odbierania_2+0x190>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	2b09      	cmp	r3, #9
 800477a:	d10a      	bne.n	8004792 <obsluga_odbierania_2+0x8a>
			odebrano[0] = odebrano[0] + (1 << (nr_bitu_odbieranie - 3));
 800477c:	4b49      	ldr	r3, [pc, #292]	; (80048a4 <obsluga_odbierania_2+0x19c>)
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	4b44      	ldr	r3, [pc, #272]	; (8004894 <obsluga_odbierania_2+0x18c>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	3b03      	subs	r3, #3
 8004786:	2101      	movs	r1, #1
 8004788:	fa01 f303 	lsl.w	r3, r1, r3
 800478c:	4413      	add	r3, r2
 800478e:	4a45      	ldr	r2, [pc, #276]	; (80048a4 <obsluga_odbierania_2+0x19c>)
 8004790:	6013      	str	r3, [r2, #0]
		}
		if (kwant_bitu_odbieranie == 9) {
 8004792:	4b41      	ldr	r3, [pc, #260]	; (8004898 <obsluga_odbierania_2+0x190>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	2b09      	cmp	r3, #9
 8004798:	d105      	bne.n	80047a6 <obsluga_odbierania_2+0x9e>

			//printf("1: %d, 2: %d \r\n", bit[0], bit[1]);
			bit[0] = 0;
 800479a:	4b41      	ldr	r3, [pc, #260]	; (80048a0 <obsluga_odbierania_2+0x198>)
 800479c:	2200      	movs	r2, #0
 800479e:	601a      	str	r2, [r3, #0]
			bit[1] = 0;
 80047a0:	4b3f      	ldr	r3, [pc, #252]	; (80048a0 <obsluga_odbierania_2+0x198>)
 80047a2:	2200      	movs	r2, #0
 80047a4:	605a      	str	r2, [r3, #4]
		}
	}

	if (nr_bitu_odbieranie >= 11 && nr_bitu_odbieranie <= 18) {
 80047a6:	4b3b      	ldr	r3, [pc, #236]	; (8004894 <obsluga_odbierania_2+0x18c>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2b0a      	cmp	r3, #10
 80047ac:	dd48      	ble.n	8004840 <obsluga_odbierania_2+0x138>
 80047ae:	4b39      	ldr	r3, [pc, #228]	; (8004894 <obsluga_odbierania_2+0x18c>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	2b12      	cmp	r3, #18
 80047b4:	dc44      	bgt.n	8004840 <obsluga_odbierania_2+0x138>
		if (kwant_bitu_odbieranie == 2) {
 80047b6:	4b38      	ldr	r3, [pc, #224]	; (8004898 <obsluga_odbierania_2+0x190>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d10d      	bne.n	80047da <obsluga_odbierania_2+0xd2>
			//printf("k_o: %d, k_w:%d, b_o:%d, b_n:%d\r\n", kwant_bitu_odbieranie,
			//kwant_bitu, nr_bitu_odbieranie, nr_bitu);
			if (HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 1) {
 80047be:	2108      	movs	r1, #8
 80047c0:	4836      	ldr	r0, [pc, #216]	; (800489c <obsluga_odbierania_2+0x194>)
 80047c2:	f7fc ff75 	bl	80016b0 <HAL_GPIO_ReadPin>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d103      	bne.n	80047d4 <obsluga_odbierania_2+0xcc>
				bit[0] = 1;
 80047cc:	4b34      	ldr	r3, [pc, #208]	; (80048a0 <obsluga_odbierania_2+0x198>)
 80047ce:	2201      	movs	r2, #1
 80047d0:	601a      	str	r2, [r3, #0]
 80047d2:	e002      	b.n	80047da <obsluga_odbierania_2+0xd2>
			} else {
				bit[0] = 0;
 80047d4:	4b32      	ldr	r3, [pc, #200]	; (80048a0 <obsluga_odbierania_2+0x198>)
 80047d6:	2200      	movs	r2, #0
 80047d8:	601a      	str	r2, [r3, #0]
			}
		}
		if (kwant_bitu_odbieranie == 7) {
 80047da:	4b2f      	ldr	r3, [pc, #188]	; (8004898 <obsluga_odbierania_2+0x190>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	2b07      	cmp	r3, #7
 80047e0:	d10d      	bne.n	80047fe <obsluga_odbierania_2+0xf6>
			if (HAL_GPIO_ReadPin(PORT_Read, PIN_Read) == 1) {
 80047e2:	2108      	movs	r1, #8
 80047e4:	482d      	ldr	r0, [pc, #180]	; (800489c <obsluga_odbierania_2+0x194>)
 80047e6:	f7fc ff63 	bl	80016b0 <HAL_GPIO_ReadPin>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d103      	bne.n	80047f8 <obsluga_odbierania_2+0xf0>
				bit[1] = 1;
 80047f0:	4b2b      	ldr	r3, [pc, #172]	; (80048a0 <obsluga_odbierania_2+0x198>)
 80047f2:	2201      	movs	r2, #1
 80047f4:	605a      	str	r2, [r3, #4]
 80047f6:	e002      	b.n	80047fe <obsluga_odbierania_2+0xf6>
			} else {
				bit[1] = 0;
 80047f8:	4b29      	ldr	r3, [pc, #164]	; (80048a0 <obsluga_odbierania_2+0x198>)
 80047fa:	2200      	movs	r2, #0
 80047fc:	605a      	str	r2, [r3, #4]
			}
		}
		if (bit[0] == 1 && bit[1] == 0 && kwant_bitu_odbieranie == 9) {
 80047fe:	4b28      	ldr	r3, [pc, #160]	; (80048a0 <obsluga_odbierania_2+0x198>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	2b01      	cmp	r3, #1
 8004804:	d112      	bne.n	800482c <obsluga_odbierania_2+0x124>
 8004806:	4b26      	ldr	r3, [pc, #152]	; (80048a0 <obsluga_odbierania_2+0x198>)
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d10e      	bne.n	800482c <obsluga_odbierania_2+0x124>
 800480e:	4b22      	ldr	r3, [pc, #136]	; (8004898 <obsluga_odbierania_2+0x190>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	2b09      	cmp	r3, #9
 8004814:	d10a      	bne.n	800482c <obsluga_odbierania_2+0x124>
			odebrano[1] = odebrano[1] + (1 << (nr_bitu_odbieranie - 11));
 8004816:	4b23      	ldr	r3, [pc, #140]	; (80048a4 <obsluga_odbierania_2+0x19c>)
 8004818:	685a      	ldr	r2, [r3, #4]
 800481a:	4b1e      	ldr	r3, [pc, #120]	; (8004894 <obsluga_odbierania_2+0x18c>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	3b0b      	subs	r3, #11
 8004820:	2101      	movs	r1, #1
 8004822:	fa01 f303 	lsl.w	r3, r1, r3
 8004826:	4413      	add	r3, r2
 8004828:	4a1e      	ldr	r2, [pc, #120]	; (80048a4 <obsluga_odbierania_2+0x19c>)
 800482a:	6053      	str	r3, [r2, #4]
		}
		if (kwant_bitu_odbieranie == 9) {
 800482c:	4b1a      	ldr	r3, [pc, #104]	; (8004898 <obsluga_odbierania_2+0x190>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2b09      	cmp	r3, #9
 8004832:	d105      	bne.n	8004840 <obsluga_odbierania_2+0x138>

			//printf("2: %d, 3: %d \r\n", bit[0], bit[1]);
			bit[0] = 0;
 8004834:	4b1a      	ldr	r3, [pc, #104]	; (80048a0 <obsluga_odbierania_2+0x198>)
 8004836:	2200      	movs	r2, #0
 8004838:	601a      	str	r2, [r3, #0]
			bit[1] = 0;
 800483a:	4b19      	ldr	r3, [pc, #100]	; (80048a0 <obsluga_odbierania_2+0x198>)
 800483c:	2200      	movs	r2, #0
 800483e:	605a      	str	r2, [r3, #4]
		}
	}
	if (nr_bitu_odbieranie == 19 && kwant_bitu_odbieranie == 9) {
 8004840:	4b14      	ldr	r3, [pc, #80]	; (8004894 <obsluga_odbierania_2+0x18c>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2b13      	cmp	r3, #19
 8004846:	d106      	bne.n	8004856 <obsluga_odbierania_2+0x14e>
 8004848:	4b13      	ldr	r3, [pc, #76]	; (8004898 <obsluga_odbierania_2+0x190>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	2b09      	cmp	r3, #9
 800484e:	d102      	bne.n	8004856 <obsluga_odbierania_2+0x14e>
		//printf("o: %d, %d \r\n", odebrano[0], odebrano[1]);
		//odebrano[0] = 0;
		//odebrano[1] = 0;

		//tryb_odbierania = 0;
		flaga_odbierania = 2;
 8004850:	4b15      	ldr	r3, [pc, #84]	; (80048a8 <obsluga_odbierania_2+0x1a0>)
 8004852:	2202      	movs	r2, #2
 8004854:	601a      	str	r2, [r3, #0]
	}
	if (nr_bitu_odbieranie >= 20) {
 8004856:	4b0f      	ldr	r3, [pc, #60]	; (8004894 <obsluga_odbierania_2+0x18c>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	2b13      	cmp	r3, #19
 800485c:	dd05      	ble.n	800486a <obsluga_odbierania_2+0x162>
		nr_bitu_odbieranie = 0;
 800485e:	4b0d      	ldr	r3, [pc, #52]	; (8004894 <obsluga_odbierania_2+0x18c>)
 8004860:	2200      	movs	r2, #0
 8004862:	601a      	str	r2, [r3, #0]
		tryb_odbierania = 0;
 8004864:	4b11      	ldr	r3, [pc, #68]	; (80048ac <obsluga_odbierania_2+0x1a4>)
 8004866:	2200      	movs	r2, #0
 8004868:	601a      	str	r2, [r3, #0]
	}

	if (nr_bitu_odbieranie >= 3 && nr_bitu_odbieranie < 11) {
 800486a:	4b0a      	ldr	r3, [pc, #40]	; (8004894 <obsluga_odbierania_2+0x18c>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2b02      	cmp	r3, #2
 8004870:	dd0d      	ble.n	800488e <obsluga_odbierania_2+0x186>
 8004872:	4b08      	ldr	r3, [pc, #32]	; (8004894 <obsluga_odbierania_2+0x18c>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	2b0a      	cmp	r3, #10
 8004878:	dc09      	bgt.n	800488e <obsluga_odbierania_2+0x186>
		if (kwant_bitu_odbieranie == 0) {
 800487a:	4b07      	ldr	r3, [pc, #28]	; (8004898 <obsluga_odbierania_2+0x190>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d103      	bne.n	800488a <obsluga_odbierania_2+0x182>
			if ((nadaj[0] & (1 << (nr_bitu_odbieranie - 3)))) {
 8004882:	4b0b      	ldr	r3, [pc, #44]	; (80048b0 <obsluga_odbierania_2+0x1a8>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4b03      	ldr	r3, [pc, #12]	; (8004894 <obsluga_odbierania_2+0x18c>)
 8004888:	681b      	ldr	r3, [r3, #0]
				//HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
			} else {
				//HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
			}
		}
		if (kwant_bitu_odbieranie == 5) {
 800488a:	4b03      	ldr	r3, [pc, #12]	; (8004898 <obsluga_odbierania_2+0x190>)
 800488c:	681b      	ldr	r3, [r3, #0]
			//HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
		}
	}
}
 800488e:	bf00      	nop
 8004890:	bd80      	pop	{r7, pc}
 8004892:	bf00      	nop
 8004894:	200005c8 	.word	0x200005c8
 8004898:	200005cc 	.word	0x200005cc
 800489c:	48000400 	.word	0x48000400
 80048a0:	200005b8 	.word	0x200005b8
 80048a4:	20000598 	.word	0x20000598
 80048a8:	20000000 	.word	0x20000000
 80048ac:	2000000c 	.word	0x2000000c
 80048b0:	20000004 	.word	0x20000004

080048b4 <nadaj_433>:

void nadaj_433(int adres, int dana) {
 80048b4:	b480      	push	{r7}
 80048b6:	b083      	sub	sp, #12
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
 80048bc:	6039      	str	r1, [r7, #0]
	flaga_nadawania = 1;
 80048be:	4b0a      	ldr	r3, [pc, #40]	; (80048e8 <nadaj_433+0x34>)
 80048c0:	2201      	movs	r2, #1
 80048c2:	601a      	str	r2, [r3, #0]
	nr_bitu = 0;
 80048c4:	4b09      	ldr	r3, [pc, #36]	; (80048ec <nadaj_433+0x38>)
 80048c6:	2200      	movs	r2, #0
 80048c8:	601a      	str	r2, [r3, #0]
	kwant_bitu = 0;
 80048ca:	4b09      	ldr	r3, [pc, #36]	; (80048f0 <nadaj_433+0x3c>)
 80048cc:	2200      	movs	r2, #0
 80048ce:	601a      	str	r2, [r3, #0]
	nadaj[0] = adres;
 80048d0:	4a08      	ldr	r2, [pc, #32]	; (80048f4 <nadaj_433+0x40>)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6013      	str	r3, [r2, #0]
	nadaj[1] = dana;
 80048d6:	4a07      	ldr	r2, [pc, #28]	; (80048f4 <nadaj_433+0x40>)
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	6053      	str	r3, [r2, #4]
}
 80048dc:	bf00      	nop
 80048de:	370c      	adds	r7, #12
 80048e0:	46bd      	mov	sp, r7
 80048e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e6:	4770      	bx	lr
 80048e8:	20000594 	.word	0x20000594
 80048ec:	200005a0 	.word	0x200005a0
 80048f0:	200005a4 	.word	0x200005a4
 80048f4:	20000004 	.word	0x20000004

080048f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b08a      	sub	sp, #40	; 0x28
 80048fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80048fe:	4a63      	ldr	r2, [pc, #396]	; (8004a8c <MX_GPIO_Init+0x194>)
 8004900:	4b62      	ldr	r3, [pc, #392]	; (8004a8c <MX_GPIO_Init+0x194>)
 8004902:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004904:	f043 0304 	orr.w	r3, r3, #4
 8004908:	64d3      	str	r3, [r2, #76]	; 0x4c
 800490a:	4b60      	ldr	r3, [pc, #384]	; (8004a8c <MX_GPIO_Init+0x194>)
 800490c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800490e:	f003 0304 	and.w	r3, r3, #4
 8004912:	613b      	str	r3, [r7, #16]
 8004914:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004916:	4a5d      	ldr	r2, [pc, #372]	; (8004a8c <MX_GPIO_Init+0x194>)
 8004918:	4b5c      	ldr	r3, [pc, #368]	; (8004a8c <MX_GPIO_Init+0x194>)
 800491a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800491c:	f043 0301 	orr.w	r3, r3, #1
 8004920:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004922:	4b5a      	ldr	r3, [pc, #360]	; (8004a8c <MX_GPIO_Init+0x194>)
 8004924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004926:	f003 0301 	and.w	r3, r3, #1
 800492a:	60fb      	str	r3, [r7, #12]
 800492c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800492e:	4a57      	ldr	r2, [pc, #348]	; (8004a8c <MX_GPIO_Init+0x194>)
 8004930:	4b56      	ldr	r3, [pc, #344]	; (8004a8c <MX_GPIO_Init+0x194>)
 8004932:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004934:	f043 0302 	orr.w	r3, r3, #2
 8004938:	64d3      	str	r3, [r2, #76]	; 0x4c
 800493a:	4b54      	ldr	r3, [pc, #336]	; (8004a8c <MX_GPIO_Init+0x194>)
 800493c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800493e:	f003 0302 	and.w	r3, r3, #2
 8004942:	60bb      	str	r3, [r7, #8]
 8004944:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004946:	4a51      	ldr	r2, [pc, #324]	; (8004a8c <MX_GPIO_Init+0x194>)
 8004948:	4b50      	ldr	r3, [pc, #320]	; (8004a8c <MX_GPIO_Init+0x194>)
 800494a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800494c:	f043 0310 	orr.w	r3, r3, #16
 8004950:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004952:	4b4e      	ldr	r3, [pc, #312]	; (8004a8c <MX_GPIO_Init+0x194>)
 8004954:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004956:	f003 0310 	and.w	r3, r3, #16
 800495a:	607b      	str	r3, [r7, #4]
 800495c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800495e:	4a4b      	ldr	r2, [pc, #300]	; (8004a8c <MX_GPIO_Init+0x194>)
 8004960:	4b4a      	ldr	r3, [pc, #296]	; (8004a8c <MX_GPIO_Init+0x194>)
 8004962:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004964:	f043 0308 	orr.w	r3, r3, #8
 8004968:	64d3      	str	r3, [r2, #76]	; 0x4c
 800496a:	4b48      	ldr	r3, [pc, #288]	; (8004a8c <MX_GPIO_Init+0x194>)
 800496c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800496e:	f003 0308 	and.w	r3, r3, #8
 8004972:	603b      	str	r3, [r7, #0]
 8004974:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TEMP_Pin|NADAJNIK_RF_Pin, GPIO_PIN_RESET);
 8004976:	2200      	movs	r2, #0
 8004978:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 800497c:	4844      	ldr	r0, [pc, #272]	; (8004a90 <MX_GPIO_Init+0x198>)
 800497e:	f7fc feaf 	bl	80016e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_RR_GPIO_Port, LD_RR_Pin, GPIO_PIN_RESET);
 8004982:	2200      	movs	r2, #0
 8004984:	2104      	movs	r1, #4
 8004986:	4843      	ldr	r0, [pc, #268]	; (8004a94 <MX_GPIO_Init+0x19c>)
 8004988:	f7fc feaa 	bl	80016e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LD_G_Pin|DIR_PIN_Pin|STEP_PIN_Pin, GPIO_PIN_RESET);
 800498c:	2200      	movs	r2, #0
 800498e:	f44f 41c2 	mov.w	r1, #24832	; 0x6100
 8004992:	4841      	ldr	r0, [pc, #260]	; (8004a98 <MX_GPIO_Init+0x1a0>)
 8004994:	f7fc fea4 	bl	80016e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = TEMP_Pin|NADAJNIK_RF_Pin;
 8004998:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800499c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800499e:	2301      	movs	r3, #1
 80049a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049a2:	2300      	movs	r3, #0
 80049a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049a6:	2300      	movs	r3, #0
 80049a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80049aa:	f107 0314 	add.w	r3, r7, #20
 80049ae:	4619      	mov	r1, r3
 80049b0:	4837      	ldr	r0, [pc, #220]	; (8004a90 <MX_GPIO_Init+0x198>)
 80049b2:	f7fc fcd1 	bl	8001358 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin */
  GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin 
 80049b6:	232f      	movs	r3, #47	; 0x2f
 80049b8:	617b      	str	r3, [r7, #20]
                          |JOY_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80049ba:	2300      	movs	r3, #0
 80049bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80049be:	2302      	movs	r3, #2
 80049c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049c2:	f107 0314 	add.w	r3, r7, #20
 80049c6:	4619      	mov	r1, r3
 80049c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049cc:	f7fc fcc4 	bl	8001358 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_RR_Pin;
 80049d0:	2304      	movs	r3, #4
 80049d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049d4:	2301      	movs	r3, #1
 80049d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80049d8:	2301      	movs	r3, #1
 80049da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049dc:	2303      	movs	r3, #3
 80049de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD_RR_GPIO_Port, &GPIO_InitStruct);
 80049e0:	f107 0314 	add.w	r3, r7, #20
 80049e4:	4619      	mov	r1, r3
 80049e6:	482b      	ldr	r0, [pc, #172]	; (8004a94 <MX_GPIO_Init+0x19c>)
 80049e8:	f7fc fcb6 	bl	8001358 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 80049ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80049f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049f2:	2301      	movs	r3, #1
 80049f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80049f6:	2301      	movs	r3, #1
 80049f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049fa:	2303      	movs	r3, #3
 80049fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 80049fe:	f107 0314 	add.w	r3, r7, #20
 8004a02:	4619      	mov	r1, r3
 8004a04:	4824      	ldr	r0, [pc, #144]	; (8004a98 <MX_GPIO_Init+0x1a0>)
 8004a06:	f7fc fca7 	bl	8001358 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KONTAKTRON_Pin;
 8004a0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8004a10:	4b22      	ldr	r3, [pc, #136]	; (8004a9c <MX_GPIO_Init+0x1a4>)
 8004a12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a14:	2301      	movs	r3, #1
 8004a16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KONTAKTRON_GPIO_Port, &GPIO_InitStruct);
 8004a18:	f107 0314 	add.w	r3, r7, #20
 8004a1c:	4619      	mov	r1, r3
 8004a1e:	481e      	ldr	r0, [pc, #120]	; (8004a98 <MX_GPIO_Init+0x1a0>)
 8004a20:	f7fc fc9a 	bl	8001358 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = CLK_PIN_Pin|DT_PIN_Pin;
 8004a24:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 8004a28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004a32:	f107 0314 	add.w	r3, r7, #20
 8004a36:	4619      	mov	r1, r3
 8004a38:	4817      	ldr	r0, [pc, #92]	; (8004a98 <MX_GPIO_Init+0x1a0>)
 8004a3a:	f7fc fc8d 	bl	8001358 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = DIR_PIN_Pin|STEP_PIN_Pin;
 8004a3e:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8004a42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a44:	2301      	movs	r3, #1
 8004a46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004a50:	f107 0314 	add.w	r3, r7, #20
 8004a54:	4619      	mov	r1, r3
 8004a56:	4810      	ldr	r0, [pc, #64]	; (8004a98 <MX_GPIO_Init+0x1a0>)
 8004a58:	f7fc fc7e 	bl	8001358 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ODBIORNIK_RF_Pin;
 8004a5c:	2308      	movs	r3, #8
 8004a5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004a60:	2300      	movs	r3, #0
 8004a62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a64:	2300      	movs	r3, #0
 8004a66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ODBIORNIK_RF_GPIO_Port, &GPIO_InitStruct);
 8004a68:	f107 0314 	add.w	r3, r7, #20
 8004a6c:	4619      	mov	r1, r3
 8004a6e:	4809      	ldr	r0, [pc, #36]	; (8004a94 <MX_GPIO_Init+0x19c>)
 8004a70:	f7fc fc72 	bl	8001358 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004a74:	2200      	movs	r2, #0
 8004a76:	2100      	movs	r1, #0
 8004a78:	2028      	movs	r0, #40	; 0x28
 8004a7a:	f7fc fbcd 	bl	8001218 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004a7e:	2028      	movs	r0, #40	; 0x28
 8004a80:	f7fc fbe6 	bl	8001250 <HAL_NVIC_EnableIRQ>

}
 8004a84:	bf00      	nop
 8004a86:	3728      	adds	r7, #40	; 0x28
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}
 8004a8c:	40021000 	.word	0x40021000
 8004a90:	48000800 	.word	0x48000800
 8004a94:	48000400 	.word	0x48000400
 8004a98:	48001000 	.word	0x48001000
 8004a9c:	10310000 	.word	0x10310000

08004aa0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8004aa4:	4b1e      	ldr	r3, [pc, #120]	; (8004b20 <MX_I2C1_Init+0x80>)
 8004aa6:	4a1f      	ldr	r2, [pc, #124]	; (8004b24 <MX_I2C1_Init+0x84>)
 8004aa8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702991;
 8004aaa:	4b1d      	ldr	r3, [pc, #116]	; (8004b20 <MX_I2C1_Init+0x80>)
 8004aac:	4a1e      	ldr	r2, [pc, #120]	; (8004b28 <MX_I2C1_Init+0x88>)
 8004aae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004ab0:	4b1b      	ldr	r3, [pc, #108]	; (8004b20 <MX_I2C1_Init+0x80>)
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004ab6:	4b1a      	ldr	r3, [pc, #104]	; (8004b20 <MX_I2C1_Init+0x80>)
 8004ab8:	2201      	movs	r2, #1
 8004aba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004abc:	4b18      	ldr	r3, [pc, #96]	; (8004b20 <MX_I2C1_Init+0x80>)
 8004abe:	2200      	movs	r2, #0
 8004ac0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004ac2:	4b17      	ldr	r3, [pc, #92]	; (8004b20 <MX_I2C1_Init+0x80>)
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004ac8:	4b15      	ldr	r3, [pc, #84]	; (8004b20 <MX_I2C1_Init+0x80>)
 8004aca:	2200      	movs	r2, #0
 8004acc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004ace:	4b14      	ldr	r3, [pc, #80]	; (8004b20 <MX_I2C1_Init+0x80>)
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004ad4:	4b12      	ldr	r3, [pc, #72]	; (8004b20 <MX_I2C1_Init+0x80>)
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004ada:	4811      	ldr	r0, [pc, #68]	; (8004b20 <MX_I2C1_Init+0x80>)
 8004adc:	f7fc fe42 	bl	8001764 <HAL_I2C_Init>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d003      	beq.n	8004aee <MX_I2C1_Init+0x4e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004ae6:	2142      	movs	r1, #66	; 0x42
 8004ae8:	4810      	ldr	r0, [pc, #64]	; (8004b2c <MX_I2C1_Init+0x8c>)
 8004aea:	f000 fcf3 	bl	80054d4 <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004aee:	2100      	movs	r1, #0
 8004af0:	480b      	ldr	r0, [pc, #44]	; (8004b20 <MX_I2C1_Init+0x80>)
 8004af2:	f7fc fec5 	bl	8001880 <HAL_I2CEx_ConfigAnalogFilter>
 8004af6:	4603      	mov	r3, r0
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d003      	beq.n	8004b04 <MX_I2C1_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004afc:	2149      	movs	r1, #73	; 0x49
 8004afe:	480b      	ldr	r0, [pc, #44]	; (8004b2c <MX_I2C1_Init+0x8c>)
 8004b00:	f000 fce8 	bl	80054d4 <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004b04:	2100      	movs	r1, #0
 8004b06:	4806      	ldr	r0, [pc, #24]	; (8004b20 <MX_I2C1_Init+0x80>)
 8004b08:	f7fc ff06 	bl	8001918 <HAL_I2CEx_ConfigDigitalFilter>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d003      	beq.n	8004b1a <MX_I2C1_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004b12:	2150      	movs	r1, #80	; 0x50
 8004b14:	4805      	ldr	r0, [pc, #20]	; (8004b2c <MX_I2C1_Init+0x8c>)
 8004b16:	f000 fcdd 	bl	80054d4 <_Error_Handler>
  }

}
 8004b1a:	bf00      	nop
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	20000614 	.word	0x20000614
 8004b24:	40005400 	.word	0x40005400
 8004b28:	00702991 	.word	0x00702991
 8004b2c:	0800929c 	.word	0x0800929c

08004b30 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b088      	sub	sp, #32
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a11      	ldr	r2, [pc, #68]	; (8004b84 <HAL_I2C_MspInit+0x54>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d11b      	bne.n	8004b7a <HAL_I2C_MspInit+0x4a>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004b42:	23c0      	movs	r3, #192	; 0xc0
 8004b44:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b46:	2312      	movs	r3, #18
 8004b48:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b4e:	2303      	movs	r3, #3
 8004b50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004b52:	2304      	movs	r3, #4
 8004b54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b56:	f107 030c 	add.w	r3, r7, #12
 8004b5a:	4619      	mov	r1, r3
 8004b5c:	480a      	ldr	r0, [pc, #40]	; (8004b88 <HAL_I2C_MspInit+0x58>)
 8004b5e:	f7fc fbfb 	bl	8001358 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004b62:	4a0a      	ldr	r2, [pc, #40]	; (8004b8c <HAL_I2C_MspInit+0x5c>)
 8004b64:	4b09      	ldr	r3, [pc, #36]	; (8004b8c <HAL_I2C_MspInit+0x5c>)
 8004b66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b68:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004b6c:	6593      	str	r3, [r2, #88]	; 0x58
 8004b6e:	4b07      	ldr	r3, [pc, #28]	; (8004b8c <HAL_I2C_MspInit+0x5c>)
 8004b70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b72:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b76:	60bb      	str	r3, [r7, #8]
 8004b78:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004b7a:	bf00      	nop
 8004b7c:	3720      	adds	r7, #32
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	40005400 	.word	0x40005400
 8004b88:	48000400 	.word	0x48000400
 8004b8c:	40021000 	.word	0x40021000

08004b90 <_write>:
void SystemClock_Config(void);

/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/
//UART wyswietlanie wiadomosci
int _write(int file, uint8_t *ptr, int len){
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, ptr, len, 100);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	b29a      	uxth	r2, r3
 8004ba0:	2364      	movs	r3, #100	; 0x64
 8004ba2:	68b9      	ldr	r1, [r7, #8]
 8004ba4:	4803      	ldr	r0, [pc, #12]	; (8004bb4 <_write+0x24>)
 8004ba6:	f7fe fc39 	bl	800341c <HAL_UART_Transmit>
	return len;
 8004baa:	687b      	ldr	r3, [r7, #4]
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	3710      	adds	r7, #16
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	200006a8 	.word	0x200006a8

08004bb8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b082      	sub	sp, #8
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
	if (htim == &htim17) {
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4a04      	ldr	r2, [pc, #16]	; (8004bd4 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d101      	bne.n	8004bcc <HAL_TIM_PeriodElapsedCallback+0x14>
		podstawa_czasowa_kominikacji();
 8004bc8:	f7ff fad4 	bl	8004174 <podstawa_czasowa_kominikacji>
	}
}
 8004bcc:	bf00      	nop
 8004bce:	3708      	adds	r7, #8
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	20000668 	.word	0x20000668

08004bd8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){ //przerwania, aby pobieralo dane o kontaktronie
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b082      	sub	sp, #8
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	4603      	mov	r3, r0
 8004be0:	80fb      	strh	r3, [r7, #6]
										//tylko gdy jest odlaczany/podlaczany
	if(GPIO_Pin==KONTAKTRON_Pin){
 8004be2:	88fb      	ldrh	r3, [r7, #6]
 8004be4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004be8:	d111      	bne.n	8004c0e <HAL_GPIO_EXTI_Callback+0x36>
		flag_kontaktron=1;
 8004bea:	4b0b      	ldr	r3, [pc, #44]	; (8004c18 <HAL_GPIO_EXTI_Callback+0x40>)
 8004bec:	2201      	movs	r2, #1
 8004bee:	601a      	str	r2, [r3, #0]
		if(HAL_GPIO_ReadPin(KONTAKTRON_GPIO_Port, KONTAKTRON_Pin)==GPIO_PIN_RESET)//zamkniete
 8004bf0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004bf4:	4809      	ldr	r0, [pc, #36]	; (8004c1c <HAL_GPIO_EXTI_Callback+0x44>)
 8004bf6:	f7fc fd5b 	bl	80016b0 <HAL_GPIO_ReadPin>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d103      	bne.n	8004c08 <HAL_GPIO_EXTI_Callback+0x30>
		  printf("Okno zamkniete\r\n");
 8004c00:	4807      	ldr	r0, [pc, #28]	; (8004c20 <HAL_GPIO_EXTI_Callback+0x48>)
 8004c02:	f000 fe95 	bl	8005930 <puts>
		flag_1=1;
	if(GPIO_Pin==JOY_RIGHT_Pin)
		flag_2=1;
	if(GPIO_Pin==JOY_DOWN_Pin)
		flag_3=1;*/
}
 8004c06:	e002      	b.n	8004c0e <HAL_GPIO_EXTI_Callback+0x36>
	if(GPIO_Pin==KONTAKTRON_Pin){
		flag_kontaktron=1;
		if(HAL_GPIO_ReadPin(KONTAKTRON_GPIO_Port, KONTAKTRON_Pin)==GPIO_PIN_RESET)//zamkniete
		  printf("Okno zamkniete\r\n");
		else
		  printf("Okno otwarte\r\n");
 8004c08:	4806      	ldr	r0, [pc, #24]	; (8004c24 <HAL_GPIO_EXTI_Callback+0x4c>)
 8004c0a:	f000 fe91 	bl	8005930 <puts>
		flag_1=1;
	if(GPIO_Pin==JOY_RIGHT_Pin)
		flag_2=1;
	if(GPIO_Pin==JOY_DOWN_Pin)
		flag_3=1;*/
}
 8004c0e:	bf00      	nop
 8004c10:	3708      	adds	r7, #8
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop
 8004c18:	200005d4 	.word	0x200005d4
 8004c1c:	48001000 	.word	0x48001000
 8004c20:	080092ac 	.word	0x080092ac
 8004c24:	080092bc 	.word	0x080092bc

08004c28 <stepper_rotate>:
//funkcja realizujaca zadana ilosc obrotow z zadana predkoscia
void stepper_rotate(int steps_amount, float rpm){
 8004c28:	b5b0      	push	{r4, r5, r7, lr}
 8004c2a:	b088      	sub	sp, #32
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	ed87 0a00 	vstr	s0, [r7]
	//calkowita ilsoc krokow w zadanej ilosci rotacji
	float total_steps;//=rotation*steps_per_rotation;
	//czas trwania jednego obrotu [w us]
	unsigned long step_period_micro_sec;//=((60.0000/(rpm*steps_per_rotation))*(1E6/2.0000));

	if(steps_amount>0){ //krec w prawo
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	f340 808e 	ble.w	8004d58 <stepper_rotate+0x130>
	  HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_SET);
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004c42:	4895      	ldr	r0, [pc, #596]	; (8004e98 <stepper_rotate+0x270>)
 8004c44:	f7fc fd4c 	bl	80016e0 <HAL_GPIO_WritePin>

	  steps_per_rotation=((360.00/motor_angle)/step_size);
 8004c48:	4b94      	ldr	r3, [pc, #592]	; (8004e9c <stepper_rotate+0x274>)
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f7fb fc7c 	bl	8000548 <__aeabi_f2d>
 8004c50:	4603      	mov	r3, r0
 8004c52:	460c      	mov	r4, r1
 8004c54:	461a      	mov	r2, r3
 8004c56:	4623      	mov	r3, r4
 8004c58:	f04f 0000 	mov.w	r0, #0
 8004c5c:	4990      	ldr	r1, [pc, #576]	; (8004ea0 <stepper_rotate+0x278>)
 8004c5e:	f7fb fdf1 	bl	8000844 <__aeabi_ddiv>
 8004c62:	4603      	mov	r3, r0
 8004c64:	460c      	mov	r4, r1
 8004c66:	4625      	mov	r5, r4
 8004c68:	461c      	mov	r4, r3
 8004c6a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f7fb fc6a 	bl	8000548 <__aeabi_f2d>
 8004c74:	4602      	mov	r2, r0
 8004c76:	460b      	mov	r3, r1
 8004c78:	4620      	mov	r0, r4
 8004c7a:	4629      	mov	r1, r5
 8004c7c:	f7fb fde2 	bl	8000844 <__aeabi_ddiv>
 8004c80:	4603      	mov	r3, r0
 8004c82:	460c      	mov	r4, r1
 8004c84:	4618      	mov	r0, r3
 8004c86:	4621      	mov	r1, r4
 8004c88:	f7fb ffaa 	bl	8000be0 <__aeabi_d2f>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	617b      	str	r3, [r7, #20]
	  total_steps=steps_amount;//rotation*steps_per_rotation;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	ee07 3a90 	vmov	s15, r3
 8004c96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c9a:	edc7 7a04 	vstr	s15, [r7, #16]
	  step_period_micro_sec=((60.0000/(rpm*steps_per_rotation))*(1E6/2.0000));
 8004c9e:	ed97 7a00 	vldr	s14, [r7]
 8004ca2:	edd7 7a05 	vldr	s15, [r7, #20]
 8004ca6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004caa:	ee17 0a90 	vmov	r0, s15
 8004cae:	f7fb fc4b 	bl	8000548 <__aeabi_f2d>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	460c      	mov	r4, r1
 8004cb6:	461a      	mov	r2, r3
 8004cb8:	4623      	mov	r3, r4
 8004cba:	f04f 0000 	mov.w	r0, #0
 8004cbe:	4979      	ldr	r1, [pc, #484]	; (8004ea4 <stepper_rotate+0x27c>)
 8004cc0:	f7fb fdc0 	bl	8000844 <__aeabi_ddiv>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	460c      	mov	r4, r1
 8004cc8:	4618      	mov	r0, r3
 8004cca:	4621      	mov	r1, r4
 8004ccc:	a370      	add	r3, pc, #448	; (adr r3, 8004e90 <stepper_rotate+0x268>)
 8004cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd2:	f7fb fc8d 	bl	80005f0 <__aeabi_dmul>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	460c      	mov	r4, r1
 8004cda:	4618      	mov	r0, r3
 8004cdc:	4621      	mov	r1, r4
 8004cde:	f7fb ff5f 	bl	8000ba0 <__aeabi_d2uiz>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	60fb      	str	r3, [r7, #12]

	  for(unsigned long i=0; i<total_steps; i++){
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	61fb      	str	r3, [r7, #28]
 8004cea:	e023      	b.n	8004d34 <stepper_rotate+0x10c>
		HAL_GPIO_WritePin(STEP_PIN_GPIO_Port, STEP_PIN_Pin, GPIO_PIN_SET);
 8004cec:	2201      	movs	r2, #1
 8004cee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004cf2:	4869      	ldr	r0, [pc, #420]	; (8004e98 <stepper_rotate+0x270>)
 8004cf4:	f7fc fcf4 	bl	80016e0 <HAL_GPIO_WritePin>
		HAL_Delay(step_period_micro_sec/1000);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	4a6b      	ldr	r2, [pc, #428]	; (8004ea8 <stepper_rotate+0x280>)
 8004cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8004d00:	099b      	lsrs	r3, r3, #6
 8004d02:	4618      	mov	r0, r3
 8004d04:	f7fc f994 	bl	8001030 <HAL_Delay>
		HAL_GPIO_WritePin(STEP_PIN_GPIO_Port, STEP_PIN_Pin, GPIO_PIN_RESET);
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004d0e:	4862      	ldr	r0, [pc, #392]	; (8004e98 <stepper_rotate+0x270>)
 8004d10:	f7fc fce6 	bl	80016e0 <HAL_GPIO_WritePin>
		HAL_Delay(step_period_micro_sec/1000);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	4a64      	ldr	r2, [pc, #400]	; (8004ea8 <stepper_rotate+0x280>)
 8004d18:	fba2 2303 	umull	r2, r3, r2, r3
 8004d1c:	099b      	lsrs	r3, r3, #6
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f7fc f986 	bl	8001030 <HAL_Delay>

		steps_count++;
 8004d24:	4b61      	ldr	r3, [pc, #388]	; (8004eac <stepper_rotate+0x284>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	3301      	adds	r3, #1
 8004d2a:	4a60      	ldr	r2, [pc, #384]	; (8004eac <stepper_rotate+0x284>)
 8004d2c:	6013      	str	r3, [r2, #0]

	  steps_per_rotation=((360.00/motor_angle)/step_size);
	  total_steps=steps_amount;//rotation*steps_per_rotation;
	  step_period_micro_sec=((60.0000/(rpm*steps_per_rotation))*(1E6/2.0000));

	  for(unsigned long i=0; i<total_steps; i++){
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	3301      	adds	r3, #1
 8004d32:	61fb      	str	r3, [r7, #28]
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	ee07 3a90 	vmov	s15, r3
 8004d3a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004d3e:	edd7 7a04 	vldr	s15, [r7, #16]
 8004d42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d4a:	d4cf      	bmi.n	8004cec <stepper_rotate+0xc4>
		HAL_GPIO_WritePin(STEP_PIN_GPIO_Port, STEP_PIN_Pin, GPIO_PIN_RESET);
		HAL_Delay(step_period_micro_sec/1000);

		steps_count++;
	  }
	  printf("Liczba krokow: %d\r\n", steps_count);
 8004d4c:	4b57      	ldr	r3, [pc, #348]	; (8004eac <stepper_rotate+0x284>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4619      	mov	r1, r3
 8004d52:	4857      	ldr	r0, [pc, #348]	; (8004eb0 <stepper_rotate+0x288>)
 8004d54:	f000 fd88 	bl	8005868 <printf>
	}
	if(steps_amount<0){ //krec w lewo
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	f280 8091 	bge.w	8004e82 <stepper_rotate+0x25a>
	  HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_RESET);
 8004d60:	2200      	movs	r2, #0
 8004d62:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004d66:	484c      	ldr	r0, [pc, #304]	; (8004e98 <stepper_rotate+0x270>)
 8004d68:	f7fc fcba 	bl	80016e0 <HAL_GPIO_WritePin>
	  steps_amount=steps_amount*(-1); //zamien z powrotem na dodatnia wartosc
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	425b      	negs	r3, r3
 8004d70:	607b      	str	r3, [r7, #4]

	  steps_per_rotation=((360.00/motor_angle)/step_size);
 8004d72:	4b4a      	ldr	r3, [pc, #296]	; (8004e9c <stepper_rotate+0x274>)
 8004d74:	4618      	mov	r0, r3
 8004d76:	f7fb fbe7 	bl	8000548 <__aeabi_f2d>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	460c      	mov	r4, r1
 8004d7e:	461a      	mov	r2, r3
 8004d80:	4623      	mov	r3, r4
 8004d82:	f04f 0000 	mov.w	r0, #0
 8004d86:	4946      	ldr	r1, [pc, #280]	; (8004ea0 <stepper_rotate+0x278>)
 8004d88:	f7fb fd5c 	bl	8000844 <__aeabi_ddiv>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	460c      	mov	r4, r1
 8004d90:	4625      	mov	r5, r4
 8004d92:	461c      	mov	r4, r3
 8004d94:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f7fb fbd5 	bl	8000548 <__aeabi_f2d>
 8004d9e:	4602      	mov	r2, r0
 8004da0:	460b      	mov	r3, r1
 8004da2:	4620      	mov	r0, r4
 8004da4:	4629      	mov	r1, r5
 8004da6:	f7fb fd4d 	bl	8000844 <__aeabi_ddiv>
 8004daa:	4603      	mov	r3, r0
 8004dac:	460c      	mov	r4, r1
 8004dae:	4618      	mov	r0, r3
 8004db0:	4621      	mov	r1, r4
 8004db2:	f7fb ff15 	bl	8000be0 <__aeabi_d2f>
 8004db6:	4603      	mov	r3, r0
 8004db8:	617b      	str	r3, [r7, #20]
	  total_steps=steps_amount;//rotation*steps_per_rotation;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	ee07 3a90 	vmov	s15, r3
 8004dc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004dc4:	edc7 7a04 	vstr	s15, [r7, #16]
	  step_period_micro_sec=((60.0000/(rpm*steps_per_rotation))*(1E6/2.0000));
 8004dc8:	ed97 7a00 	vldr	s14, [r7]
 8004dcc:	edd7 7a05 	vldr	s15, [r7, #20]
 8004dd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dd4:	ee17 0a90 	vmov	r0, s15
 8004dd8:	f7fb fbb6 	bl	8000548 <__aeabi_f2d>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	460c      	mov	r4, r1
 8004de0:	461a      	mov	r2, r3
 8004de2:	4623      	mov	r3, r4
 8004de4:	f04f 0000 	mov.w	r0, #0
 8004de8:	492e      	ldr	r1, [pc, #184]	; (8004ea4 <stepper_rotate+0x27c>)
 8004dea:	f7fb fd2b 	bl	8000844 <__aeabi_ddiv>
 8004dee:	4603      	mov	r3, r0
 8004df0:	460c      	mov	r4, r1
 8004df2:	4618      	mov	r0, r3
 8004df4:	4621      	mov	r1, r4
 8004df6:	a326      	add	r3, pc, #152	; (adr r3, 8004e90 <stepper_rotate+0x268>)
 8004df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dfc:	f7fb fbf8 	bl	80005f0 <__aeabi_dmul>
 8004e00:	4603      	mov	r3, r0
 8004e02:	460c      	mov	r4, r1
 8004e04:	4618      	mov	r0, r3
 8004e06:	4621      	mov	r1, r4
 8004e08:	f7fb feca 	bl	8000ba0 <__aeabi_d2uiz>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	60fb      	str	r3, [r7, #12]

	  for(unsigned long i=0; i<total_steps; i++){
 8004e10:	2300      	movs	r3, #0
 8004e12:	61bb      	str	r3, [r7, #24]
 8004e14:	e023      	b.n	8004e5e <stepper_rotate+0x236>
		HAL_GPIO_WritePin(STEP_PIN_GPIO_Port, STEP_PIN_Pin, GPIO_PIN_SET);
 8004e16:	2201      	movs	r2, #1
 8004e18:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004e1c:	481e      	ldr	r0, [pc, #120]	; (8004e98 <stepper_rotate+0x270>)
 8004e1e:	f7fc fc5f 	bl	80016e0 <HAL_GPIO_WritePin>
		HAL_Delay(step_period_micro_sec/1000);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	4a20      	ldr	r2, [pc, #128]	; (8004ea8 <stepper_rotate+0x280>)
 8004e26:	fba2 2303 	umull	r2, r3, r2, r3
 8004e2a:	099b      	lsrs	r3, r3, #6
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f7fc f8ff 	bl	8001030 <HAL_Delay>
		HAL_GPIO_WritePin(STEP_PIN_GPIO_Port, STEP_PIN_Pin, GPIO_PIN_RESET);
 8004e32:	2200      	movs	r2, #0
 8004e34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004e38:	4817      	ldr	r0, [pc, #92]	; (8004e98 <stepper_rotate+0x270>)
 8004e3a:	f7fc fc51 	bl	80016e0 <HAL_GPIO_WritePin>
		HAL_Delay(step_period_micro_sec/1000);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	4a19      	ldr	r2, [pc, #100]	; (8004ea8 <stepper_rotate+0x280>)
 8004e42:	fba2 2303 	umull	r2, r3, r2, r3
 8004e46:	099b      	lsrs	r3, r3, #6
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f7fc f8f1 	bl	8001030 <HAL_Delay>

		steps_count--;
 8004e4e:	4b17      	ldr	r3, [pc, #92]	; (8004eac <stepper_rotate+0x284>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	3b01      	subs	r3, #1
 8004e54:	4a15      	ldr	r2, [pc, #84]	; (8004eac <stepper_rotate+0x284>)
 8004e56:	6013      	str	r3, [r2, #0]

	  steps_per_rotation=((360.00/motor_angle)/step_size);
	  total_steps=steps_amount;//rotation*steps_per_rotation;
	  step_period_micro_sec=((60.0000/(rpm*steps_per_rotation))*(1E6/2.0000));

	  for(unsigned long i=0; i<total_steps; i++){
 8004e58:	69bb      	ldr	r3, [r7, #24]
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	61bb      	str	r3, [r7, #24]
 8004e5e:	69bb      	ldr	r3, [r7, #24]
 8004e60:	ee07 3a90 	vmov	s15, r3
 8004e64:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004e68:	edd7 7a04 	vldr	s15, [r7, #16]
 8004e6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e74:	d4cf      	bmi.n	8004e16 <stepper_rotate+0x1ee>
		HAL_GPIO_WritePin(STEP_PIN_GPIO_Port, STEP_PIN_Pin, GPIO_PIN_RESET);
		HAL_Delay(step_period_micro_sec/1000);

		steps_count--;
	  }
	  printf("Liczba krokow: %d\r\n", steps_count);
 8004e76:	4b0d      	ldr	r3, [pc, #52]	; (8004eac <stepper_rotate+0x284>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4619      	mov	r1, r3
 8004e7c:	480c      	ldr	r0, [pc, #48]	; (8004eb0 <stepper_rotate+0x288>)
 8004e7e:	f000 fcf3 	bl	8005868 <printf>
	}
}
 8004e82:	bf00      	nop
 8004e84:	3720      	adds	r7, #32
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bdb0      	pop	{r4, r5, r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	f3af 8000 	nop.w
 8004e90:	00000000 	.word	0x00000000
 8004e94:	411e8480 	.word	0x411e8480
 8004e98:	48001000 	.word	0x48001000
 8004e9c:	3fe66666 	.word	0x3fe66666
 8004ea0:	40768000 	.word	0x40768000
 8004ea4:	404e0000 	.word	0x404e0000
 8004ea8:	10624dd3 	.word	0x10624dd3
 8004eac:	200005d0 	.word	0x200005d0
 8004eb0:	080092cc 	.word	0x080092cc

08004eb4 <pozycja0>:
void pozycja0(){
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(KONTAKTRON_GPIO_Port, KONTAKTRON_Pin)==GPIO_PIN_RESET){//okno zamkniete
 8004eb8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004ebc:	4812      	ldr	r0, [pc, #72]	; (8004f08 <pozycja0+0x54>)
 8004ebe:	f7fc fbf7 	bl	80016b0 <HAL_GPIO_ReadPin>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d11c      	bne.n	8004f02 <pozycja0+0x4e>
		if((steps_count>=0)&&(steps_count<=1200)) //miedzy poz 0-3
 8004ec8:	4b10      	ldr	r3, [pc, #64]	; (8004f0c <pozycja0+0x58>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	db0c      	blt.n	8004eea <pozycja0+0x36>
 8004ed0:	4b0e      	ldr	r3, [pc, #56]	; (8004f0c <pozycja0+0x58>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8004ed8:	dc07      	bgt.n	8004eea <pozycja0+0x36>
			stepper_rotate(-steps_count, 200);
 8004eda:	4b0c      	ldr	r3, [pc, #48]	; (8004f0c <pozycja0+0x58>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	425b      	negs	r3, r3
 8004ee0:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8004f10 <pozycja0+0x5c>
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f7ff fe9f 	bl	8004c28 <stepper_rotate>
		if((steps_count<0) || (steps_count>1200))
 8004eea:	4b08      	ldr	r3, [pc, #32]	; (8004f0c <pozycja0+0x58>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	db04      	blt.n	8004efc <pozycja0+0x48>
 8004ef2:	4b06      	ldr	r3, [pc, #24]	; (8004f0c <pozycja0+0x58>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8004efa:	dd02      	ble.n	8004f02 <pozycja0+0x4e>
			printf("Kroki poza dopuszczalnym zakresem 0-1200\r\n");
 8004efc:	4805      	ldr	r0, [pc, #20]	; (8004f14 <pozycja0+0x60>)
 8004efe:	f000 fd17 	bl	8005930 <puts>
	}
	else{}//printf("Okno otwarte - brak mozliwosci ruchu roleta\r\n");//caly czas wyswietla

}
 8004f02:	bf00      	nop
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	bf00      	nop
 8004f08:	48001000 	.word	0x48001000
 8004f0c:	200005d0 	.word	0x200005d0
 8004f10:	43480000 	.word	0x43480000
 8004f14:	080092e0 	.word	0x080092e0

08004f18 <pozycja1>:
void pozycja1(){
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(KONTAKTRON_GPIO_Port, KONTAKTRON_Pin)==GPIO_PIN_RESET){//okno zamkniete
 8004f1c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004f20:	481c      	ldr	r0, [pc, #112]	; (8004f94 <pozycja1+0x7c>)
 8004f22:	f7fc fbc5 	bl	80016b0 <HAL_GPIO_ReadPin>
 8004f26:	4603      	mov	r3, r0
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d130      	bne.n	8004f8e <pozycja1+0x76>
		if((steps_count>=0)&&(steps_count<400)) //miedzy poz 0-1
 8004f2c:	4b1a      	ldr	r3, [pc, #104]	; (8004f98 <pozycja1+0x80>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	db0d      	blt.n	8004f50 <pozycja1+0x38>
 8004f34:	4b18      	ldr	r3, [pc, #96]	; (8004f98 <pozycja1+0x80>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8004f3c:	da08      	bge.n	8004f50 <pozycja1+0x38>
			stepper_rotate(400-steps_count, 200);
 8004f3e:	4b16      	ldr	r3, [pc, #88]	; (8004f98 <pozycja1+0x80>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f5c3 73c8 	rsb	r3, r3, #400	; 0x190
 8004f46:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8004f9c <pozycja1+0x84>
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f7ff fe6c 	bl	8004c28 <stepper_rotate>
		if((steps_count>=400)&&(steps_count<=1200)) //miedzy poz 1-3
 8004f50:	4b11      	ldr	r3, [pc, #68]	; (8004f98 <pozycja1+0x80>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8004f58:	db0d      	blt.n	8004f76 <pozycja1+0x5e>
 8004f5a:	4b0f      	ldr	r3, [pc, #60]	; (8004f98 <pozycja1+0x80>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8004f62:	dc08      	bgt.n	8004f76 <pozycja1+0x5e>
			stepper_rotate(-(steps_count-400), 200);
 8004f64:	4b0c      	ldr	r3, [pc, #48]	; (8004f98 <pozycja1+0x80>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f5c3 73c8 	rsb	r3, r3, #400	; 0x190
 8004f6c:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8004f9c <pozycja1+0x84>
 8004f70:	4618      	mov	r0, r3
 8004f72:	f7ff fe59 	bl	8004c28 <stepper_rotate>
		if((steps_count<0) || (steps_count>1200))
 8004f76:	4b08      	ldr	r3, [pc, #32]	; (8004f98 <pozycja1+0x80>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	db04      	blt.n	8004f88 <pozycja1+0x70>
 8004f7e:	4b06      	ldr	r3, [pc, #24]	; (8004f98 <pozycja1+0x80>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8004f86:	dd02      	ble.n	8004f8e <pozycja1+0x76>
			printf("Kroki poza dopuszczalnym zakresem 0-1200\r\n");
 8004f88:	4805      	ldr	r0, [pc, #20]	; (8004fa0 <pozycja1+0x88>)
 8004f8a:	f000 fcd1 	bl	8005930 <puts>
	}
	else{}//printf("Okno otwarte - brak mozliwosci ruchu roleta\r\n");//caly czas wyswietla
}
 8004f8e:	bf00      	nop
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	bf00      	nop
 8004f94:	48001000 	.word	0x48001000
 8004f98:	200005d0 	.word	0x200005d0
 8004f9c:	43480000 	.word	0x43480000
 8004fa0:	080092e0 	.word	0x080092e0

08004fa4 <pozycja2>:
void pozycja2(){
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(KONTAKTRON_GPIO_Port, KONTAKTRON_Pin)==GPIO_PIN_RESET){//okno zamkniete
 8004fa8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004fac:	481c      	ldr	r0, [pc, #112]	; (8005020 <pozycja2+0x7c>)
 8004fae:	f7fc fb7f 	bl	80016b0 <HAL_GPIO_ReadPin>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d130      	bne.n	800501a <pozycja2+0x76>
		if((steps_count>=0)&&(steps_count<800)) //miedzy poz 0-2
 8004fb8:	4b1a      	ldr	r3, [pc, #104]	; (8005024 <pozycja2+0x80>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	db0d      	blt.n	8004fdc <pozycja2+0x38>
 8004fc0:	4b18      	ldr	r3, [pc, #96]	; (8005024 <pozycja2+0x80>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8004fc8:	da08      	bge.n	8004fdc <pozycja2+0x38>
			stepper_rotate(800-steps_count, 200);
 8004fca:	4b16      	ldr	r3, [pc, #88]	; (8005024 <pozycja2+0x80>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f5c3 7348 	rsb	r3, r3, #800	; 0x320
 8004fd2:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8005028 <pozycja2+0x84>
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f7ff fe26 	bl	8004c28 <stepper_rotate>
		if((steps_count>=800)&&(steps_count<=1200)) //miedzy poz 2-3
 8004fdc:	4b11      	ldr	r3, [pc, #68]	; (8005024 <pozycja2+0x80>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8004fe4:	db0d      	blt.n	8005002 <pozycja2+0x5e>
 8004fe6:	4b0f      	ldr	r3, [pc, #60]	; (8005024 <pozycja2+0x80>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8004fee:	dc08      	bgt.n	8005002 <pozycja2+0x5e>
			stepper_rotate(-(steps_count-800), 200);
 8004ff0:	4b0c      	ldr	r3, [pc, #48]	; (8005024 <pozycja2+0x80>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f5c3 7348 	rsb	r3, r3, #800	; 0x320
 8004ff8:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8005028 <pozycja2+0x84>
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f7ff fe13 	bl	8004c28 <stepper_rotate>
		if((steps_count<0) || (steps_count>1200))
 8005002:	4b08      	ldr	r3, [pc, #32]	; (8005024 <pozycja2+0x80>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	2b00      	cmp	r3, #0
 8005008:	db04      	blt.n	8005014 <pozycja2+0x70>
 800500a:	4b06      	ldr	r3, [pc, #24]	; (8005024 <pozycja2+0x80>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8005012:	dd02      	ble.n	800501a <pozycja2+0x76>
			printf("Kroki poza dopuszczalnym zakresem 0-1200\r\n");
 8005014:	4805      	ldr	r0, [pc, #20]	; (800502c <pozycja2+0x88>)
 8005016:	f000 fc8b 	bl	8005930 <puts>
	}
	else{}//printf("Okno otwarte - brak mozliwosci ruchu roleta\r\n");//caly czas wyswietla
}
 800501a:	bf00      	nop
 800501c:	bd80      	pop	{r7, pc}
 800501e:	bf00      	nop
 8005020:	48001000 	.word	0x48001000
 8005024:	200005d0 	.word	0x200005d0
 8005028:	43480000 	.word	0x43480000
 800502c:	080092e0 	.word	0x080092e0

08005030 <pozycja3>:
void pozycja3(){
 8005030:	b580      	push	{r7, lr}
 8005032:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(KONTAKTRON_GPIO_Port, KONTAKTRON_Pin)==GPIO_PIN_RESET){//okno zamkniete
 8005034:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005038:	4812      	ldr	r0, [pc, #72]	; (8005084 <pozycja3+0x54>)
 800503a:	f7fc fb39 	bl	80016b0 <HAL_GPIO_ReadPin>
 800503e:	4603      	mov	r3, r0
 8005040:	2b00      	cmp	r3, #0
 8005042:	d11d      	bne.n	8005080 <pozycja3+0x50>
		if((steps_count>=0)&&(steps_count<=1200)) //miedzy poz 0-3
 8005044:	4b10      	ldr	r3, [pc, #64]	; (8005088 <pozycja3+0x58>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2b00      	cmp	r3, #0
 800504a:	db0d      	blt.n	8005068 <pozycja3+0x38>
 800504c:	4b0e      	ldr	r3, [pc, #56]	; (8005088 <pozycja3+0x58>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8005054:	dc08      	bgt.n	8005068 <pozycja3+0x38>
			stepper_rotate(1200-steps_count, 200);
 8005056:	4b0c      	ldr	r3, [pc, #48]	; (8005088 <pozycja3+0x58>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f5c3 6396 	rsb	r3, r3, #1200	; 0x4b0
 800505e:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 800508c <pozycja3+0x5c>
 8005062:	4618      	mov	r0, r3
 8005064:	f7ff fde0 	bl	8004c28 <stepper_rotate>
		if((steps_count<0) || (steps_count>1200))
 8005068:	4b07      	ldr	r3, [pc, #28]	; (8005088 <pozycja3+0x58>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	2b00      	cmp	r3, #0
 800506e:	db04      	blt.n	800507a <pozycja3+0x4a>
 8005070:	4b05      	ldr	r3, [pc, #20]	; (8005088 <pozycja3+0x58>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8005078:	dd02      	ble.n	8005080 <pozycja3+0x50>
			printf("Kroki poza dopuszczalnym zakresem 0-1200\r\n");
 800507a:	4805      	ldr	r0, [pc, #20]	; (8005090 <pozycja3+0x60>)
 800507c:	f000 fc58 	bl	8005930 <puts>
	}
	else{}//printf("Okno otwarte - brak mozliwosci ruchu roleta\r\n");//caly czas wyswietla
}
 8005080:	bf00      	nop
 8005082:	bd80      	pop	{r7, pc}
 8005084:	48001000 	.word	0x48001000
 8005088:	200005d0 	.word	0x200005d0
 800508c:	43480000 	.word	0x43480000
 8005090:	080092e0 	.word	0x080092e0

08005094 <rotateCW>:
void rotateCW() {
 8005094:	b580      	push	{r7, lr}
 8005096:	af00      	add	r7, sp, #0
	if((steps_count<0)||(steps_count>1200))
 8005098:	4b13      	ldr	r3, [pc, #76]	; (80050e8 <rotateCW+0x54>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	2b00      	cmp	r3, #0
 800509e:	db04      	blt.n	80050aa <rotateCW+0x16>
 80050a0:	4b11      	ldr	r3, [pc, #68]	; (80050e8 <rotateCW+0x54>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80050a8:	dd03      	ble.n	80050b2 <rotateCW+0x1e>
		printf("Kroki poza dopuszczalnym zakresem 0-1200\r\n");
 80050aa:	4810      	ldr	r0, [pc, #64]	; (80050ec <rotateCW+0x58>)
 80050ac:	f000 fc40 	bl	8005930 <puts>
 80050b0:	e017      	b.n	80050e2 <rotateCW+0x4e>
	else{
		HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_RESET);
 80050b2:	2200      	movs	r2, #0
 80050b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80050b8:	480d      	ldr	r0, [pc, #52]	; (80050f0 <rotateCW+0x5c>)
 80050ba:	f7fc fb11 	bl	80016e0 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(STEP_PIN_GPIO_Port, STEP_PIN_Pin, GPIO_PIN_SET);
 80050be:	2201      	movs	r2, #1
 80050c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80050c4:	480a      	ldr	r0, [pc, #40]	; (80050f0 <rotateCW+0x5c>)
 80050c6:	f7fc fb0b 	bl	80016e0 <HAL_GPIO_WritePin>
	    HAL_Delay(2);
 80050ca:	2002      	movs	r0, #2
 80050cc:	f7fb ffb0 	bl	8001030 <HAL_Delay>
	    HAL_GPIO_WritePin(STEP_PIN_GPIO_Port, STEP_PIN_Pin, GPIO_PIN_RESET);
 80050d0:	2200      	movs	r2, #0
 80050d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80050d6:	4806      	ldr	r0, [pc, #24]	; (80050f0 <rotateCW+0x5c>)
 80050d8:	f7fc fb02 	bl	80016e0 <HAL_GPIO_WritePin>
	    HAL_Delay(2);
 80050dc:	2002      	movs	r0, #2
 80050de:	f7fb ffa7 	bl	8001030 <HAL_Delay>
	}
}
 80050e2:	bf00      	nop
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	bf00      	nop
 80050e8:	200005d0 	.word	0x200005d0
 80050ec:	080092e0 	.word	0x080092e0
 80050f0:	48001000 	.word	0x48001000

080050f4 <rotateCCW>:
void rotateCCW() {
 80050f4:	b580      	push	{r7, lr}
 80050f6:	af00      	add	r7, sp, #0
	if((steps_count<0)||(steps_count>1200))
 80050f8:	4b13      	ldr	r3, [pc, #76]	; (8005148 <rotateCCW+0x54>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	db04      	blt.n	800510a <rotateCCW+0x16>
 8005100:	4b11      	ldr	r3, [pc, #68]	; (8005148 <rotateCCW+0x54>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8005108:	dd03      	ble.n	8005112 <rotateCCW+0x1e>
		printf("Kroki poza dopuszczalnym zakresem 0-1200\r\n");
 800510a:	4810      	ldr	r0, [pc, #64]	; (800514c <rotateCCW+0x58>)
 800510c:	f000 fc10 	bl	8005930 <puts>
 8005110:	e017      	b.n	8005142 <rotateCCW+0x4e>
	else{
		HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_SET);
 8005112:	2201      	movs	r2, #1
 8005114:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005118:	480d      	ldr	r0, [pc, #52]	; (8005150 <rotateCCW+0x5c>)
 800511a:	f7fc fae1 	bl	80016e0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(STEP_PIN_GPIO_Port, STEP_PIN_Pin, GPIO_PIN_SET);
 800511e:	2201      	movs	r2, #1
 8005120:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005124:	480a      	ldr	r0, [pc, #40]	; (8005150 <rotateCCW+0x5c>)
 8005126:	f7fc fadb 	bl	80016e0 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 800512a:	2002      	movs	r0, #2
 800512c:	f7fb ff80 	bl	8001030 <HAL_Delay>
		HAL_GPIO_WritePin(STEP_PIN_GPIO_Port, STEP_PIN_Pin, GPIO_PIN_RESET);
 8005130:	2200      	movs	r2, #0
 8005132:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005136:	4806      	ldr	r0, [pc, #24]	; (8005150 <rotateCCW+0x5c>)
 8005138:	f7fc fad2 	bl	80016e0 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 800513c:	2002      	movs	r0, #2
 800513e:	f7fb ff77 	bl	8001030 <HAL_Delay>
	}
}
 8005142:	bf00      	nop
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	200005d0 	.word	0x200005d0
 800514c:	080092e0 	.word	0x080092e0
 8005150:	48001000 	.word	0x48001000

08005154 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b086      	sub	sp, #24
 8005158:	af00      	add	r7, sp, #0

	/*opcja 2*/
	//rozwin_rolete();
	/*koniec opcji 2*/
	//odczytanie inicjalizujacej wartosci pinu CLK
	aLastState=HAL_GPIO_ReadPin(CLK_PIN_GPIO_Port, CLK_PIN_Pin);
 800515a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800515e:	488e      	ldr	r0, [pc, #568]	; (8005398 <main+0x244>)
 8005160:	f7fc faa6 	bl	80016b0 <HAL_GPIO_ReadPin>
 8005164:	4603      	mov	r3, r0
 8005166:	461a      	mov	r2, r3
 8005168:	4b8c      	ldr	r3, [pc, #560]	; (800539c <main+0x248>)
 800516a:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800516c:	f7fb ff14 	bl	8000f98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005170:	f000 f92c 	bl	80053cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005174:	f7ff fbc0 	bl	80048f8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8005178:	f000 faba 	bl	80056f0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800517c:	f7ff fc90 	bl	8004aa0 <MX_I2C1_Init>
  MX_TIM17_Init();
 8005180:	f000 fa66 	bl	8005650 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
  //HAL_TIM_Base_Start_IT(&htim17);
  printf("START\r\n");
 8005184:	4886      	ldr	r0, [pc, #536]	; (80053a0 <main+0x24c>)
 8005186:	f000 fbd3 	bl	8005930 <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  	  //HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, 1);
  	int tmp = 1;
 800518a:	2301      	movs	r3, #1
 800518c:	617b      	str	r3, [r7, #20]
  	int dana = 0;
 800518e:	2300      	movs	r3, #0
 8005190:	613b      	str	r3, [r7, #16]
  	int numer = 0;
 8005192:	2300      	movs	r3, #0
 8005194:	60fb      	str	r3, [r7, #12]
  {
	  //nadaj_433(200, 221);
	  //HAL_Delay(2000);
	  //HAL_GPIO_TogglePin(LD_G_GPIO_Port, LD_G_Pin);
	  //---------------------------------------- komunikacja 433 poczatek
		if (flaga_odbierania == 2) {
 8005196:	4b83      	ldr	r3, [pc, #524]	; (80053a4 <main+0x250>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	2b02      	cmp	r3, #2
 800519c:	d151      	bne.n	8005242 <main+0xee>
			if (odebrano[0] == 48 && odebrano[1] == 100) {
 800519e:	4b82      	ldr	r3, [pc, #520]	; (80053a8 <main+0x254>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	2b30      	cmp	r3, #48	; 0x30
 80051a4:	d108      	bne.n	80051b8 <main+0x64>
 80051a6:	4b80      	ldr	r3, [pc, #512]	; (80053a8 <main+0x254>)
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	2b64      	cmp	r3, #100	; 0x64
 80051ac:	d104      	bne.n	80051b8 <main+0x64>
				HAL_GPIO_WritePin(LD_RR_GPIO_Port, LD_RR_Pin, 0);
 80051ae:	2200      	movs	r2, #0
 80051b0:	2104      	movs	r1, #4
 80051b2:	487e      	ldr	r0, [pc, #504]	; (80053ac <main+0x258>)
 80051b4:	f7fc fa94 	bl	80016e0 <HAL_GPIO_WritePin>

			}
			if (odebrano[0] == 48 && odebrano[1] == 101) {
 80051b8:	4b7b      	ldr	r3, [pc, #492]	; (80053a8 <main+0x254>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	2b30      	cmp	r3, #48	; 0x30
 80051be:	d11a      	bne.n	80051f6 <main+0xa2>
 80051c0:	4b79      	ldr	r3, [pc, #484]	; (80053a8 <main+0x254>)
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	2b65      	cmp	r3, #101	; 0x65
 80051c6:	d116      	bne.n	80051f6 <main+0xa2>
				HAL_GPIO_WritePin(LD_RR_GPIO_Port, LD_RR_Pin, 1);
 80051c8:	2201      	movs	r2, #1
 80051ca:	2104      	movs	r1, #4
 80051cc:	4877      	ldr	r0, [pc, #476]	; (80053ac <main+0x258>)
 80051ce:	f7fc fa87 	bl	80016e0 <HAL_GPIO_WritePin>
				//HAL_GPIO_WritePin(Gniazdo1_GPIO_Port, Gniazdo1_Pin, 1);
				for (dana = 0; dana < 100000; dana++) {
 80051d2:	2300      	movs	r3, #0
 80051d4:	613b      	str	r3, [r7, #16]
 80051d6:	e006      	b.n	80051e6 <main+0x92>
					HAL_GPIO_TogglePin(LD_RR_GPIO_Port, LD_RR_Pin);
 80051d8:	2104      	movs	r1, #4
 80051da:	4874      	ldr	r0, [pc, #464]	; (80053ac <main+0x258>)
 80051dc:	f7fc fa98 	bl	8001710 <HAL_GPIO_TogglePin>

			}
			if (odebrano[0] == 48 && odebrano[1] == 101) {
				HAL_GPIO_WritePin(LD_RR_GPIO_Port, LD_RR_Pin, 1);
				//HAL_GPIO_WritePin(Gniazdo1_GPIO_Port, Gniazdo1_Pin, 1);
				for (dana = 0; dana < 100000; dana++) {
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	3301      	adds	r3, #1
 80051e4:	613b      	str	r3, [r7, #16]
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	4a71      	ldr	r2, [pc, #452]	; (80053b0 <main+0x25c>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	ddf4      	ble.n	80051d8 <main+0x84>
					HAL_GPIO_TogglePin(LD_RR_GPIO_Port, LD_RR_Pin);
				}
				nadaj_433(200, 221);
 80051ee:	21dd      	movs	r1, #221	; 0xdd
 80051f0:	20c8      	movs	r0, #200	; 0xc8
 80051f2:	f7ff fb5f 	bl	80048b4 <nadaj_433>
			}
			if (odebrano[0] == 48 && odebrano[1] == 102) {
 80051f6:	4b6c      	ldr	r3, [pc, #432]	; (80053a8 <main+0x254>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	2b30      	cmp	r3, #48	; 0x30
 80051fc:	d115      	bne.n	800522a <main+0xd6>
 80051fe:	4b6a      	ldr	r3, [pc, #424]	; (80053a8 <main+0x254>)
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	2b66      	cmp	r3, #102	; 0x66
 8005204:	d111      	bne.n	800522a <main+0xd6>
				//HAL_GPIO_WritePin(Gniazdo2_GPIO_Port, Gniazdo2_Pin, 0);
				for (dana = 0; dana < 100000; dana++) {
 8005206:	2300      	movs	r3, #0
 8005208:	613b      	str	r3, [r7, #16]
 800520a:	e006      	b.n	800521a <main+0xc6>
					HAL_GPIO_TogglePin(LD_RR_GPIO_Port, LD_RR_Pin);
 800520c:	2104      	movs	r1, #4
 800520e:	4867      	ldr	r0, [pc, #412]	; (80053ac <main+0x258>)
 8005210:	f7fc fa7e 	bl	8001710 <HAL_GPIO_TogglePin>
				}
				nadaj_433(200, 221);
			}
			if (odebrano[0] == 48 && odebrano[1] == 102) {
				//HAL_GPIO_WritePin(Gniazdo2_GPIO_Port, Gniazdo2_Pin, 0);
				for (dana = 0; dana < 100000; dana++) {
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	3301      	adds	r3, #1
 8005218:	613b      	str	r3, [r7, #16]
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	4a64      	ldr	r2, [pc, #400]	; (80053b0 <main+0x25c>)
 800521e:	4293      	cmp	r3, r2
 8005220:	ddf4      	ble.n	800520c <main+0xb8>
					HAL_GPIO_TogglePin(LD_RR_GPIO_Port, LD_RR_Pin);
				}
				nadaj_433(200, 222);
 8005222:	21de      	movs	r1, #222	; 0xde
 8005224:	20c8      	movs	r0, #200	; 0xc8
 8005226:	f7ff fb45 	bl	80048b4 <nadaj_433>
			}
			odebrano[0] = 0;
 800522a:	4b5f      	ldr	r3, [pc, #380]	; (80053a8 <main+0x254>)
 800522c:	2200      	movs	r2, #0
 800522e:	601a      	str	r2, [r3, #0]
			odebrano[1] = 0;
 8005230:	4b5d      	ldr	r3, [pc, #372]	; (80053a8 <main+0x254>)
 8005232:	2200      	movs	r2, #0
 8005234:	605a      	str	r2, [r3, #4]
			flaga_odbierania = 1;
 8005236:	4b5b      	ldr	r3, [pc, #364]	; (80053a4 <main+0x250>)
 8005238:	2201      	movs	r2, #1
 800523a:	601a      	str	r2, [r3, #0]
			tryb_odbierania = 0;
 800523c:	4b5d      	ldr	r3, [pc, #372]	; (80053b4 <main+0x260>)
 800523e:	2200      	movs	r2, #0
 8005240:	601a      	str	r2, [r3, #0]
		}
		tmp++;
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	3301      	adds	r3, #1
 8005246:	617b      	str	r3, [r7, #20]
		if (tmp == 400000) {
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	4a5b      	ldr	r2, [pc, #364]	; (80053b8 <main+0x264>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d108      	bne.n	8005262 <main+0x10e>
			nadaj_433(20,30);
 8005250:	211e      	movs	r1, #30
 8005252:	2014      	movs	r0, #20
 8005254:	f7ff fb2e 	bl	80048b4 <nadaj_433>
			tmp = 0;
 8005258:	2300      	movs	r3, #0
 800525a:	617b      	str	r3, [r7, #20]
			numer++;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	3301      	adds	r3, #1
 8005260:	60fb      	str	r3, [r7, #12]

		}
	  //---------------------------------------- komunikacja 433 koniec

	  //sprawdzanie kontaktronu - czy okno zamkniete
	  if(flag_kontaktron==1){
 8005262:	4b56      	ldr	r3, [pc, #344]	; (80053bc <main+0x268>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	2b01      	cmp	r3, #1
 8005268:	d11e      	bne.n	80052a8 <main+0x154>
		  if(HAL_GPIO_ReadPin(KONTAKTRON_GPIO_Port, KONTAKTRON_Pin)==GPIO_PIN_RESET){ //zamkniete
 800526a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800526e:	484a      	ldr	r0, [pc, #296]	; (8005398 <main+0x244>)
 8005270:	f7fc fa1e 	bl	80016b0 <HAL_GPIO_ReadPin>
 8005274:	4603      	mov	r3, r0
 8005276:	2b00      	cmp	r3, #0
 8005278:	d10b      	bne.n	8005292 <main+0x13e>
			  HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, GPIO_PIN_SET);
 800527a:	2201      	movs	r2, #1
 800527c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005280:	4845      	ldr	r0, [pc, #276]	; (8005398 <main+0x244>)
 8005282:	f7fc fa2d 	bl	80016e0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(LD_RR_GPIO_Port, LD_RR_Pin, GPIO_PIN_RESET);
 8005286:	2200      	movs	r2, #0
 8005288:	2104      	movs	r1, #4
 800528a:	4848      	ldr	r0, [pc, #288]	; (80053ac <main+0x258>)
 800528c:	f7fc fa28 	bl	80016e0 <HAL_GPIO_WritePin>
 8005290:	e00a      	b.n	80052a8 <main+0x154>
			 //printf("Okno zamkniete\r\n"); //caly czas wypisywalo
		  }
		  else{
			  HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, GPIO_PIN_RESET);
 8005292:	2200      	movs	r2, #0
 8005294:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005298:	483f      	ldr	r0, [pc, #252]	; (8005398 <main+0x244>)
 800529a:	f7fc fa21 	bl	80016e0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(LD_RR_GPIO_Port, LD_RR_Pin, GPIO_PIN_SET);
 800529e:	2201      	movs	r2, #1
 80052a0:	2104      	movs	r1, #4
 80052a2:	4842      	ldr	r0, [pc, #264]	; (80053ac <main+0x258>)
 80052a4:	f7fc fa1c 	bl	80016e0 <HAL_GPIO_WritePin>
	/*opcja 2*/
	//rozwin_rolete();
	/*koniec opcji 2*/

	/*opcja 3*/
	if(HAL_GPIO_ReadPin(JOY_DOWN_GPIO_Port, JOY_DOWN_Pin)==GPIO_PIN_SET){
 80052a8:	2120      	movs	r1, #32
 80052aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80052ae:	f7fc f9ff 	bl	80016b0 <HAL_GPIO_ReadPin>
 80052b2:	4603      	mov	r3, r0
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d101      	bne.n	80052bc <main+0x168>
		pozycja3();
 80052b8:	f7ff feba 	bl	8005030 <pozycja3>
		//HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, GPIO_PIN_SET);
		//nadaj_433(23,65);
	}
	if(HAL_GPIO_ReadPin(JOY_UP_GPIO_Port, JOY_UP_Pin)==GPIO_PIN_SET)
 80052bc:	2108      	movs	r1, #8
 80052be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80052c2:	f7fc f9f5 	bl	80016b0 <HAL_GPIO_ReadPin>
 80052c6:	4603      	mov	r3, r0
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d101      	bne.n	80052d0 <main+0x17c>
		pozycja0();
 80052cc:	f7ff fdf2 	bl	8004eb4 <pozycja0>
	if(HAL_GPIO_ReadPin(JOY_LEFT_GPIO_Port, JOY_LEFT_Pin)==GPIO_PIN_SET)
 80052d0:	2102      	movs	r1, #2
 80052d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80052d6:	f7fc f9eb 	bl	80016b0 <HAL_GPIO_ReadPin>
 80052da:	4603      	mov	r3, r0
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d101      	bne.n	80052e4 <main+0x190>
		pozycja1();
 80052e0:	f7ff fe1a 	bl	8004f18 <pozycja1>
	if(HAL_GPIO_ReadPin(JOY_RIGHT_GPIO_Port, JOY_RIGHT_Pin)==GPIO_PIN_SET)
 80052e4:	2104      	movs	r1, #4
 80052e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80052ea:	f7fc f9e1 	bl	80016b0 <HAL_GPIO_ReadPin>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d101      	bne.n	80052f8 <main+0x1a4>
		pozycja2();
 80052f4:	f7ff fe56 	bl	8004fa4 <pozycja2>

	if(HAL_GPIO_ReadPin(KONTAKTRON_GPIO_Port, KONTAKTRON_Pin)==GPIO_PIN_RESET){//okno zamkniete
 80052f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80052fc:	4826      	ldr	r0, [pc, #152]	; (8005398 <main+0x244>)
 80052fe:	f7fc f9d7 	bl	80016b0 <HAL_GPIO_ReadPin>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	f47f af46 	bne.w	8005196 <main+0x42>
		//PORUSZANIE ENKODEREM I SILNIKIEM
		//odczytanie biezacego stanu pinu CLK
		aState=HAL_GPIO_ReadPin(CLK_PIN_GPIO_Port, CLK_PIN_Pin);
 800530a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800530e:	4822      	ldr	r0, [pc, #136]	; (8005398 <main+0x244>)
 8005310:	f7fc f9ce 	bl	80016b0 <HAL_GPIO_ReadPin>
 8005314:	4603      	mov	r3, r0
 8005316:	461a      	mov	r2, r3
 8005318:	4b29      	ldr	r3, [pc, #164]	; (80053c0 <main+0x26c>)
 800531a:	601a      	str	r2, [r3, #0]
		// If the previous and the current state of the outputCLK are different,
		//that means a Pulse has occured
		if(aState != aLastState){
 800531c:	4b28      	ldr	r3, [pc, #160]	; (80053c0 <main+0x26c>)
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	4b1e      	ldr	r3, [pc, #120]	; (800539c <main+0x248>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	429a      	cmp	r2, r3
 8005326:	d031      	beq.n	800538c <main+0x238>
		// If the outputDT state is different to the outputCLK state,
		//that means the encoder is rotating clockwise
			if(HAL_GPIO_ReadPin(DT_PIN_GPIO_Port, DT_PIN_Pin) != aState){
 8005328:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800532c:	481a      	ldr	r0, [pc, #104]	; (8005398 <main+0x244>)
 800532e:	f7fc f9bf 	bl	80016b0 <HAL_GPIO_ReadPin>
 8005332:	4603      	mov	r3, r0
 8005334:	461a      	mov	r2, r3
 8005336:	4b22      	ldr	r3, [pc, #136]	; (80053c0 <main+0x26c>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	429a      	cmp	r2, r3
 800533c:	d010      	beq.n	8005360 <main+0x20c>
		 //za jednym pokreceniem wykonuje sie 5razy wiecej krokow
				for(int i=0; i<5; i++){
 800533e:	2300      	movs	r3, #0
 8005340:	60bb      	str	r3, [r7, #8]
 8005342:	e009      	b.n	8005358 <main+0x204>
					steps_count--;
 8005344:	4b1f      	ldr	r3, [pc, #124]	; (80053c4 <main+0x270>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	3b01      	subs	r3, #1
 800534a:	4a1e      	ldr	r2, [pc, #120]	; (80053c4 <main+0x270>)
 800534c:	6013      	str	r3, [r2, #0]
					rotateCW();
 800534e:	f7ff fea1 	bl	8005094 <rotateCW>
		if(aState != aLastState){
		// If the outputDT state is different to the outputCLK state,
		//that means the encoder is rotating clockwise
			if(HAL_GPIO_ReadPin(DT_PIN_GPIO_Port, DT_PIN_Pin) != aState){
		 //za jednym pokreceniem wykonuje sie 5razy wiecej krokow
				for(int i=0; i<5; i++){
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	3301      	adds	r3, #1
 8005356:	60bb      	str	r3, [r7, #8]
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	2b04      	cmp	r3, #4
 800535c:	ddf2      	ble.n	8005344 <main+0x1f0>
 800535e:	e00f      	b.n	8005380 <main+0x22c>
					steps_count--;
					rotateCW();
				}
			}
			else{ //that means the encoder is rotating counterclockwise
				for(int i=0; i<5; i++){
 8005360:	2300      	movs	r3, #0
 8005362:	607b      	str	r3, [r7, #4]
 8005364:	e009      	b.n	800537a <main+0x226>
					steps_count++;
 8005366:	4b17      	ldr	r3, [pc, #92]	; (80053c4 <main+0x270>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	3301      	adds	r3, #1
 800536c:	4a15      	ldr	r2, [pc, #84]	; (80053c4 <main+0x270>)
 800536e:	6013      	str	r3, [r2, #0]
					rotateCCW();
 8005370:	f7ff fec0 	bl	80050f4 <rotateCCW>
					steps_count--;
					rotateCW();
				}
			}
			else{ //that means the encoder is rotating counterclockwise
				for(int i=0; i<5; i++){
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	3301      	adds	r3, #1
 8005378:	607b      	str	r3, [r7, #4]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2b04      	cmp	r3, #4
 800537e:	ddf2      	ble.n	8005366 <main+0x212>
					steps_count++;
					rotateCCW();
				}
			}
		printf("Liczba krokow: %d\r\n", steps_count);
 8005380:	4b10      	ldr	r3, [pc, #64]	; (80053c4 <main+0x270>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4619      	mov	r1, r3
 8005386:	4810      	ldr	r0, [pc, #64]	; (80053c8 <main+0x274>)
 8005388:	f000 fa6e 	bl	8005868 <printf>
		}
		aLastState = aState; // Updates the previous state of the outputCLK with the current state
 800538c:	4b0c      	ldr	r3, [pc, #48]	; (80053c0 <main+0x26c>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a02      	ldr	r2, [pc, #8]	; (800539c <main+0x248>)
 8005392:	6013      	str	r3, [r2, #0]
	/*koniec opcji 3*/
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */

  }
 8005394:	e6ff      	b.n	8005196 <main+0x42>
 8005396:	bf00      	nop
 8005398:	48001000 	.word	0x48001000
 800539c:	20000660 	.word	0x20000660
 80053a0:	0800930c 	.word	0x0800930c
 80053a4:	20000000 	.word	0x20000000
 80053a8:	20000598 	.word	0x20000598
 80053ac:	48000400 	.word	0x48000400
 80053b0:	0001869f 	.word	0x0001869f
 80053b4:	2000000c 	.word	0x2000000c
 80053b8:	00061a80 	.word	0x00061a80
 80053bc:	200005d4 	.word	0x200005d4
 80053c0:	20000664 	.word	0x20000664
 80053c4:	200005d0 	.word	0x200005d0
 80053c8:	080092cc 	.word	0x080092cc

080053cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b0b8      	sub	sp, #224	; 0xe0
 80053d0:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80053d2:	2310      	movs	r3, #16
 80053d4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80053d8:	2301      	movs	r3, #1
 80053da:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80053de:	2300      	movs	r3, #0
 80053e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80053e4:	2360      	movs	r3, #96	; 0x60
 80053e6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80053ea:	2302      	movs	r3, #2
 80053ec:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80053f0:	2301      	movs	r3, #1
 80053f2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLN = 40;
 80053f6:	2328      	movs	r3, #40	; 0x28
 80053f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80053fc:	2307      	movs	r3, #7
 80053fe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8005402:	2302      	movs	r3, #2
 8005404:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8005408:	2302      	movs	r3, #2
 800540a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800540e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005412:	4618      	mov	r0, r3
 8005414:	f7fc fb30 	bl	8001a78 <HAL_RCC_OscConfig>
 8005418:	4603      	mov	r3, r0
 800541a:	2b00      	cmp	r3, #0
 800541c:	d004      	beq.n	8005428 <SystemClock_Config+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800541e:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005422:	482a      	ldr	r0, [pc, #168]	; (80054cc <SystemClock_Config+0x100>)
 8005424:	f000 f856 	bl	80054d4 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005428:	230f      	movs	r3, #15
 800542a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800542e:	2303      	movs	r3, #3
 8005430:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005434:	2300      	movs	r3, #0
 8005436:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800543a:	2300      	movs	r3, #0
 800543c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005440:	2300      	movs	r3, #0
 8005442:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005446:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800544a:	2104      	movs	r1, #4
 800544c:	4618      	mov	r0, r3
 800544e:	f7fc fe75 	bl	800213c <HAL_RCC_ClockConfig>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d004      	beq.n	8005462 <SystemClock_Config+0x96>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005458:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 800545c:	481b      	ldr	r0, [pc, #108]	; (80054cc <SystemClock_Config+0x100>)
 800545e:	f000 f839 	bl	80054d4 <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8005462:	2342      	movs	r3, #66	; 0x42
 8005464:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005466:	2300      	movs	r3, #0
 8005468:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800546a:	2300      	movs	r3, #0
 800546c:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800546e:	463b      	mov	r3, r7
 8005470:	4618      	mov	r0, r3
 8005472:	f7fd f8c1 	bl	80025f8 <HAL_RCCEx_PeriphCLKConfig>
 8005476:	4603      	mov	r3, r0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d004      	beq.n	8005486 <SystemClock_Config+0xba>
  {
    _Error_Handler(__FILE__, __LINE__);
 800547c:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8005480:	4812      	ldr	r0, [pc, #72]	; (80054cc <SystemClock_Config+0x100>)
 8005482:	f000 f827 	bl	80054d4 <_Error_Handler>
  }

    /**Configure the main internal regulator output voltage 
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8005486:	f44f 7000 	mov.w	r0, #512	; 0x200
 800548a:	f7fc faa1 	bl	80019d0 <HAL_PWREx_ControlVoltageScaling>
 800548e:	4603      	mov	r3, r0
 8005490:	2b00      	cmp	r3, #0
 8005492:	d004      	beq.n	800549e <SystemClock_Config+0xd2>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005494:	f240 11cb 	movw	r1, #459	; 0x1cb
 8005498:	480c      	ldr	r0, [pc, #48]	; (80054cc <SystemClock_Config+0x100>)
 800549a:	f000 f81b 	bl	80054d4 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800549e:	f7fd f815 	bl	80024cc <HAL_RCC_GetHCLKFreq>
 80054a2:	4602      	mov	r2, r0
 80054a4:	4b0a      	ldr	r3, [pc, #40]	; (80054d0 <SystemClock_Config+0x104>)
 80054a6:	fba3 2302 	umull	r2, r3, r3, r2
 80054aa:	099b      	lsrs	r3, r3, #6
 80054ac:	4618      	mov	r0, r3
 80054ae:	f7fb fedd 	bl	800126c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80054b2:	2004      	movs	r0, #4
 80054b4:	f7fb fee6 	bl	8001284 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80054b8:	2200      	movs	r2, #0
 80054ba:	2100      	movs	r1, #0
 80054bc:	f04f 30ff 	mov.w	r0, #4294967295
 80054c0:	f7fb feaa 	bl	8001218 <HAL_NVIC_SetPriority>
}
 80054c4:	bf00      	nop
 80054c6:	37e0      	adds	r7, #224	; 0xe0
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}
 80054cc:	08009314 	.word	0x08009314
 80054d0:	10624dd3 	.word	0x10624dd3

080054d4 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b083      	sub	sp, #12
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
  {
  }
 80054de:	e7fe      	b.n	80054de <_Error_Handler+0xa>

080054e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b082      	sub	sp, #8
 80054e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80054e6:	4a24      	ldr	r2, [pc, #144]	; (8005578 <HAL_MspInit+0x98>)
 80054e8:	4b23      	ldr	r3, [pc, #140]	; (8005578 <HAL_MspInit+0x98>)
 80054ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054ec:	f043 0301 	orr.w	r3, r3, #1
 80054f0:	6613      	str	r3, [r2, #96]	; 0x60
 80054f2:	4b21      	ldr	r3, [pc, #132]	; (8005578 <HAL_MspInit+0x98>)
 80054f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054f6:	f003 0301 	and.w	r3, r3, #1
 80054fa:	607b      	str	r3, [r7, #4]
 80054fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80054fe:	4a1e      	ldr	r2, [pc, #120]	; (8005578 <HAL_MspInit+0x98>)
 8005500:	4b1d      	ldr	r3, [pc, #116]	; (8005578 <HAL_MspInit+0x98>)
 8005502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005504:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005508:	6593      	str	r3, [r2, #88]	; 0x58
 800550a:	4b1b      	ldr	r3, [pc, #108]	; (8005578 <HAL_MspInit+0x98>)
 800550c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800550e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005512:	603b      	str	r3, [r7, #0]
 8005514:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005516:	2003      	movs	r0, #3
 8005518:	f7fb fe72 	bl	8001200 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800551c:	2200      	movs	r2, #0
 800551e:	2100      	movs	r1, #0
 8005520:	f06f 000b 	mvn.w	r0, #11
 8005524:	f7fb fe78 	bl	8001218 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8005528:	2200      	movs	r2, #0
 800552a:	2100      	movs	r1, #0
 800552c:	f06f 000a 	mvn.w	r0, #10
 8005530:	f7fb fe72 	bl	8001218 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8005534:	2200      	movs	r2, #0
 8005536:	2100      	movs	r1, #0
 8005538:	f06f 0009 	mvn.w	r0, #9
 800553c:	f7fb fe6c 	bl	8001218 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8005540:	2200      	movs	r2, #0
 8005542:	2100      	movs	r1, #0
 8005544:	f06f 0004 	mvn.w	r0, #4
 8005548:	f7fb fe66 	bl	8001218 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800554c:	2200      	movs	r2, #0
 800554e:	2100      	movs	r1, #0
 8005550:	f06f 0003 	mvn.w	r0, #3
 8005554:	f7fb fe60 	bl	8001218 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8005558:	2200      	movs	r2, #0
 800555a:	2100      	movs	r1, #0
 800555c:	f06f 0001 	mvn.w	r0, #1
 8005560:	f7fb fe5a 	bl	8001218 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005564:	2200      	movs	r2, #0
 8005566:	2100      	movs	r1, #0
 8005568:	f04f 30ff 	mov.w	r0, #4294967295
 800556c:	f7fb fe54 	bl	8001218 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005570:	bf00      	nop
 8005572:	3708      	adds	r7, #8
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}
 8005578:	40021000 	.word	0x40021000

0800557c <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 800557c:	b480      	push	{r7}
 800557e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005580:	bf00      	nop
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr
 800558a:	bf00      	nop

0800558c <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800558c:	b480      	push	{r7}
 800558e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005590:	bf00      	nop
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr
 800559a:	bf00      	nop

0800559c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80055a0:	f7fb fd2c 	bl	8000ffc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80055a4:	f7fb fe8a 	bl	80012bc <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80055a8:	bf00      	nop
 80055aa:	bd80      	pop	{r7, pc}

080055ac <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
* @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
*/
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80055b0:	4802      	ldr	r0, [pc, #8]	; (80055bc <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80055b2:	f7fd fcff 	bl	8002fb4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80055b6:	bf00      	nop
 80055b8:	bd80      	pop	{r7, pc}
 80055ba:	bf00      	nop
 80055bc:	20000668 	.word	0x20000668

080055c0 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80055c4:	4802      	ldr	r0, [pc, #8]	; (80055d0 <USART2_IRQHandler+0x10>)
 80055c6:	f7fd ffb7 	bl	8003538 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80055ca:	bf00      	nop
 80055cc:	bd80      	pop	{r7, pc}
 80055ce:	bf00      	nop
 80055d0:	200006a8 	.word	0x200006a8

080055d4 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80055d8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80055dc:	f7fc f8aa 	bl	8001734 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80055e0:	bf00      	nop
 80055e2:	bd80      	pop	{r7, pc}

080055e4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80055e4:	b480      	push	{r7}
 80055e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80055e8:	4a17      	ldr	r2, [pc, #92]	; (8005648 <SystemInit+0x64>)
 80055ea:	4b17      	ldr	r3, [pc, #92]	; (8005648 <SystemInit+0x64>)
 80055ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80055f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80055f8:	4a14      	ldr	r2, [pc, #80]	; (800564c <SystemInit+0x68>)
 80055fa:	4b14      	ldr	r3, [pc, #80]	; (800564c <SystemInit+0x68>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f043 0301 	orr.w	r3, r3, #1
 8005602:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8005604:	4b11      	ldr	r3, [pc, #68]	; (800564c <SystemInit+0x68>)
 8005606:	2200      	movs	r2, #0
 8005608:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800560a:	4a10      	ldr	r2, [pc, #64]	; (800564c <SystemInit+0x68>)
 800560c:	4b0f      	ldr	r3, [pc, #60]	; (800564c <SystemInit+0x68>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8005614:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8005618:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800561a:	4b0c      	ldr	r3, [pc, #48]	; (800564c <SystemInit+0x68>)
 800561c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005620:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005622:	4a0a      	ldr	r2, [pc, #40]	; (800564c <SystemInit+0x68>)
 8005624:	4b09      	ldr	r3, [pc, #36]	; (800564c <SystemInit+0x68>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800562c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800562e:	4b07      	ldr	r3, [pc, #28]	; (800564c <SystemInit+0x68>)
 8005630:	2200      	movs	r2, #0
 8005632:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005634:	4b04      	ldr	r3, [pc, #16]	; (8005648 <SystemInit+0x64>)
 8005636:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800563a:	609a      	str	r2, [r3, #8]
#endif
}
 800563c:	bf00      	nop
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr
 8005646:	bf00      	nop
 8005648:	e000ed00 	.word	0xe000ed00
 800564c:	40021000 	.word	0x40021000

08005650 <MX_TIM17_Init>:

TIM_HandleTypeDef htim17;

/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 8005654:	4b10      	ldr	r3, [pc, #64]	; (8005698 <MX_TIM17_Init+0x48>)
 8005656:	4a11      	ldr	r2, [pc, #68]	; (800569c <MX_TIM17_Init+0x4c>)
 8005658:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 80;
 800565a:	4b0f      	ldr	r3, [pc, #60]	; (8005698 <MX_TIM17_Init+0x48>)
 800565c:	2250      	movs	r2, #80	; 0x50
 800565e:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005660:	4b0d      	ldr	r3, [pc, #52]	; (8005698 <MX_TIM17_Init+0x48>)
 8005662:	2200      	movs	r2, #0
 8005664:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 10;
 8005666:	4b0c      	ldr	r3, [pc, #48]	; (8005698 <MX_TIM17_Init+0x48>)
 8005668:	220a      	movs	r2, #10
 800566a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800566c:	4b0a      	ldr	r3, [pc, #40]	; (8005698 <MX_TIM17_Init+0x48>)
 800566e:	2200      	movs	r2, #0
 8005670:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8005672:	4b09      	ldr	r3, [pc, #36]	; (8005698 <MX_TIM17_Init+0x48>)
 8005674:	2200      	movs	r2, #0
 8005676:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005678:	4b07      	ldr	r3, [pc, #28]	; (8005698 <MX_TIM17_Init+0x48>)
 800567a:	2200      	movs	r2, #0
 800567c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800567e:	4806      	ldr	r0, [pc, #24]	; (8005698 <MX_TIM17_Init+0x48>)
 8005680:	f7fd fc6c 	bl	8002f5c <HAL_TIM_Base_Init>
 8005684:	4603      	mov	r3, r0
 8005686:	2b00      	cmp	r3, #0
 8005688:	d003      	beq.n	8005692 <MX_TIM17_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 800568a:	213e      	movs	r1, #62	; 0x3e
 800568c:	4804      	ldr	r0, [pc, #16]	; (80056a0 <MX_TIM17_Init+0x50>)
 800568e:	f7ff ff21 	bl	80054d4 <_Error_Handler>
  }

}
 8005692:	bf00      	nop
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	20000668 	.word	0x20000668
 800569c:	40014800 	.word	0x40014800
 80056a0:	08009324 	.word	0x08009324

080056a4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b084      	sub	sp, #16
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM17)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a0d      	ldr	r2, [pc, #52]	; (80056e8 <HAL_TIM_Base_MspInit+0x44>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d113      	bne.n	80056de <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* TIM17 clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 80056b6:	4a0d      	ldr	r2, [pc, #52]	; (80056ec <HAL_TIM_Base_MspInit+0x48>)
 80056b8:	4b0c      	ldr	r3, [pc, #48]	; (80056ec <HAL_TIM_Base_MspInit+0x48>)
 80056ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80056c0:	6613      	str	r3, [r2, #96]	; 0x60
 80056c2:	4b0a      	ldr	r3, [pc, #40]	; (80056ec <HAL_TIM_Base_MspInit+0x48>)
 80056c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80056ca:	60fb      	str	r3, [r7, #12]
 80056cc:	68fb      	ldr	r3, [r7, #12]

    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 80056ce:	2200      	movs	r2, #0
 80056d0:	2100      	movs	r1, #0
 80056d2:	201a      	movs	r0, #26
 80056d4:	f7fb fda0 	bl	8001218 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80056d8:	201a      	movs	r0, #26
 80056da:	f7fb fdb9 	bl	8001250 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 80056de:	bf00      	nop
 80056e0:	3710      	adds	r7, #16
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}
 80056e6:	bf00      	nop
 80056e8:	40014800 	.word	0x40014800
 80056ec:	40021000 	.word	0x40021000

080056f0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80056f4:	4b15      	ldr	r3, [pc, #84]	; (800574c <MX_USART2_UART_Init+0x5c>)
 80056f6:	4a16      	ldr	r2, [pc, #88]	; (8005750 <MX_USART2_UART_Init+0x60>)
 80056f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80056fa:	4b14      	ldr	r3, [pc, #80]	; (800574c <MX_USART2_UART_Init+0x5c>)
 80056fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005700:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_7B;
 8005702:	4b12      	ldr	r3, [pc, #72]	; (800574c <MX_USART2_UART_Init+0x5c>)
 8005704:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005708:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800570a:	4b10      	ldr	r3, [pc, #64]	; (800574c <MX_USART2_UART_Init+0x5c>)
 800570c:	2200      	movs	r2, #0
 800570e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005710:	4b0e      	ldr	r3, [pc, #56]	; (800574c <MX_USART2_UART_Init+0x5c>)
 8005712:	2200      	movs	r2, #0
 8005714:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005716:	4b0d      	ldr	r3, [pc, #52]	; (800574c <MX_USART2_UART_Init+0x5c>)
 8005718:	220c      	movs	r2, #12
 800571a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800571c:	4b0b      	ldr	r3, [pc, #44]	; (800574c <MX_USART2_UART_Init+0x5c>)
 800571e:	2200      	movs	r2, #0
 8005720:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005722:	4b0a      	ldr	r3, [pc, #40]	; (800574c <MX_USART2_UART_Init+0x5c>)
 8005724:	2200      	movs	r2, #0
 8005726:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005728:	4b08      	ldr	r3, [pc, #32]	; (800574c <MX_USART2_UART_Init+0x5c>)
 800572a:	2200      	movs	r2, #0
 800572c:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800572e:	4b07      	ldr	r3, [pc, #28]	; (800574c <MX_USART2_UART_Init+0x5c>)
 8005730:	2200      	movs	r2, #0
 8005732:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005734:	4805      	ldr	r0, [pc, #20]	; (800574c <MX_USART2_UART_Init+0x5c>)
 8005736:	f7fd fe1f 	bl	8003378 <HAL_UART_Init>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d003      	beq.n	8005748 <MX_USART2_UART_Init+0x58>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005740:	2144      	movs	r1, #68	; 0x44
 8005742:	4804      	ldr	r0, [pc, #16]	; (8005754 <MX_USART2_UART_Init+0x64>)
 8005744:	f7ff fec6 	bl	80054d4 <_Error_Handler>
  }

}
 8005748:	bf00      	nop
 800574a:	bd80      	pop	{r7, pc}
 800574c:	200006a8 	.word	0x200006a8
 8005750:	40004400 	.word	0x40004400
 8005754:	08009334 	.word	0x08009334

08005758 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b088      	sub	sp, #32
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART2)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a15      	ldr	r2, [pc, #84]	; (80057bc <HAL_UART_MspInit+0x64>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d123      	bne.n	80057b2 <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800576a:	4a15      	ldr	r2, [pc, #84]	; (80057c0 <HAL_UART_MspInit+0x68>)
 800576c:	4b14      	ldr	r3, [pc, #80]	; (80057c0 <HAL_UART_MspInit+0x68>)
 800576e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005770:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005774:	6593      	str	r3, [r2, #88]	; 0x58
 8005776:	4b12      	ldr	r3, [pc, #72]	; (80057c0 <HAL_UART_MspInit+0x68>)
 8005778:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800577a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800577e:	60bb      	str	r3, [r7, #8]
 8005780:	68bb      	ldr	r3, [r7, #8]
  
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005782:	2360      	movs	r3, #96	; 0x60
 8005784:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005786:	2302      	movs	r3, #2
 8005788:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800578a:	2301      	movs	r3, #1
 800578c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800578e:	2303      	movs	r3, #3
 8005790:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005792:	2307      	movs	r3, #7
 8005794:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005796:	f107 030c 	add.w	r3, r7, #12
 800579a:	4619      	mov	r1, r3
 800579c:	4809      	ldr	r0, [pc, #36]	; (80057c4 <HAL_UART_MspInit+0x6c>)
 800579e:	f7fb fddb 	bl	8001358 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80057a2:	2200      	movs	r2, #0
 80057a4:	2100      	movs	r1, #0
 80057a6:	2026      	movs	r0, #38	; 0x26
 80057a8:	f7fb fd36 	bl	8001218 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80057ac:	2026      	movs	r0, #38	; 0x26
 80057ae:	f7fb fd4f 	bl	8001250 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80057b2:	bf00      	nop
 80057b4:	3720      	adds	r7, #32
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}
 80057ba:	bf00      	nop
 80057bc:	40004400 	.word	0x40004400
 80057c0:	40021000 	.word	0x40021000
 80057c4:	48000c00 	.word	0x48000c00

080057c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80057c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005800 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80057cc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80057ce:	e003      	b.n	80057d8 <LoopCopyDataInit>

080057d0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80057d0:	4b0c      	ldr	r3, [pc, #48]	; (8005804 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80057d2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80057d4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80057d6:	3104      	adds	r1, #4

080057d8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80057d8:	480b      	ldr	r0, [pc, #44]	; (8005808 <LoopForever+0xa>)
	ldr	r3, =_edata
 80057da:	4b0c      	ldr	r3, [pc, #48]	; (800580c <LoopForever+0xe>)
	adds	r2, r0, r1
 80057dc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80057de:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80057e0:	d3f6      	bcc.n	80057d0 <CopyDataInit>
	ldr	r2, =_sbss
 80057e2:	4a0b      	ldr	r2, [pc, #44]	; (8005810 <LoopForever+0x12>)
	b	LoopFillZerobss
 80057e4:	e002      	b.n	80057ec <LoopFillZerobss>

080057e6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80057e6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80057e8:	f842 3b04 	str.w	r3, [r2], #4

080057ec <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80057ec:	4b09      	ldr	r3, [pc, #36]	; (8005814 <LoopForever+0x16>)
	cmp	r2, r3
 80057ee:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80057f0:	d3f9      	bcc.n	80057e6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80057f2:	f7ff fef7 	bl	80055e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80057f6:	f000 f811 	bl	800581c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80057fa:	f7ff fcab 	bl	8005154 <main>

080057fe <LoopForever>:

LoopForever:
    b LoopForever
 80057fe:	e7fe      	b.n	80057fe <LoopForever>

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005800:	20018000 	.word	0x20018000
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 8005804:	0800956c 	.word	0x0800956c
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005808:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800580c:	20000578 	.word	0x20000578
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 8005810:	20000578 	.word	0x20000578
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 8005814:	20000724 	.word	0x20000724

08005818 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005818:	e7fe      	b.n	8005818 <ADC1_2_IRQHandler>
	...

0800581c <__libc_init_array>:
 800581c:	b570      	push	{r4, r5, r6, lr}
 800581e:	4b0e      	ldr	r3, [pc, #56]	; (8005858 <__libc_init_array+0x3c>)
 8005820:	4c0e      	ldr	r4, [pc, #56]	; (800585c <__libc_init_array+0x40>)
 8005822:	1ae4      	subs	r4, r4, r3
 8005824:	10a4      	asrs	r4, r4, #2
 8005826:	2500      	movs	r5, #0
 8005828:	461e      	mov	r6, r3
 800582a:	42a5      	cmp	r5, r4
 800582c:	d004      	beq.n	8005838 <__libc_init_array+0x1c>
 800582e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005832:	4798      	blx	r3
 8005834:	3501      	adds	r5, #1
 8005836:	e7f8      	b.n	800582a <__libc_init_array+0xe>
 8005838:	f003 fd0a 	bl	8009250 <_init>
 800583c:	4c08      	ldr	r4, [pc, #32]	; (8005860 <__libc_init_array+0x44>)
 800583e:	4b09      	ldr	r3, [pc, #36]	; (8005864 <__libc_init_array+0x48>)
 8005840:	1ae4      	subs	r4, r4, r3
 8005842:	10a4      	asrs	r4, r4, #2
 8005844:	2500      	movs	r5, #0
 8005846:	461e      	mov	r6, r3
 8005848:	42a5      	cmp	r5, r4
 800584a:	d004      	beq.n	8005856 <__libc_init_array+0x3a>
 800584c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005850:	4798      	blx	r3
 8005852:	3501      	adds	r5, #1
 8005854:	e7f8      	b.n	8005848 <__libc_init_array+0x2c>
 8005856:	bd70      	pop	{r4, r5, r6, pc}
 8005858:	08009564 	.word	0x08009564
 800585c:	08009564 	.word	0x08009564
 8005860:	08009568 	.word	0x08009568
 8005864:	08009564 	.word	0x08009564

08005868 <printf>:
 8005868:	b40f      	push	{r0, r1, r2, r3}
 800586a:	4b0a      	ldr	r3, [pc, #40]	; (8005894 <printf+0x2c>)
 800586c:	b513      	push	{r0, r1, r4, lr}
 800586e:	681c      	ldr	r4, [r3, #0]
 8005870:	b124      	cbz	r4, 800587c <printf+0x14>
 8005872:	69a3      	ldr	r3, [r4, #24]
 8005874:	b913      	cbnz	r3, 800587c <printf+0x14>
 8005876:	4620      	mov	r0, r4
 8005878:	f002 f82c 	bl	80078d4 <__sinit>
 800587c:	ab05      	add	r3, sp, #20
 800587e:	9a04      	ldr	r2, [sp, #16]
 8005880:	68a1      	ldr	r1, [r4, #8]
 8005882:	9301      	str	r3, [sp, #4]
 8005884:	4620      	mov	r0, r4
 8005886:	f000 f85b 	bl	8005940 <_vfprintf_r>
 800588a:	b002      	add	sp, #8
 800588c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005890:	b004      	add	sp, #16
 8005892:	4770      	bx	lr
 8005894:	20000104 	.word	0x20000104

08005898 <_puts_r>:
 8005898:	b530      	push	{r4, r5, lr}
 800589a:	4605      	mov	r5, r0
 800589c:	b089      	sub	sp, #36	; 0x24
 800589e:	4608      	mov	r0, r1
 80058a0:	460c      	mov	r4, r1
 80058a2:	f7fa fc95 	bl	80001d0 <strlen>
 80058a6:	4b1e      	ldr	r3, [pc, #120]	; (8005920 <_puts_r+0x88>)
 80058a8:	9306      	str	r3, [sp, #24]
 80058aa:	2301      	movs	r3, #1
 80058ac:	9005      	str	r0, [sp, #20]
 80058ae:	9307      	str	r3, [sp, #28]
 80058b0:	4418      	add	r0, r3
 80058b2:	ab04      	add	r3, sp, #16
 80058b4:	9301      	str	r3, [sp, #4]
 80058b6:	2302      	movs	r3, #2
 80058b8:	9404      	str	r4, [sp, #16]
 80058ba:	9003      	str	r0, [sp, #12]
 80058bc:	9302      	str	r3, [sp, #8]
 80058be:	b125      	cbz	r5, 80058ca <_puts_r+0x32>
 80058c0:	69ab      	ldr	r3, [r5, #24]
 80058c2:	b913      	cbnz	r3, 80058ca <_puts_r+0x32>
 80058c4:	4628      	mov	r0, r5
 80058c6:	f002 f805 	bl	80078d4 <__sinit>
 80058ca:	69ab      	ldr	r3, [r5, #24]
 80058cc:	68ac      	ldr	r4, [r5, #8]
 80058ce:	b913      	cbnz	r3, 80058d6 <_puts_r+0x3e>
 80058d0:	4628      	mov	r0, r5
 80058d2:	f001 ffff 	bl	80078d4 <__sinit>
 80058d6:	4b13      	ldr	r3, [pc, #76]	; (8005924 <_puts_r+0x8c>)
 80058d8:	429c      	cmp	r4, r3
 80058da:	d101      	bne.n	80058e0 <_puts_r+0x48>
 80058dc:	686c      	ldr	r4, [r5, #4]
 80058de:	e008      	b.n	80058f2 <_puts_r+0x5a>
 80058e0:	4b11      	ldr	r3, [pc, #68]	; (8005928 <_puts_r+0x90>)
 80058e2:	429c      	cmp	r4, r3
 80058e4:	d101      	bne.n	80058ea <_puts_r+0x52>
 80058e6:	68ac      	ldr	r4, [r5, #8]
 80058e8:	e003      	b.n	80058f2 <_puts_r+0x5a>
 80058ea:	4b10      	ldr	r3, [pc, #64]	; (800592c <_puts_r+0x94>)
 80058ec:	429c      	cmp	r4, r3
 80058ee:	bf08      	it	eq
 80058f0:	68ec      	ldreq	r4, [r5, #12]
 80058f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058f6:	049a      	lsls	r2, r3, #18
 80058f8:	d406      	bmi.n	8005908 <_puts_r+0x70>
 80058fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80058fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005900:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005904:	81a3      	strh	r3, [r4, #12]
 8005906:	6662      	str	r2, [r4, #100]	; 0x64
 8005908:	aa01      	add	r2, sp, #4
 800590a:	4621      	mov	r1, r4
 800590c:	4628      	mov	r0, r5
 800590e:	f002 f967 	bl	8007be0 <__sfvwrite_r>
 8005912:	2800      	cmp	r0, #0
 8005914:	bf14      	ite	ne
 8005916:	f04f 30ff 	movne.w	r0, #4294967295
 800591a:	200a      	moveq	r0, #10
 800591c:	b009      	add	sp, #36	; 0x24
 800591e:	bd30      	pop	{r4, r5, pc}
 8005920:	0800938c 	.word	0x0800938c
 8005924:	080093f0 	.word	0x080093f0
 8005928:	08009410 	.word	0x08009410
 800592c:	08009430 	.word	0x08009430

08005930 <puts>:
 8005930:	4b02      	ldr	r3, [pc, #8]	; (800593c <puts+0xc>)
 8005932:	4601      	mov	r1, r0
 8005934:	6818      	ldr	r0, [r3, #0]
 8005936:	f7ff bfaf 	b.w	8005898 <_puts_r>
 800593a:	bf00      	nop
 800593c:	20000104 	.word	0x20000104

08005940 <_vfprintf_r>:
 8005940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005944:	b0bd      	sub	sp, #244	; 0xf4
 8005946:	468b      	mov	fp, r1
 8005948:	9205      	str	r2, [sp, #20]
 800594a:	461c      	mov	r4, r3
 800594c:	461f      	mov	r7, r3
 800594e:	4682      	mov	sl, r0
 8005950:	f002 fab8 	bl	8007ec4 <_localeconv_r>
 8005954:	6803      	ldr	r3, [r0, #0]
 8005956:	930d      	str	r3, [sp, #52]	; 0x34
 8005958:	4618      	mov	r0, r3
 800595a:	f7fa fc39 	bl	80001d0 <strlen>
 800595e:	9008      	str	r0, [sp, #32]
 8005960:	f1ba 0f00 	cmp.w	sl, #0
 8005964:	d005      	beq.n	8005972 <_vfprintf_r+0x32>
 8005966:	f8da 3018 	ldr.w	r3, [sl, #24]
 800596a:	b913      	cbnz	r3, 8005972 <_vfprintf_r+0x32>
 800596c:	4650      	mov	r0, sl
 800596e:	f001 ffb1 	bl	80078d4 <__sinit>
 8005972:	4b9d      	ldr	r3, [pc, #628]	; (8005be8 <_vfprintf_r+0x2a8>)
 8005974:	459b      	cmp	fp, r3
 8005976:	d102      	bne.n	800597e <_vfprintf_r+0x3e>
 8005978:	f8da b004 	ldr.w	fp, [sl, #4]
 800597c:	e00a      	b.n	8005994 <_vfprintf_r+0x54>
 800597e:	4b9b      	ldr	r3, [pc, #620]	; (8005bec <_vfprintf_r+0x2ac>)
 8005980:	459b      	cmp	fp, r3
 8005982:	d102      	bne.n	800598a <_vfprintf_r+0x4a>
 8005984:	f8da b008 	ldr.w	fp, [sl, #8]
 8005988:	e004      	b.n	8005994 <_vfprintf_r+0x54>
 800598a:	4b99      	ldr	r3, [pc, #612]	; (8005bf0 <_vfprintf_r+0x2b0>)
 800598c:	459b      	cmp	fp, r3
 800598e:	bf08      	it	eq
 8005990:	f8da b00c 	ldreq.w	fp, [sl, #12]
 8005994:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 8005998:	0498      	lsls	r0, r3, #18
 800599a:	d409      	bmi.n	80059b0 <_vfprintf_r+0x70>
 800599c:	f8db 2064 	ldr.w	r2, [fp, #100]	; 0x64
 80059a0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80059a4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80059a8:	f8ab 300c 	strh.w	r3, [fp, #12]
 80059ac:	f8cb 2064 	str.w	r2, [fp, #100]	; 0x64
 80059b0:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80059b4:	0719      	lsls	r1, r3, #28
 80059b6:	d509      	bpl.n	80059cc <_vfprintf_r+0x8c>
 80059b8:	f8db 3010 	ldr.w	r3, [fp, #16]
 80059bc:	b133      	cbz	r3, 80059cc <_vfprintf_r+0x8c>
 80059be:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80059c2:	f003 031a 	and.w	r3, r3, #26
 80059c6:	2b0a      	cmp	r3, #10
 80059c8:	d116      	bne.n	80059f8 <_vfprintf_r+0xb8>
 80059ca:	e009      	b.n	80059e0 <_vfprintf_r+0xa0>
 80059cc:	4659      	mov	r1, fp
 80059ce:	4650      	mov	r0, sl
 80059d0:	f000 ffe6 	bl	80069a0 <__swsetup_r>
 80059d4:	2800      	cmp	r0, #0
 80059d6:	d0f2      	beq.n	80059be <_vfprintf_r+0x7e>
 80059d8:	f04f 30ff 	mov.w	r0, #4294967295
 80059dc:	f000 bfa3 	b.w	8006926 <_vfprintf_r+0xfe6>
 80059e0:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	db07      	blt.n	80059f8 <_vfprintf_r+0xb8>
 80059e8:	4623      	mov	r3, r4
 80059ea:	9a05      	ldr	r2, [sp, #20]
 80059ec:	4659      	mov	r1, fp
 80059ee:	4650      	mov	r0, sl
 80059f0:	f000 ffa0 	bl	8006934 <__sbprintf>
 80059f4:	f000 bf97 	b.w	8006926 <_vfprintf_r+0xfe6>
 80059f8:	ed9f 7b79 	vldr	d7, [pc, #484]	; 8005be0 <_vfprintf_r+0x2a0>
 80059fc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005a00:	2300      	movs	r3, #0
 8005a02:	ac2c      	add	r4, sp, #176	; 0xb0
 8005a04:	941f      	str	r4, [sp, #124]	; 0x7c
 8005a06:	9321      	str	r3, [sp, #132]	; 0x84
 8005a08:	9320      	str	r3, [sp, #128]	; 0x80
 8005a0a:	9304      	str	r3, [sp, #16]
 8005a0c:	9311      	str	r3, [sp, #68]	; 0x44
 8005a0e:	9310      	str	r3, [sp, #64]	; 0x40
 8005a10:	930a      	str	r3, [sp, #40]	; 0x28
 8005a12:	9d05      	ldr	r5, [sp, #20]
 8005a14:	462b      	mov	r3, r5
 8005a16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a1a:	b11a      	cbz	r2, 8005a24 <_vfprintf_r+0xe4>
 8005a1c:	2a25      	cmp	r2, #37	; 0x25
 8005a1e:	d001      	beq.n	8005a24 <_vfprintf_r+0xe4>
 8005a20:	461d      	mov	r5, r3
 8005a22:	e7f7      	b.n	8005a14 <_vfprintf_r+0xd4>
 8005a24:	9b05      	ldr	r3, [sp, #20]
 8005a26:	1aee      	subs	r6, r5, r3
 8005a28:	d017      	beq.n	8005a5a <_vfprintf_r+0x11a>
 8005a2a:	e884 0048 	stmia.w	r4, {r3, r6}
 8005a2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a30:	4433      	add	r3, r6
 8005a32:	9321      	str	r3, [sp, #132]	; 0x84
 8005a34:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005a36:	3301      	adds	r3, #1
 8005a38:	2b07      	cmp	r3, #7
 8005a3a:	9320      	str	r3, [sp, #128]	; 0x80
 8005a3c:	dc01      	bgt.n	8005a42 <_vfprintf_r+0x102>
 8005a3e:	3408      	adds	r4, #8
 8005a40:	e008      	b.n	8005a54 <_vfprintf_r+0x114>
 8005a42:	aa1f      	add	r2, sp, #124	; 0x7c
 8005a44:	4659      	mov	r1, fp
 8005a46:	4650      	mov	r0, sl
 8005a48:	f003 f9d1 	bl	8008dee <__sprint_r>
 8005a4c:	2800      	cmp	r0, #0
 8005a4e:	f040 8633 	bne.w	80066b8 <_vfprintf_r+0xd78>
 8005a52:	ac2c      	add	r4, sp, #176	; 0xb0
 8005a54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a56:	4433      	add	r3, r6
 8005a58:	930a      	str	r3, [sp, #40]	; 0x28
 8005a5a:	782b      	ldrb	r3, [r5, #0]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	f000 8624 	beq.w	80066aa <_vfprintf_r+0xd6a>
 8005a62:	2200      	movs	r2, #0
 8005a64:	1c6b      	adds	r3, r5, #1
 8005a66:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005a6a:	4611      	mov	r1, r2
 8005a6c:	f04f 39ff 	mov.w	r9, #4294967295
 8005a70:	9209      	str	r2, [sp, #36]	; 0x24
 8005a72:	4615      	mov	r5, r2
 8005a74:	200a      	movs	r0, #10
 8005a76:	1c5e      	adds	r6, r3, #1
 8005a78:	781b      	ldrb	r3, [r3, #0]
 8005a7a:	9605      	str	r6, [sp, #20]
 8005a7c:	9302      	str	r3, [sp, #8]
 8005a7e:	9b02      	ldr	r3, [sp, #8]
 8005a80:	3b20      	subs	r3, #32
 8005a82:	2b58      	cmp	r3, #88	; 0x58
 8005a84:	f200 826a 	bhi.w	8005f5c <_vfprintf_r+0x61c>
 8005a88:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005a8c:	0268005c 	.word	0x0268005c
 8005a90:	006c0268 	.word	0x006c0268
 8005a94:	02680268 	.word	0x02680268
 8005a98:	02680268 	.word	0x02680268
 8005a9c:	02680268 	.word	0x02680268
 8005aa0:	0059006f 	.word	0x0059006f
 8005aa4:	007a0268 	.word	0x007a0268
 8005aa8:	0268007d 	.word	0x0268007d
 8005aac:	00b600a4 	.word	0x00b600a4
 8005ab0:	00b600b6 	.word	0x00b600b6
 8005ab4:	00b600b6 	.word	0x00b600b6
 8005ab8:	00b600b6 	.word	0x00b600b6
 8005abc:	00b600b6 	.word	0x00b600b6
 8005ac0:	02680268 	.word	0x02680268
 8005ac4:	02680268 	.word	0x02680268
 8005ac8:	02680268 	.word	0x02680268
 8005acc:	02680268 	.word	0x02680268
 8005ad0:	02680268 	.word	0x02680268
 8005ad4:	011200e6 	.word	0x011200e6
 8005ad8:	01120268 	.word	0x01120268
 8005adc:	02680268 	.word	0x02680268
 8005ae0:	02680268 	.word	0x02680268
 8005ae4:	026800c9 	.word	0x026800c9
 8005ae8:	01590268 	.word	0x01590268
 8005aec:	02680268 	.word	0x02680268
 8005af0:	02680268 	.word	0x02680268
 8005af4:	01a00268 	.word	0x01a00268
 8005af8:	02680268 	.word	0x02680268
 8005afc:	02680067 	.word	0x02680067
 8005b00:	02680268 	.word	0x02680268
 8005b04:	02680268 	.word	0x02680268
 8005b08:	02680268 	.word	0x02680268
 8005b0c:	02680268 	.word	0x02680268
 8005b10:	00dd0268 	.word	0x00dd0268
 8005b14:	01120061 	.word	0x01120061
 8005b18:	01120112 	.word	0x01120112
 8005b1c:	006100cc 	.word	0x006100cc
 8005b20:	02680268 	.word	0x02680268
 8005b24:	026800cf 	.word	0x026800cf
 8005b28:	015b013b 	.word	0x015b013b
 8005b2c:	00da0176 	.word	0x00da0176
 8005b30:	01870268 	.word	0x01870268
 8005b34:	01a20268 	.word	0x01a20268
 8005b38:	02680268 	.word	0x02680268
 8005b3c:	01ba      	.short	0x01ba
 8005b3e:	2201      	movs	r2, #1
 8005b40:	212b      	movs	r1, #43	; 0x2b
 8005b42:	e002      	b.n	8005b4a <_vfprintf_r+0x20a>
 8005b44:	b909      	cbnz	r1, 8005b4a <_vfprintf_r+0x20a>
 8005b46:	2201      	movs	r2, #1
 8005b48:	2120      	movs	r1, #32
 8005b4a:	9b05      	ldr	r3, [sp, #20]
 8005b4c:	e793      	b.n	8005a76 <_vfprintf_r+0x136>
 8005b4e:	2a00      	cmp	r2, #0
 8005b50:	f000 8087 	beq.w	8005c62 <_vfprintf_r+0x322>
 8005b54:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005b58:	e083      	b.n	8005c62 <_vfprintf_r+0x322>
 8005b5a:	b10a      	cbz	r2, 8005b60 <_vfprintf_r+0x220>
 8005b5c:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005b60:	4b24      	ldr	r3, [pc, #144]	; (8005bf4 <_vfprintf_r+0x2b4>)
 8005b62:	e151      	b.n	8005e08 <_vfprintf_r+0x4c8>
 8005b64:	f045 0501 	orr.w	r5, r5, #1
 8005b68:	e7ef      	b.n	8005b4a <_vfprintf_r+0x20a>
 8005b6a:	683e      	ldr	r6, [r7, #0]
 8005b6c:	9609      	str	r6, [sp, #36]	; 0x24
 8005b6e:	2e00      	cmp	r6, #0
 8005b70:	f107 0304 	add.w	r3, r7, #4
 8005b74:	db01      	blt.n	8005b7a <_vfprintf_r+0x23a>
 8005b76:	461f      	mov	r7, r3
 8005b78:	e7e7      	b.n	8005b4a <_vfprintf_r+0x20a>
 8005b7a:	4276      	negs	r6, r6
 8005b7c:	9609      	str	r6, [sp, #36]	; 0x24
 8005b7e:	461f      	mov	r7, r3
 8005b80:	f045 0504 	orr.w	r5, r5, #4
 8005b84:	e7e1      	b.n	8005b4a <_vfprintf_r+0x20a>
 8005b86:	9e05      	ldr	r6, [sp, #20]
 8005b88:	9b05      	ldr	r3, [sp, #20]
 8005b8a:	7836      	ldrb	r6, [r6, #0]
 8005b8c:	9602      	str	r6, [sp, #8]
 8005b8e:	2e2a      	cmp	r6, #42	; 0x2a
 8005b90:	f103 0301 	add.w	r3, r3, #1
 8005b94:	d002      	beq.n	8005b9c <_vfprintf_r+0x25c>
 8005b96:	f04f 0900 	mov.w	r9, #0
 8005b9a:	e00a      	b.n	8005bb2 <_vfprintf_r+0x272>
 8005b9c:	f8d7 9000 	ldr.w	r9, [r7]
 8005ba0:	9305      	str	r3, [sp, #20]
 8005ba2:	1d3e      	adds	r6, r7, #4
 8005ba4:	f1b9 0f00 	cmp.w	r9, #0
 8005ba8:	4637      	mov	r7, r6
 8005baa:	dace      	bge.n	8005b4a <_vfprintf_r+0x20a>
 8005bac:	f04f 39ff 	mov.w	r9, #4294967295
 8005bb0:	e7cb      	b.n	8005b4a <_vfprintf_r+0x20a>
 8005bb2:	9305      	str	r3, [sp, #20]
 8005bb4:	9b02      	ldr	r3, [sp, #8]
 8005bb6:	3b30      	subs	r3, #48	; 0x30
 8005bb8:	2b09      	cmp	r3, #9
 8005bba:	d808      	bhi.n	8005bce <_vfprintf_r+0x28e>
 8005bbc:	fb00 3909 	mla	r9, r0, r9, r3
 8005bc0:	9b05      	ldr	r3, [sp, #20]
 8005bc2:	461e      	mov	r6, r3
 8005bc4:	f816 3b01 	ldrb.w	r3, [r6], #1
 8005bc8:	9302      	str	r3, [sp, #8]
 8005bca:	4633      	mov	r3, r6
 8005bcc:	e7f1      	b.n	8005bb2 <_vfprintf_r+0x272>
 8005bce:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
 8005bd2:	e754      	b.n	8005a7e <_vfprintf_r+0x13e>
 8005bd4:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8005bd8:	e7b7      	b.n	8005b4a <_vfprintf_r+0x20a>
 8005bda:	bf00      	nop
 8005bdc:	f3af 8000 	nop.w
	...
 8005be8:	080093f0 	.word	0x080093f0
 8005bec:	08009410 	.word	0x08009410
 8005bf0:	08009430 	.word	0x08009430
 8005bf4:	080093ae 	.word	0x080093ae
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	9309      	str	r3, [sp, #36]	; 0x24
 8005bfc:	9b02      	ldr	r3, [sp, #8]
 8005bfe:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005c00:	3b30      	subs	r3, #48	; 0x30
 8005c02:	fb00 3306 	mla	r3, r0, r6, r3
 8005c06:	9309      	str	r3, [sp, #36]	; 0x24
 8005c08:	9b05      	ldr	r3, [sp, #20]
 8005c0a:	461e      	mov	r6, r3
 8005c0c:	f816 3b01 	ldrb.w	r3, [r6], #1
 8005c10:	9302      	str	r3, [sp, #8]
 8005c12:	9b02      	ldr	r3, [sp, #8]
 8005c14:	9605      	str	r6, [sp, #20]
 8005c16:	3b30      	subs	r3, #48	; 0x30
 8005c18:	2b09      	cmp	r3, #9
 8005c1a:	d9ef      	bls.n	8005bfc <_vfprintf_r+0x2bc>
 8005c1c:	e72f      	b.n	8005a7e <_vfprintf_r+0x13e>
 8005c1e:	f045 0508 	orr.w	r5, r5, #8
 8005c22:	e792      	b.n	8005b4a <_vfprintf_r+0x20a>
 8005c24:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8005c28:	e78f      	b.n	8005b4a <_vfprintf_r+0x20a>
 8005c2a:	9b05      	ldr	r3, [sp, #20]
 8005c2c:	781b      	ldrb	r3, [r3, #0]
 8005c2e:	2b6c      	cmp	r3, #108	; 0x6c
 8005c30:	d103      	bne.n	8005c3a <_vfprintf_r+0x2fa>
 8005c32:	9b05      	ldr	r3, [sp, #20]
 8005c34:	3301      	adds	r3, #1
 8005c36:	9305      	str	r3, [sp, #20]
 8005c38:	e002      	b.n	8005c40 <_vfprintf_r+0x300>
 8005c3a:	f045 0510 	orr.w	r5, r5, #16
 8005c3e:	e784      	b.n	8005b4a <_vfprintf_r+0x20a>
 8005c40:	f045 0520 	orr.w	r5, r5, #32
 8005c44:	e781      	b.n	8005b4a <_vfprintf_r+0x20a>
 8005c46:	1d3b      	adds	r3, r7, #4
 8005c48:	9303      	str	r3, [sp, #12]
 8005c4a:	2600      	movs	r6, #0
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8005c52:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8005c56:	e190      	b.n	8005f7a <_vfprintf_r+0x63a>
 8005c58:	b10a      	cbz	r2, 8005c5e <_vfprintf_r+0x31e>
 8005c5a:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005c5e:	f045 0510 	orr.w	r5, r5, #16
 8005c62:	06aa      	lsls	r2, r5, #26
 8005c64:	d508      	bpl.n	8005c78 <_vfprintf_r+0x338>
 8005c66:	3707      	adds	r7, #7
 8005c68:	f027 0707 	bic.w	r7, r7, #7
 8005c6c:	f107 0308 	add.w	r3, r7, #8
 8005c70:	9303      	str	r3, [sp, #12]
 8005c72:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005c76:	e00e      	b.n	8005c96 <_vfprintf_r+0x356>
 8005c78:	f015 0f10 	tst.w	r5, #16
 8005c7c:	f107 0304 	add.w	r3, r7, #4
 8005c80:	d002      	beq.n	8005c88 <_vfprintf_r+0x348>
 8005c82:	9303      	str	r3, [sp, #12]
 8005c84:	683e      	ldr	r6, [r7, #0]
 8005c86:	e005      	b.n	8005c94 <_vfprintf_r+0x354>
 8005c88:	683e      	ldr	r6, [r7, #0]
 8005c8a:	9303      	str	r3, [sp, #12]
 8005c8c:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005c90:	bf18      	it	ne
 8005c92:	b236      	sxthne	r6, r6
 8005c94:	17f7      	asrs	r7, r6, #31
 8005c96:	2e00      	cmp	r6, #0
 8005c98:	f177 0300 	sbcs.w	r3, r7, #0
 8005c9c:	f280 80de 	bge.w	8005e5c <_vfprintf_r+0x51c>
 8005ca0:	4276      	negs	r6, r6
 8005ca2:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8005ca6:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8005caa:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8005cae:	e0d5      	b.n	8005e5c <_vfprintf_r+0x51c>
 8005cb0:	b10a      	cbz	r2, 8005cb6 <_vfprintf_r+0x376>
 8005cb2:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005cb6:	3707      	adds	r7, #7
 8005cb8:	f027 0707 	bic.w	r7, r7, #7
 8005cbc:	f107 0308 	add.w	r3, r7, #8
 8005cc0:	9303      	str	r3, [sp, #12]
 8005cc2:	ed97 7b00 	vldr	d7, [r7]
 8005cc6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005cca:	9b06      	ldr	r3, [sp, #24]
 8005ccc:	9312      	str	r3, [sp, #72]	; 0x48
 8005cce:	9b07      	ldr	r3, [sp, #28]
 8005cd0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005cd4:	9313      	str	r3, [sp, #76]	; 0x4c
 8005cd6:	f04f 32ff 	mov.w	r2, #4294967295
 8005cda:	4bab      	ldr	r3, [pc, #684]	; (8005f88 <_vfprintf_r+0x648>)
 8005cdc:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8005ce0:	f7fa ff20 	bl	8000b24 <__aeabi_dcmpun>
 8005ce4:	2800      	cmp	r0, #0
 8005ce6:	f040 84ee 	bne.w	80066c6 <_vfprintf_r+0xd86>
 8005cea:	f04f 32ff 	mov.w	r2, #4294967295
 8005cee:	4ba6      	ldr	r3, [pc, #664]	; (8005f88 <_vfprintf_r+0x648>)
 8005cf0:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8005cf4:	f7fa fef8 	bl	8000ae8 <__aeabi_dcmple>
 8005cf8:	2800      	cmp	r0, #0
 8005cfa:	f040 84e4 	bne.w	80066c6 <_vfprintf_r+0xd86>
 8005cfe:	f000 bdfb 	b.w	80068f8 <_vfprintf_r+0xfb8>
 8005d02:	b10a      	cbz	r2, 8005d08 <_vfprintf_r+0x3c8>
 8005d04:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005d08:	f015 0f20 	tst.w	r5, #32
 8005d0c:	f107 0304 	add.w	r3, r7, #4
 8005d10:	d007      	beq.n	8005d22 <_vfprintf_r+0x3e2>
 8005d12:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005d14:	683a      	ldr	r2, [r7, #0]
 8005d16:	17ce      	asrs	r6, r1, #31
 8005d18:	4608      	mov	r0, r1
 8005d1a:	4631      	mov	r1, r6
 8005d1c:	e9c2 0100 	strd	r0, r1, [r2]
 8005d20:	e00b      	b.n	8005d3a <_vfprintf_r+0x3fa>
 8005d22:	06e9      	lsls	r1, r5, #27
 8005d24:	d406      	bmi.n	8005d34 <_vfprintf_r+0x3f4>
 8005d26:	066a      	lsls	r2, r5, #25
 8005d28:	d504      	bpl.n	8005d34 <_vfprintf_r+0x3f4>
 8005d2a:	683a      	ldr	r2, [r7, #0]
 8005d2c:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 8005d30:	8011      	strh	r1, [r2, #0]
 8005d32:	e002      	b.n	8005d3a <_vfprintf_r+0x3fa>
 8005d34:	683a      	ldr	r2, [r7, #0]
 8005d36:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005d38:	6011      	str	r1, [r2, #0]
 8005d3a:	461f      	mov	r7, r3
 8005d3c:	e669      	b.n	8005a12 <_vfprintf_r+0xd2>
 8005d3e:	f045 0510 	orr.w	r5, r5, #16
 8005d42:	f015 0320 	ands.w	r3, r5, #32
 8005d46:	d009      	beq.n	8005d5c <_vfprintf_r+0x41c>
 8005d48:	3707      	adds	r7, #7
 8005d4a:	f027 0707 	bic.w	r7, r7, #7
 8005d4e:	f107 0308 	add.w	r3, r7, #8
 8005d52:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005d56:	9303      	str	r3, [sp, #12]
 8005d58:	2300      	movs	r3, #0
 8005d5a:	e07b      	b.n	8005e54 <_vfprintf_r+0x514>
 8005d5c:	1d3a      	adds	r2, r7, #4
 8005d5e:	f015 0110 	ands.w	r1, r5, #16
 8005d62:	9203      	str	r2, [sp, #12]
 8005d64:	d105      	bne.n	8005d72 <_vfprintf_r+0x432>
 8005d66:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8005d6a:	d002      	beq.n	8005d72 <_vfprintf_r+0x432>
 8005d6c:	883e      	ldrh	r6, [r7, #0]
 8005d6e:	2700      	movs	r7, #0
 8005d70:	e7f2      	b.n	8005d58 <_vfprintf_r+0x418>
 8005d72:	683e      	ldr	r6, [r7, #0]
 8005d74:	2700      	movs	r7, #0
 8005d76:	e06d      	b.n	8005e54 <_vfprintf_r+0x514>
 8005d78:	1d3b      	adds	r3, r7, #4
 8005d7a:	9303      	str	r3, [sp, #12]
 8005d7c:	2330      	movs	r3, #48	; 0x30
 8005d7e:	2278      	movs	r2, #120	; 0x78
 8005d80:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8005d84:	4b81      	ldr	r3, [pc, #516]	; (8005f8c <_vfprintf_r+0x64c>)
 8005d86:	683e      	ldr	r6, [r7, #0]
 8005d88:	9311      	str	r3, [sp, #68]	; 0x44
 8005d8a:	2700      	movs	r7, #0
 8005d8c:	f045 0502 	orr.w	r5, r5, #2
 8005d90:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8005d94:	2302      	movs	r3, #2
 8005d96:	9202      	str	r2, [sp, #8]
 8005d98:	e05c      	b.n	8005e54 <_vfprintf_r+0x514>
 8005d9a:	2600      	movs	r6, #0
 8005d9c:	1d3b      	adds	r3, r7, #4
 8005d9e:	45b1      	cmp	r9, r6
 8005da0:	9303      	str	r3, [sp, #12]
 8005da2:	f8d7 8000 	ldr.w	r8, [r7]
 8005da6:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8005daa:	db0a      	blt.n	8005dc2 <_vfprintf_r+0x482>
 8005dac:	464a      	mov	r2, r9
 8005dae:	4631      	mov	r1, r6
 8005db0:	4640      	mov	r0, r8
 8005db2:	f7fa fa15 	bl	80001e0 <memchr>
 8005db6:	2800      	cmp	r0, #0
 8005db8:	f000 80ea 	beq.w	8005f90 <_vfprintf_r+0x650>
 8005dbc:	ebc8 0900 	rsb	r9, r8, r0
 8005dc0:	e0e7      	b.n	8005f92 <_vfprintf_r+0x652>
 8005dc2:	4640      	mov	r0, r8
 8005dc4:	f7fa fa04 	bl	80001d0 <strlen>
 8005dc8:	4681      	mov	r9, r0
 8005dca:	e0e2      	b.n	8005f92 <_vfprintf_r+0x652>
 8005dcc:	f045 0510 	orr.w	r5, r5, #16
 8005dd0:	06ae      	lsls	r6, r5, #26
 8005dd2:	d508      	bpl.n	8005de6 <_vfprintf_r+0x4a6>
 8005dd4:	3707      	adds	r7, #7
 8005dd6:	f027 0707 	bic.w	r7, r7, #7
 8005dda:	f107 0308 	add.w	r3, r7, #8
 8005dde:	9303      	str	r3, [sp, #12]
 8005de0:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005de4:	e00a      	b.n	8005dfc <_vfprintf_r+0x4bc>
 8005de6:	1d3b      	adds	r3, r7, #4
 8005de8:	f015 0f10 	tst.w	r5, #16
 8005dec:	9303      	str	r3, [sp, #12]
 8005dee:	d103      	bne.n	8005df8 <_vfprintf_r+0x4b8>
 8005df0:	0668      	lsls	r0, r5, #25
 8005df2:	d501      	bpl.n	8005df8 <_vfprintf_r+0x4b8>
 8005df4:	883e      	ldrh	r6, [r7, #0]
 8005df6:	e000      	b.n	8005dfa <_vfprintf_r+0x4ba>
 8005df8:	683e      	ldr	r6, [r7, #0]
 8005dfa:	2700      	movs	r7, #0
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	e029      	b.n	8005e54 <_vfprintf_r+0x514>
 8005e00:	b10a      	cbz	r2, 8005e06 <_vfprintf_r+0x4c6>
 8005e02:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005e06:	4b61      	ldr	r3, [pc, #388]	; (8005f8c <_vfprintf_r+0x64c>)
 8005e08:	9311      	str	r3, [sp, #68]	; 0x44
 8005e0a:	06a9      	lsls	r1, r5, #26
 8005e0c:	d508      	bpl.n	8005e20 <_vfprintf_r+0x4e0>
 8005e0e:	3707      	adds	r7, #7
 8005e10:	f027 0707 	bic.w	r7, r7, #7
 8005e14:	f107 0308 	add.w	r3, r7, #8
 8005e18:	9303      	str	r3, [sp, #12]
 8005e1a:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005e1e:	e00a      	b.n	8005e36 <_vfprintf_r+0x4f6>
 8005e20:	1d3b      	adds	r3, r7, #4
 8005e22:	f015 0f10 	tst.w	r5, #16
 8005e26:	9303      	str	r3, [sp, #12]
 8005e28:	d103      	bne.n	8005e32 <_vfprintf_r+0x4f2>
 8005e2a:	066a      	lsls	r2, r5, #25
 8005e2c:	d501      	bpl.n	8005e32 <_vfprintf_r+0x4f2>
 8005e2e:	883e      	ldrh	r6, [r7, #0]
 8005e30:	e000      	b.n	8005e34 <_vfprintf_r+0x4f4>
 8005e32:	683e      	ldr	r6, [r7, #0]
 8005e34:	2700      	movs	r7, #0
 8005e36:	07eb      	lsls	r3, r5, #31
 8005e38:	d50b      	bpl.n	8005e52 <_vfprintf_r+0x512>
 8005e3a:	ea56 0307 	orrs.w	r3, r6, r7
 8005e3e:	d008      	beq.n	8005e52 <_vfprintf_r+0x512>
 8005e40:	2330      	movs	r3, #48	; 0x30
 8005e42:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8005e46:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8005e4a:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8005e4e:	f045 0502 	orr.w	r5, r5, #2
 8005e52:	2302      	movs	r3, #2
 8005e54:	2200      	movs	r2, #0
 8005e56:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005e5a:	e000      	b.n	8005e5e <_vfprintf_r+0x51e>
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	f1b9 0f00 	cmp.w	r9, #0
 8005e62:	f2c0 855a 	blt.w	800691a <_vfprintf_r+0xfda>
 8005e66:	ea56 0207 	orrs.w	r2, r6, r7
 8005e6a:	f025 0180 	bic.w	r1, r5, #128	; 0x80
 8005e6e:	d103      	bne.n	8005e78 <_vfprintf_r+0x538>
 8005e70:	f1b9 0f00 	cmp.w	r9, #0
 8005e74:	d05f      	beq.n	8005f36 <_vfprintf_r+0x5f6>
 8005e76:	e006      	b.n	8005e86 <_vfprintf_r+0x546>
 8005e78:	460d      	mov	r5, r1
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	d025      	beq.n	8005eca <_vfprintf_r+0x58a>
 8005e7e:	2b02      	cmp	r3, #2
 8005e80:	d046      	beq.n	8005f10 <_vfprintf_r+0x5d0>
 8005e82:	4629      	mov	r1, r5
 8005e84:	e007      	b.n	8005e96 <_vfprintf_r+0x556>
 8005e86:	460d      	mov	r5, r1
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d022      	beq.n	8005ed2 <_vfprintf_r+0x592>
 8005e8c:	2b02      	cmp	r3, #2
 8005e8e:	d03d      	beq.n	8005f0c <_vfprintf_r+0x5cc>
 8005e90:	4629      	mov	r1, r5
 8005e92:	2600      	movs	r6, #0
 8005e94:	2700      	movs	r7, #0
 8005e96:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8005e9a:	08f2      	lsrs	r2, r6, #3
 8005e9c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8005ea0:	08f8      	lsrs	r0, r7, #3
 8005ea2:	f006 0307 	and.w	r3, r6, #7
 8005ea6:	4607      	mov	r7, r0
 8005ea8:	4616      	mov	r6, r2
 8005eaa:	3330      	adds	r3, #48	; 0x30
 8005eac:	ea56 0207 	orrs.w	r2, r6, r7
 8005eb0:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8005eb4:	d1f1      	bne.n	8005e9a <_vfprintf_r+0x55a>
 8005eb6:	07e8      	lsls	r0, r5, #31
 8005eb8:	d548      	bpl.n	8005f4c <_vfprintf_r+0x60c>
 8005eba:	2b30      	cmp	r3, #48	; 0x30
 8005ebc:	d046      	beq.n	8005f4c <_vfprintf_r+0x60c>
 8005ebe:	2330      	movs	r3, #48	; 0x30
 8005ec0:	f808 3c01 	strb.w	r3, [r8, #-1]
 8005ec4:	f108 38ff 	add.w	r8, r8, #4294967295
 8005ec8:	e040      	b.n	8005f4c <_vfprintf_r+0x60c>
 8005eca:	2f00      	cmp	r7, #0
 8005ecc:	bf08      	it	eq
 8005ece:	2e0a      	cmpeq	r6, #10
 8005ed0:	d205      	bcs.n	8005ede <_vfprintf_r+0x59e>
 8005ed2:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8005ed6:	3630      	adds	r6, #48	; 0x30
 8005ed8:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8005edc:	e029      	b.n	8005f32 <_vfprintf_r+0x5f2>
 8005ede:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8005ee2:	4630      	mov	r0, r6
 8005ee4:	4639      	mov	r1, r7
 8005ee6:	220a      	movs	r2, #10
 8005ee8:	2300      	movs	r3, #0
 8005eea:	f7fa fec9 	bl	8000c80 <__aeabi_uldivmod>
 8005eee:	3230      	adds	r2, #48	; 0x30
 8005ef0:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	4630      	mov	r0, r6
 8005ef8:	4639      	mov	r1, r7
 8005efa:	220a      	movs	r2, #10
 8005efc:	f7fa fec0 	bl	8000c80 <__aeabi_uldivmod>
 8005f00:	4606      	mov	r6, r0
 8005f02:	460f      	mov	r7, r1
 8005f04:	ea56 0307 	orrs.w	r3, r6, r7
 8005f08:	d1eb      	bne.n	8005ee2 <_vfprintf_r+0x5a2>
 8005f0a:	e012      	b.n	8005f32 <_vfprintf_r+0x5f2>
 8005f0c:	2600      	movs	r6, #0
 8005f0e:	2700      	movs	r7, #0
 8005f10:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8005f14:	f006 030f 	and.w	r3, r6, #15
 8005f18:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005f1a:	5cd3      	ldrb	r3, [r2, r3]
 8005f1c:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8005f20:	0933      	lsrs	r3, r6, #4
 8005f22:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8005f26:	093a      	lsrs	r2, r7, #4
 8005f28:	461e      	mov	r6, r3
 8005f2a:	4617      	mov	r7, r2
 8005f2c:	ea56 0307 	orrs.w	r3, r6, r7
 8005f30:	d1f0      	bne.n	8005f14 <_vfprintf_r+0x5d4>
 8005f32:	4629      	mov	r1, r5
 8005f34:	e00a      	b.n	8005f4c <_vfprintf_r+0x60c>
 8005f36:	b93b      	cbnz	r3, 8005f48 <_vfprintf_r+0x608>
 8005f38:	07ea      	lsls	r2, r5, #31
 8005f3a:	d505      	bpl.n	8005f48 <_vfprintf_r+0x608>
 8005f3c:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8005f40:	2330      	movs	r3, #48	; 0x30
 8005f42:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8005f46:	e001      	b.n	8005f4c <_vfprintf_r+0x60c>
 8005f48:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8005f4c:	464e      	mov	r6, r9
 8005f4e:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8005f52:	ebc8 0909 	rsb	r9, r8, r9
 8005f56:	460d      	mov	r5, r1
 8005f58:	2700      	movs	r7, #0
 8005f5a:	e01b      	b.n	8005f94 <_vfprintf_r+0x654>
 8005f5c:	b10a      	cbz	r2, 8005f62 <_vfprintf_r+0x622>
 8005f5e:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005f62:	9b02      	ldr	r3, [sp, #8]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	f000 83a0 	beq.w	80066aa <_vfprintf_r+0xd6a>
 8005f6a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8005f6e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8005f72:	2600      	movs	r6, #0
 8005f74:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8005f78:	9703      	str	r7, [sp, #12]
 8005f7a:	f04f 0901 	mov.w	r9, #1
 8005f7e:	4637      	mov	r7, r6
 8005f80:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8005f84:	e006      	b.n	8005f94 <_vfprintf_r+0x654>
 8005f86:	bf00      	nop
 8005f88:	7fefffff 	.word	0x7fefffff
 8005f8c:	080093bf 	.word	0x080093bf
 8005f90:	4606      	mov	r6, r0
 8005f92:	4637      	mov	r7, r6
 8005f94:	454e      	cmp	r6, r9
 8005f96:	4633      	mov	r3, r6
 8005f98:	bfb8      	it	lt
 8005f9a:	464b      	movlt	r3, r9
 8005f9c:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f9e:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8005fa2:	b113      	cbz	r3, 8005faa <_vfprintf_r+0x66a>
 8005fa4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005fa6:	3301      	adds	r3, #1
 8005fa8:	930b      	str	r3, [sp, #44]	; 0x2c
 8005faa:	f015 0302 	ands.w	r3, r5, #2
 8005fae:	9314      	str	r3, [sp, #80]	; 0x50
 8005fb0:	bf1e      	ittt	ne
 8005fb2:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 8005fb4:	3302      	addne	r3, #2
 8005fb6:	930b      	strne	r3, [sp, #44]	; 0x2c
 8005fb8:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8005fbc:	9315      	str	r3, [sp, #84]	; 0x54
 8005fbe:	d139      	bne.n	8006034 <_vfprintf_r+0x6f4>
 8005fc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fc2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005fc4:	1a9b      	subs	r3, r3, r2
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	930c      	str	r3, [sp, #48]	; 0x30
 8005fca:	dd33      	ble.n	8006034 <_vfprintf_r+0x6f4>
 8005fcc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005fce:	2b10      	cmp	r3, #16
 8005fd0:	4ba6      	ldr	r3, [pc, #664]	; (800626c <_vfprintf_r+0x92c>)
 8005fd2:	6023      	str	r3, [r4, #0]
 8005fd4:	dd18      	ble.n	8006008 <_vfprintf_r+0x6c8>
 8005fd6:	2310      	movs	r3, #16
 8005fd8:	6063      	str	r3, [r4, #4]
 8005fda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005fdc:	3310      	adds	r3, #16
 8005fde:	9321      	str	r3, [sp, #132]	; 0x84
 8005fe0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	2b07      	cmp	r3, #7
 8005fe6:	9320      	str	r3, [sp, #128]	; 0x80
 8005fe8:	dc01      	bgt.n	8005fee <_vfprintf_r+0x6ae>
 8005fea:	3408      	adds	r4, #8
 8005fec:	e008      	b.n	8006000 <_vfprintf_r+0x6c0>
 8005fee:	aa1f      	add	r2, sp, #124	; 0x7c
 8005ff0:	4659      	mov	r1, fp
 8005ff2:	4650      	mov	r0, sl
 8005ff4:	f002 fefb 	bl	8008dee <__sprint_r>
 8005ff8:	2800      	cmp	r0, #0
 8005ffa:	f040 835d 	bne.w	80066b8 <_vfprintf_r+0xd78>
 8005ffe:	ac2c      	add	r4, sp, #176	; 0xb0
 8006000:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006002:	3b10      	subs	r3, #16
 8006004:	930c      	str	r3, [sp, #48]	; 0x30
 8006006:	e7e1      	b.n	8005fcc <_vfprintf_r+0x68c>
 8006008:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800600a:	6063      	str	r3, [r4, #4]
 800600c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800600e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006010:	4413      	add	r3, r2
 8006012:	9321      	str	r3, [sp, #132]	; 0x84
 8006014:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006016:	3301      	adds	r3, #1
 8006018:	2b07      	cmp	r3, #7
 800601a:	9320      	str	r3, [sp, #128]	; 0x80
 800601c:	dc01      	bgt.n	8006022 <_vfprintf_r+0x6e2>
 800601e:	3408      	adds	r4, #8
 8006020:	e008      	b.n	8006034 <_vfprintf_r+0x6f4>
 8006022:	aa1f      	add	r2, sp, #124	; 0x7c
 8006024:	4659      	mov	r1, fp
 8006026:	4650      	mov	r0, sl
 8006028:	f002 fee1 	bl	8008dee <__sprint_r>
 800602c:	2800      	cmp	r0, #0
 800602e:	f040 8343 	bne.w	80066b8 <_vfprintf_r+0xd78>
 8006032:	ac2c      	add	r4, sp, #176	; 0xb0
 8006034:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8006038:	b1bb      	cbz	r3, 800606a <_vfprintf_r+0x72a>
 800603a:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 800603e:	6023      	str	r3, [r4, #0]
 8006040:	2301      	movs	r3, #1
 8006042:	6063      	str	r3, [r4, #4]
 8006044:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006046:	3301      	adds	r3, #1
 8006048:	9321      	str	r3, [sp, #132]	; 0x84
 800604a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800604c:	3301      	adds	r3, #1
 800604e:	2b07      	cmp	r3, #7
 8006050:	9320      	str	r3, [sp, #128]	; 0x80
 8006052:	dc01      	bgt.n	8006058 <_vfprintf_r+0x718>
 8006054:	3408      	adds	r4, #8
 8006056:	e008      	b.n	800606a <_vfprintf_r+0x72a>
 8006058:	aa1f      	add	r2, sp, #124	; 0x7c
 800605a:	4659      	mov	r1, fp
 800605c:	4650      	mov	r0, sl
 800605e:	f002 fec6 	bl	8008dee <__sprint_r>
 8006062:	2800      	cmp	r0, #0
 8006064:	f040 8328 	bne.w	80066b8 <_vfprintf_r+0xd78>
 8006068:	ac2c      	add	r4, sp, #176	; 0xb0
 800606a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800606c:	b1b3      	cbz	r3, 800609c <_vfprintf_r+0x75c>
 800606e:	ab18      	add	r3, sp, #96	; 0x60
 8006070:	6023      	str	r3, [r4, #0]
 8006072:	2302      	movs	r3, #2
 8006074:	6063      	str	r3, [r4, #4]
 8006076:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006078:	3302      	adds	r3, #2
 800607a:	9321      	str	r3, [sp, #132]	; 0x84
 800607c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800607e:	3301      	adds	r3, #1
 8006080:	2b07      	cmp	r3, #7
 8006082:	9320      	str	r3, [sp, #128]	; 0x80
 8006084:	dc01      	bgt.n	800608a <_vfprintf_r+0x74a>
 8006086:	3408      	adds	r4, #8
 8006088:	e008      	b.n	800609c <_vfprintf_r+0x75c>
 800608a:	aa1f      	add	r2, sp, #124	; 0x7c
 800608c:	4659      	mov	r1, fp
 800608e:	4650      	mov	r0, sl
 8006090:	f002 fead 	bl	8008dee <__sprint_r>
 8006094:	2800      	cmp	r0, #0
 8006096:	f040 830f 	bne.w	80066b8 <_vfprintf_r+0xd78>
 800609a:	ac2c      	add	r4, sp, #176	; 0xb0
 800609c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800609e:	2b80      	cmp	r3, #128	; 0x80
 80060a0:	d135      	bne.n	800610e <_vfprintf_r+0x7ce>
 80060a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80060a6:	1a9b      	subs	r3, r3, r2
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	dd30      	ble.n	800610e <_vfprintf_r+0x7ce>
 80060ac:	4a70      	ldr	r2, [pc, #448]	; (8006270 <_vfprintf_r+0x930>)
 80060ae:	6022      	str	r2, [r4, #0]
 80060b0:	2b10      	cmp	r3, #16
 80060b2:	dd18      	ble.n	80060e6 <_vfprintf_r+0x7a6>
 80060b4:	2210      	movs	r2, #16
 80060b6:	6062      	str	r2, [r4, #4]
 80060b8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80060ba:	3210      	adds	r2, #16
 80060bc:	9221      	str	r2, [sp, #132]	; 0x84
 80060be:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80060c0:	3201      	adds	r2, #1
 80060c2:	2a07      	cmp	r2, #7
 80060c4:	9220      	str	r2, [sp, #128]	; 0x80
 80060c6:	dc01      	bgt.n	80060cc <_vfprintf_r+0x78c>
 80060c8:	3408      	adds	r4, #8
 80060ca:	e00a      	b.n	80060e2 <_vfprintf_r+0x7a2>
 80060cc:	aa1f      	add	r2, sp, #124	; 0x7c
 80060ce:	4659      	mov	r1, fp
 80060d0:	4650      	mov	r0, sl
 80060d2:	930c      	str	r3, [sp, #48]	; 0x30
 80060d4:	f002 fe8b 	bl	8008dee <__sprint_r>
 80060d8:	2800      	cmp	r0, #0
 80060da:	f040 82ed 	bne.w	80066b8 <_vfprintf_r+0xd78>
 80060de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80060e0:	ac2c      	add	r4, sp, #176	; 0xb0
 80060e2:	3b10      	subs	r3, #16
 80060e4:	e7e2      	b.n	80060ac <_vfprintf_r+0x76c>
 80060e6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80060e8:	6063      	str	r3, [r4, #4]
 80060ea:	4413      	add	r3, r2
 80060ec:	9321      	str	r3, [sp, #132]	; 0x84
 80060ee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80060f0:	3301      	adds	r3, #1
 80060f2:	2b07      	cmp	r3, #7
 80060f4:	9320      	str	r3, [sp, #128]	; 0x80
 80060f6:	dc01      	bgt.n	80060fc <_vfprintf_r+0x7bc>
 80060f8:	3408      	adds	r4, #8
 80060fa:	e008      	b.n	800610e <_vfprintf_r+0x7ce>
 80060fc:	aa1f      	add	r2, sp, #124	; 0x7c
 80060fe:	4659      	mov	r1, fp
 8006100:	4650      	mov	r0, sl
 8006102:	f002 fe74 	bl	8008dee <__sprint_r>
 8006106:	2800      	cmp	r0, #0
 8006108:	f040 82d6 	bne.w	80066b8 <_vfprintf_r+0xd78>
 800610c:	ac2c      	add	r4, sp, #176	; 0xb0
 800610e:	ebc9 0606 	rsb	r6, r9, r6
 8006112:	2e00      	cmp	r6, #0
 8006114:	dd2e      	ble.n	8006174 <_vfprintf_r+0x834>
 8006116:	4b56      	ldr	r3, [pc, #344]	; (8006270 <_vfprintf_r+0x930>)
 8006118:	6023      	str	r3, [r4, #0]
 800611a:	2e10      	cmp	r6, #16
 800611c:	dd16      	ble.n	800614c <_vfprintf_r+0x80c>
 800611e:	2310      	movs	r3, #16
 8006120:	6063      	str	r3, [r4, #4]
 8006122:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006124:	3310      	adds	r3, #16
 8006126:	9321      	str	r3, [sp, #132]	; 0x84
 8006128:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800612a:	3301      	adds	r3, #1
 800612c:	2b07      	cmp	r3, #7
 800612e:	9320      	str	r3, [sp, #128]	; 0x80
 8006130:	dc01      	bgt.n	8006136 <_vfprintf_r+0x7f6>
 8006132:	3408      	adds	r4, #8
 8006134:	e008      	b.n	8006148 <_vfprintf_r+0x808>
 8006136:	aa1f      	add	r2, sp, #124	; 0x7c
 8006138:	4659      	mov	r1, fp
 800613a:	4650      	mov	r0, sl
 800613c:	f002 fe57 	bl	8008dee <__sprint_r>
 8006140:	2800      	cmp	r0, #0
 8006142:	f040 82b9 	bne.w	80066b8 <_vfprintf_r+0xd78>
 8006146:	ac2c      	add	r4, sp, #176	; 0xb0
 8006148:	3e10      	subs	r6, #16
 800614a:	e7e4      	b.n	8006116 <_vfprintf_r+0x7d6>
 800614c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800614e:	9821      	ldr	r0, [sp, #132]	; 0x84
 8006150:	6066      	str	r6, [r4, #4]
 8006152:	3301      	adds	r3, #1
 8006154:	4406      	add	r6, r0
 8006156:	2b07      	cmp	r3, #7
 8006158:	9621      	str	r6, [sp, #132]	; 0x84
 800615a:	9320      	str	r3, [sp, #128]	; 0x80
 800615c:	dc01      	bgt.n	8006162 <_vfprintf_r+0x822>
 800615e:	3408      	adds	r4, #8
 8006160:	e008      	b.n	8006174 <_vfprintf_r+0x834>
 8006162:	aa1f      	add	r2, sp, #124	; 0x7c
 8006164:	4659      	mov	r1, fp
 8006166:	4650      	mov	r0, sl
 8006168:	f002 fe41 	bl	8008dee <__sprint_r>
 800616c:	2800      	cmp	r0, #0
 800616e:	f040 82a3 	bne.w	80066b8 <_vfprintf_r+0xd78>
 8006172:	ac2c      	add	r4, sp, #176	; 0xb0
 8006174:	05eb      	lsls	r3, r5, #23
 8006176:	d414      	bmi.n	80061a2 <_vfprintf_r+0x862>
 8006178:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800617a:	e884 0300 	stmia.w	r4, {r8, r9}
 800617e:	444b      	add	r3, r9
 8006180:	9321      	str	r3, [sp, #132]	; 0x84
 8006182:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006184:	3301      	adds	r3, #1
 8006186:	2b07      	cmp	r3, #7
 8006188:	9320      	str	r3, [sp, #128]	; 0x80
 800618a:	f340 8244 	ble.w	8006616 <_vfprintf_r+0xcd6>
 800618e:	aa1f      	add	r2, sp, #124	; 0x7c
 8006190:	4659      	mov	r1, fp
 8006192:	4650      	mov	r0, sl
 8006194:	f002 fe2b 	bl	8008dee <__sprint_r>
 8006198:	2800      	cmp	r0, #0
 800619a:	f040 828d 	bne.w	80066b8 <_vfprintf_r+0xd78>
 800619e:	ac2c      	add	r4, sp, #176	; 0xb0
 80061a0:	e23a      	b.n	8006618 <_vfprintf_r+0xcd8>
 80061a2:	9b02      	ldr	r3, [sp, #8]
 80061a4:	2b65      	cmp	r3, #101	; 0x65
 80061a6:	f340 81ad 	ble.w	8006504 <_vfprintf_r+0xbc4>
 80061aa:	2200      	movs	r2, #0
 80061ac:	2300      	movs	r3, #0
 80061ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80061b2:	f7fa fc85 	bl	8000ac0 <__aeabi_dcmpeq>
 80061b6:	2800      	cmp	r0, #0
 80061b8:	d05e      	beq.n	8006278 <_vfprintf_r+0x938>
 80061ba:	4b2e      	ldr	r3, [pc, #184]	; (8006274 <_vfprintf_r+0x934>)
 80061bc:	6023      	str	r3, [r4, #0]
 80061be:	2301      	movs	r3, #1
 80061c0:	6063      	str	r3, [r4, #4]
 80061c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80061c4:	3301      	adds	r3, #1
 80061c6:	9321      	str	r3, [sp, #132]	; 0x84
 80061c8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80061ca:	3301      	adds	r3, #1
 80061cc:	2b07      	cmp	r3, #7
 80061ce:	9320      	str	r3, [sp, #128]	; 0x80
 80061d0:	dc01      	bgt.n	80061d6 <_vfprintf_r+0x896>
 80061d2:	3408      	adds	r4, #8
 80061d4:	e008      	b.n	80061e8 <_vfprintf_r+0x8a8>
 80061d6:	aa1f      	add	r2, sp, #124	; 0x7c
 80061d8:	4659      	mov	r1, fp
 80061da:	4650      	mov	r0, sl
 80061dc:	f002 fe07 	bl	8008dee <__sprint_r>
 80061e0:	2800      	cmp	r0, #0
 80061e2:	f040 8269 	bne.w	80066b8 <_vfprintf_r+0xd78>
 80061e6:	ac2c      	add	r4, sp, #176	; 0xb0
 80061e8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80061ea:	9a04      	ldr	r2, [sp, #16]
 80061ec:	4293      	cmp	r3, r2
 80061ee:	db02      	blt.n	80061f6 <_vfprintf_r+0x8b6>
 80061f0:	07ef      	lsls	r7, r5, #31
 80061f2:	f140 8211 	bpl.w	8006618 <_vfprintf_r+0xcd8>
 80061f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80061f8:	6023      	str	r3, [r4, #0]
 80061fa:	9b08      	ldr	r3, [sp, #32]
 80061fc:	6063      	str	r3, [r4, #4]
 80061fe:	9a08      	ldr	r2, [sp, #32]
 8006200:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006202:	4413      	add	r3, r2
 8006204:	9321      	str	r3, [sp, #132]	; 0x84
 8006206:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006208:	3301      	adds	r3, #1
 800620a:	2b07      	cmp	r3, #7
 800620c:	9320      	str	r3, [sp, #128]	; 0x80
 800620e:	dc01      	bgt.n	8006214 <_vfprintf_r+0x8d4>
 8006210:	3408      	adds	r4, #8
 8006212:	e008      	b.n	8006226 <_vfprintf_r+0x8e6>
 8006214:	aa1f      	add	r2, sp, #124	; 0x7c
 8006216:	4659      	mov	r1, fp
 8006218:	4650      	mov	r0, sl
 800621a:	f002 fde8 	bl	8008dee <__sprint_r>
 800621e:	2800      	cmp	r0, #0
 8006220:	f040 824a 	bne.w	80066b8 <_vfprintf_r+0xd78>
 8006224:	ac2c      	add	r4, sp, #176	; 0xb0
 8006226:	9b04      	ldr	r3, [sp, #16]
 8006228:	1e5e      	subs	r6, r3, #1
 800622a:	2e00      	cmp	r6, #0
 800622c:	f340 81f4 	ble.w	8006618 <_vfprintf_r+0xcd8>
 8006230:	4f0f      	ldr	r7, [pc, #60]	; (8006270 <_vfprintf_r+0x930>)
 8006232:	f04f 0810 	mov.w	r8, #16
 8006236:	2e10      	cmp	r6, #16
 8006238:	f340 8159 	ble.w	80064ee <_vfprintf_r+0xbae>
 800623c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800623e:	3310      	adds	r3, #16
 8006240:	9321      	str	r3, [sp, #132]	; 0x84
 8006242:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006244:	3301      	adds	r3, #1
 8006246:	2b07      	cmp	r3, #7
 8006248:	e884 0180 	stmia.w	r4, {r7, r8}
 800624c:	9320      	str	r3, [sp, #128]	; 0x80
 800624e:	dc01      	bgt.n	8006254 <_vfprintf_r+0x914>
 8006250:	3408      	adds	r4, #8
 8006252:	e008      	b.n	8006266 <_vfprintf_r+0x926>
 8006254:	aa1f      	add	r2, sp, #124	; 0x7c
 8006256:	4659      	mov	r1, fp
 8006258:	4650      	mov	r0, sl
 800625a:	f002 fdc8 	bl	8008dee <__sprint_r>
 800625e:	2800      	cmp	r0, #0
 8006260:	f040 822a 	bne.w	80066b8 <_vfprintf_r+0xd78>
 8006264:	ac2c      	add	r4, sp, #176	; 0xb0
 8006266:	3e10      	subs	r6, #16
 8006268:	e7e5      	b.n	8006236 <_vfprintf_r+0x8f6>
 800626a:	bf00      	nop
 800626c:	0800938e 	.word	0x0800938e
 8006270:	080093d2 	.word	0x080093d2
 8006274:	080093d0 	.word	0x080093d0
 8006278:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800627a:	2b00      	cmp	r3, #0
 800627c:	dc7c      	bgt.n	8006378 <_vfprintf_r+0xa38>
 800627e:	4b9f      	ldr	r3, [pc, #636]	; (80064fc <_vfprintf_r+0xbbc>)
 8006280:	6023      	str	r3, [r4, #0]
 8006282:	2301      	movs	r3, #1
 8006284:	6063      	str	r3, [r4, #4]
 8006286:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006288:	3301      	adds	r3, #1
 800628a:	9321      	str	r3, [sp, #132]	; 0x84
 800628c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800628e:	3301      	adds	r3, #1
 8006290:	2b07      	cmp	r3, #7
 8006292:	9320      	str	r3, [sp, #128]	; 0x80
 8006294:	dc01      	bgt.n	800629a <_vfprintf_r+0x95a>
 8006296:	3408      	adds	r4, #8
 8006298:	e008      	b.n	80062ac <_vfprintf_r+0x96c>
 800629a:	aa1f      	add	r2, sp, #124	; 0x7c
 800629c:	4659      	mov	r1, fp
 800629e:	4650      	mov	r0, sl
 80062a0:	f002 fda5 	bl	8008dee <__sprint_r>
 80062a4:	2800      	cmp	r0, #0
 80062a6:	f040 8207 	bne.w	80066b8 <_vfprintf_r+0xd78>
 80062aa:	ac2c      	add	r4, sp, #176	; 0xb0
 80062ac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80062ae:	b923      	cbnz	r3, 80062ba <_vfprintf_r+0x97a>
 80062b0:	9b04      	ldr	r3, [sp, #16]
 80062b2:	b913      	cbnz	r3, 80062ba <_vfprintf_r+0x97a>
 80062b4:	07ee      	lsls	r6, r5, #31
 80062b6:	f140 81af 	bpl.w	8006618 <_vfprintf_r+0xcd8>
 80062ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80062bc:	6023      	str	r3, [r4, #0]
 80062be:	9b08      	ldr	r3, [sp, #32]
 80062c0:	6063      	str	r3, [r4, #4]
 80062c2:	9a08      	ldr	r2, [sp, #32]
 80062c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80062c6:	4413      	add	r3, r2
 80062c8:	9321      	str	r3, [sp, #132]	; 0x84
 80062ca:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80062cc:	3301      	adds	r3, #1
 80062ce:	2b07      	cmp	r3, #7
 80062d0:	9320      	str	r3, [sp, #128]	; 0x80
 80062d2:	dc02      	bgt.n	80062da <_vfprintf_r+0x99a>
 80062d4:	f104 0308 	add.w	r3, r4, #8
 80062d8:	e008      	b.n	80062ec <_vfprintf_r+0x9ac>
 80062da:	aa1f      	add	r2, sp, #124	; 0x7c
 80062dc:	4659      	mov	r1, fp
 80062de:	4650      	mov	r0, sl
 80062e0:	f002 fd85 	bl	8008dee <__sprint_r>
 80062e4:	2800      	cmp	r0, #0
 80062e6:	f040 81e7 	bne.w	80066b8 <_vfprintf_r+0xd78>
 80062ea:	ab2c      	add	r3, sp, #176	; 0xb0
 80062ec:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80062ee:	4276      	negs	r6, r6
 80062f0:	2e00      	cmp	r6, #0
 80062f2:	dd30      	ble.n	8006356 <_vfprintf_r+0xa16>
 80062f4:	4f82      	ldr	r7, [pc, #520]	; (8006500 <_vfprintf_r+0xbc0>)
 80062f6:	2410      	movs	r4, #16
 80062f8:	2e10      	cmp	r6, #16
 80062fa:	dd16      	ble.n	800632a <_vfprintf_r+0x9ea>
 80062fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80062fe:	601f      	str	r7, [r3, #0]
 8006300:	3210      	adds	r2, #16
 8006302:	9221      	str	r2, [sp, #132]	; 0x84
 8006304:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006306:	605c      	str	r4, [r3, #4]
 8006308:	3201      	adds	r2, #1
 800630a:	2a07      	cmp	r2, #7
 800630c:	9220      	str	r2, [sp, #128]	; 0x80
 800630e:	dc01      	bgt.n	8006314 <_vfprintf_r+0x9d4>
 8006310:	3308      	adds	r3, #8
 8006312:	e008      	b.n	8006326 <_vfprintf_r+0x9e6>
 8006314:	aa1f      	add	r2, sp, #124	; 0x7c
 8006316:	4659      	mov	r1, fp
 8006318:	4650      	mov	r0, sl
 800631a:	f002 fd68 	bl	8008dee <__sprint_r>
 800631e:	2800      	cmp	r0, #0
 8006320:	f040 81ca 	bne.w	80066b8 <_vfprintf_r+0xd78>
 8006324:	ab2c      	add	r3, sp, #176	; 0xb0
 8006326:	3e10      	subs	r6, #16
 8006328:	e7e6      	b.n	80062f8 <_vfprintf_r+0x9b8>
 800632a:	4a75      	ldr	r2, [pc, #468]	; (8006500 <_vfprintf_r+0xbc0>)
 800632c:	e883 0044 	stmia.w	r3, {r2, r6}
 8006330:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006332:	4416      	add	r6, r2
 8006334:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006336:	9621      	str	r6, [sp, #132]	; 0x84
 8006338:	3201      	adds	r2, #1
 800633a:	2a07      	cmp	r2, #7
 800633c:	9220      	str	r2, [sp, #128]	; 0x80
 800633e:	dc01      	bgt.n	8006344 <_vfprintf_r+0xa04>
 8006340:	3308      	adds	r3, #8
 8006342:	e008      	b.n	8006356 <_vfprintf_r+0xa16>
 8006344:	aa1f      	add	r2, sp, #124	; 0x7c
 8006346:	4659      	mov	r1, fp
 8006348:	4650      	mov	r0, sl
 800634a:	f002 fd50 	bl	8008dee <__sprint_r>
 800634e:	2800      	cmp	r0, #0
 8006350:	f040 81b2 	bne.w	80066b8 <_vfprintf_r+0xd78>
 8006354:	ab2c      	add	r3, sp, #176	; 0xb0
 8006356:	9a04      	ldr	r2, [sp, #16]
 8006358:	605a      	str	r2, [r3, #4]
 800635a:	9904      	ldr	r1, [sp, #16]
 800635c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800635e:	f8c3 8000 	str.w	r8, [r3]
 8006362:	440a      	add	r2, r1
 8006364:	9221      	str	r2, [sp, #132]	; 0x84
 8006366:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006368:	3201      	adds	r2, #1
 800636a:	2a07      	cmp	r2, #7
 800636c:	9220      	str	r2, [sp, #128]	; 0x80
 800636e:	f73f af0e 	bgt.w	800618e <_vfprintf_r+0x84e>
 8006372:	f103 0408 	add.w	r4, r3, #8
 8006376:	e14f      	b.n	8006618 <_vfprintf_r+0xcd8>
 8006378:	9b04      	ldr	r3, [sp, #16]
 800637a:	42bb      	cmp	r3, r7
 800637c:	bfa8      	it	ge
 800637e:	463b      	movge	r3, r7
 8006380:	2b00      	cmp	r3, #0
 8006382:	461e      	mov	r6, r3
 8006384:	dd15      	ble.n	80063b2 <_vfprintf_r+0xa72>
 8006386:	6063      	str	r3, [r4, #4]
 8006388:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800638a:	f8c4 8000 	str.w	r8, [r4]
 800638e:	4433      	add	r3, r6
 8006390:	9321      	str	r3, [sp, #132]	; 0x84
 8006392:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006394:	3301      	adds	r3, #1
 8006396:	2b07      	cmp	r3, #7
 8006398:	9320      	str	r3, [sp, #128]	; 0x80
 800639a:	dc01      	bgt.n	80063a0 <_vfprintf_r+0xa60>
 800639c:	3408      	adds	r4, #8
 800639e:	e008      	b.n	80063b2 <_vfprintf_r+0xa72>
 80063a0:	aa1f      	add	r2, sp, #124	; 0x7c
 80063a2:	4659      	mov	r1, fp
 80063a4:	4650      	mov	r0, sl
 80063a6:	f002 fd22 	bl	8008dee <__sprint_r>
 80063aa:	2800      	cmp	r0, #0
 80063ac:	f040 8184 	bne.w	80066b8 <_vfprintf_r+0xd78>
 80063b0:	ac2c      	add	r4, sp, #176	; 0xb0
 80063b2:	2e00      	cmp	r6, #0
 80063b4:	bfac      	ite	ge
 80063b6:	1bbe      	subge	r6, r7, r6
 80063b8:	463e      	movlt	r6, r7
 80063ba:	2e00      	cmp	r6, #0
 80063bc:	dd30      	ble.n	8006420 <_vfprintf_r+0xae0>
 80063be:	f04f 0910 	mov.w	r9, #16
 80063c2:	4b4f      	ldr	r3, [pc, #316]	; (8006500 <_vfprintf_r+0xbc0>)
 80063c4:	6023      	str	r3, [r4, #0]
 80063c6:	2e10      	cmp	r6, #16
 80063c8:	dd16      	ble.n	80063f8 <_vfprintf_r+0xab8>
 80063ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063cc:	f8c4 9004 	str.w	r9, [r4, #4]
 80063d0:	3310      	adds	r3, #16
 80063d2:	9321      	str	r3, [sp, #132]	; 0x84
 80063d4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80063d6:	3301      	adds	r3, #1
 80063d8:	2b07      	cmp	r3, #7
 80063da:	9320      	str	r3, [sp, #128]	; 0x80
 80063dc:	dc01      	bgt.n	80063e2 <_vfprintf_r+0xaa2>
 80063de:	3408      	adds	r4, #8
 80063e0:	e008      	b.n	80063f4 <_vfprintf_r+0xab4>
 80063e2:	aa1f      	add	r2, sp, #124	; 0x7c
 80063e4:	4659      	mov	r1, fp
 80063e6:	4650      	mov	r0, sl
 80063e8:	f002 fd01 	bl	8008dee <__sprint_r>
 80063ec:	2800      	cmp	r0, #0
 80063ee:	f040 8163 	bne.w	80066b8 <_vfprintf_r+0xd78>
 80063f2:	ac2c      	add	r4, sp, #176	; 0xb0
 80063f4:	3e10      	subs	r6, #16
 80063f6:	e7e4      	b.n	80063c2 <_vfprintf_r+0xa82>
 80063f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063fa:	6066      	str	r6, [r4, #4]
 80063fc:	441e      	add	r6, r3
 80063fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006400:	9621      	str	r6, [sp, #132]	; 0x84
 8006402:	3301      	adds	r3, #1
 8006404:	2b07      	cmp	r3, #7
 8006406:	9320      	str	r3, [sp, #128]	; 0x80
 8006408:	dc01      	bgt.n	800640e <_vfprintf_r+0xace>
 800640a:	3408      	adds	r4, #8
 800640c:	e008      	b.n	8006420 <_vfprintf_r+0xae0>
 800640e:	aa1f      	add	r2, sp, #124	; 0x7c
 8006410:	4659      	mov	r1, fp
 8006412:	4650      	mov	r0, sl
 8006414:	f002 fceb 	bl	8008dee <__sprint_r>
 8006418:	2800      	cmp	r0, #0
 800641a:	f040 814d 	bne.w	80066b8 <_vfprintf_r+0xd78>
 800641e:	ac2c      	add	r4, sp, #176	; 0xb0
 8006420:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006422:	9a04      	ldr	r2, [sp, #16]
 8006424:	4293      	cmp	r3, r2
 8006426:	4447      	add	r7, r8
 8006428:	db01      	blt.n	800642e <_vfprintf_r+0xaee>
 800642a:	07e8      	lsls	r0, r5, #31
 800642c:	d517      	bpl.n	800645e <_vfprintf_r+0xb1e>
 800642e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006430:	6023      	str	r3, [r4, #0]
 8006432:	9b08      	ldr	r3, [sp, #32]
 8006434:	6063      	str	r3, [r4, #4]
 8006436:	9a08      	ldr	r2, [sp, #32]
 8006438:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800643a:	4413      	add	r3, r2
 800643c:	9321      	str	r3, [sp, #132]	; 0x84
 800643e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006440:	3301      	adds	r3, #1
 8006442:	2b07      	cmp	r3, #7
 8006444:	9320      	str	r3, [sp, #128]	; 0x80
 8006446:	dc01      	bgt.n	800644c <_vfprintf_r+0xb0c>
 8006448:	3408      	adds	r4, #8
 800644a:	e008      	b.n	800645e <_vfprintf_r+0xb1e>
 800644c:	aa1f      	add	r2, sp, #124	; 0x7c
 800644e:	4659      	mov	r1, fp
 8006450:	4650      	mov	r0, sl
 8006452:	f002 fccc 	bl	8008dee <__sprint_r>
 8006456:	2800      	cmp	r0, #0
 8006458:	f040 812e 	bne.w	80066b8 <_vfprintf_r+0xd78>
 800645c:	ac2c      	add	r4, sp, #176	; 0xb0
 800645e:	9b04      	ldr	r3, [sp, #16]
 8006460:	9a04      	ldr	r2, [sp, #16]
 8006462:	eb08 0603 	add.w	r6, r8, r3
 8006466:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006468:	1bf6      	subs	r6, r6, r7
 800646a:	1ad3      	subs	r3, r2, r3
 800646c:	429e      	cmp	r6, r3
 800646e:	bfa8      	it	ge
 8006470:	461e      	movge	r6, r3
 8006472:	2e00      	cmp	r6, #0
 8006474:	dd14      	ble.n	80064a0 <_vfprintf_r+0xb60>
 8006476:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006478:	6027      	str	r7, [r4, #0]
 800647a:	4433      	add	r3, r6
 800647c:	9321      	str	r3, [sp, #132]	; 0x84
 800647e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006480:	6066      	str	r6, [r4, #4]
 8006482:	3301      	adds	r3, #1
 8006484:	2b07      	cmp	r3, #7
 8006486:	9320      	str	r3, [sp, #128]	; 0x80
 8006488:	dc01      	bgt.n	800648e <_vfprintf_r+0xb4e>
 800648a:	3408      	adds	r4, #8
 800648c:	e008      	b.n	80064a0 <_vfprintf_r+0xb60>
 800648e:	aa1f      	add	r2, sp, #124	; 0x7c
 8006490:	4659      	mov	r1, fp
 8006492:	4650      	mov	r0, sl
 8006494:	f002 fcab 	bl	8008dee <__sprint_r>
 8006498:	2800      	cmp	r0, #0
 800649a:	f040 810d 	bne.w	80066b8 <_vfprintf_r+0xd78>
 800649e:	ac2c      	add	r4, sp, #176	; 0xb0
 80064a0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80064a2:	9a04      	ldr	r2, [sp, #16]
 80064a4:	2e00      	cmp	r6, #0
 80064a6:	eba2 0303 	sub.w	r3, r2, r3
 80064aa:	bfac      	ite	ge
 80064ac:	1b9e      	subge	r6, r3, r6
 80064ae:	461e      	movlt	r6, r3
 80064b0:	2e00      	cmp	r6, #0
 80064b2:	f340 80b1 	ble.w	8006618 <_vfprintf_r+0xcd8>
 80064b6:	4f12      	ldr	r7, [pc, #72]	; (8006500 <_vfprintf_r+0xbc0>)
 80064b8:	f04f 0810 	mov.w	r8, #16
 80064bc:	2e10      	cmp	r6, #16
 80064be:	dd16      	ble.n	80064ee <_vfprintf_r+0xbae>
 80064c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064c2:	3310      	adds	r3, #16
 80064c4:	9321      	str	r3, [sp, #132]	; 0x84
 80064c6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80064c8:	3301      	adds	r3, #1
 80064ca:	2b07      	cmp	r3, #7
 80064cc:	e884 0180 	stmia.w	r4, {r7, r8}
 80064d0:	9320      	str	r3, [sp, #128]	; 0x80
 80064d2:	dc01      	bgt.n	80064d8 <_vfprintf_r+0xb98>
 80064d4:	3408      	adds	r4, #8
 80064d6:	e008      	b.n	80064ea <_vfprintf_r+0xbaa>
 80064d8:	aa1f      	add	r2, sp, #124	; 0x7c
 80064da:	4659      	mov	r1, fp
 80064dc:	4650      	mov	r0, sl
 80064de:	f002 fc86 	bl	8008dee <__sprint_r>
 80064e2:	2800      	cmp	r0, #0
 80064e4:	f040 80e8 	bne.w	80066b8 <_vfprintf_r+0xd78>
 80064e8:	ac2c      	add	r4, sp, #176	; 0xb0
 80064ea:	3e10      	subs	r6, #16
 80064ec:	e7e6      	b.n	80064bc <_vfprintf_r+0xb7c>
 80064ee:	4b04      	ldr	r3, [pc, #16]	; (8006500 <_vfprintf_r+0xbc0>)
 80064f0:	e884 0048 	stmia.w	r4, {r3, r6}
 80064f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064f6:	441e      	add	r6, r3
 80064f8:	9621      	str	r6, [sp, #132]	; 0x84
 80064fa:	e642      	b.n	8006182 <_vfprintf_r+0x842>
 80064fc:	080093d0 	.word	0x080093d0
 8006500:	080093d2 	.word	0x080093d2
 8006504:	9b04      	ldr	r3, [sp, #16]
 8006506:	2b01      	cmp	r3, #1
 8006508:	dc01      	bgt.n	800650e <_vfprintf_r+0xbce>
 800650a:	07e9      	lsls	r1, r5, #31
 800650c:	d573      	bpl.n	80065f6 <_vfprintf_r+0xcb6>
 800650e:	2301      	movs	r3, #1
 8006510:	6063      	str	r3, [r4, #4]
 8006512:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006514:	f8c4 8000 	str.w	r8, [r4]
 8006518:	3301      	adds	r3, #1
 800651a:	9321      	str	r3, [sp, #132]	; 0x84
 800651c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800651e:	3301      	adds	r3, #1
 8006520:	2b07      	cmp	r3, #7
 8006522:	9320      	str	r3, [sp, #128]	; 0x80
 8006524:	dc01      	bgt.n	800652a <_vfprintf_r+0xbea>
 8006526:	3408      	adds	r4, #8
 8006528:	e008      	b.n	800653c <_vfprintf_r+0xbfc>
 800652a:	aa1f      	add	r2, sp, #124	; 0x7c
 800652c:	4659      	mov	r1, fp
 800652e:	4650      	mov	r0, sl
 8006530:	f002 fc5d 	bl	8008dee <__sprint_r>
 8006534:	2800      	cmp	r0, #0
 8006536:	f040 80bf 	bne.w	80066b8 <_vfprintf_r+0xd78>
 800653a:	ac2c      	add	r4, sp, #176	; 0xb0
 800653c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800653e:	6023      	str	r3, [r4, #0]
 8006540:	9b08      	ldr	r3, [sp, #32]
 8006542:	6063      	str	r3, [r4, #4]
 8006544:	9a08      	ldr	r2, [sp, #32]
 8006546:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006548:	4413      	add	r3, r2
 800654a:	9321      	str	r3, [sp, #132]	; 0x84
 800654c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800654e:	3301      	adds	r3, #1
 8006550:	2b07      	cmp	r3, #7
 8006552:	9320      	str	r3, [sp, #128]	; 0x80
 8006554:	dc01      	bgt.n	800655a <_vfprintf_r+0xc1a>
 8006556:	3408      	adds	r4, #8
 8006558:	e008      	b.n	800656c <_vfprintf_r+0xc2c>
 800655a:	aa1f      	add	r2, sp, #124	; 0x7c
 800655c:	4659      	mov	r1, fp
 800655e:	4650      	mov	r0, sl
 8006560:	f002 fc45 	bl	8008dee <__sprint_r>
 8006564:	2800      	cmp	r0, #0
 8006566:	f040 80a7 	bne.w	80066b8 <_vfprintf_r+0xd78>
 800656a:	ac2c      	add	r4, sp, #176	; 0xb0
 800656c:	2300      	movs	r3, #0
 800656e:	2200      	movs	r2, #0
 8006570:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006574:	f7fa faa4 	bl	8000ac0 <__aeabi_dcmpeq>
 8006578:	9b04      	ldr	r3, [sp, #16]
 800657a:	1e5e      	subs	r6, r3, #1
 800657c:	b9b8      	cbnz	r0, 80065ae <_vfprintf_r+0xc6e>
 800657e:	f108 0301 	add.w	r3, r8, #1
 8006582:	e884 0048 	stmia.w	r4, {r3, r6}
 8006586:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006588:	9a04      	ldr	r2, [sp, #16]
 800658a:	3b01      	subs	r3, #1
 800658c:	4413      	add	r3, r2
 800658e:	9321      	str	r3, [sp, #132]	; 0x84
 8006590:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006592:	3301      	adds	r3, #1
 8006594:	2b07      	cmp	r3, #7
 8006596:	9320      	str	r3, [sp, #128]	; 0x80
 8006598:	dd34      	ble.n	8006604 <_vfprintf_r+0xcc4>
 800659a:	aa1f      	add	r2, sp, #124	; 0x7c
 800659c:	4659      	mov	r1, fp
 800659e:	4650      	mov	r0, sl
 80065a0:	f002 fc25 	bl	8008dee <__sprint_r>
 80065a4:	2800      	cmp	r0, #0
 80065a6:	f040 8087 	bne.w	80066b8 <_vfprintf_r+0xd78>
 80065aa:	ac2c      	add	r4, sp, #176	; 0xb0
 80065ac:	e02b      	b.n	8006606 <_vfprintf_r+0xcc6>
 80065ae:	2e00      	cmp	r6, #0
 80065b0:	dd29      	ble.n	8006606 <_vfprintf_r+0xcc6>
 80065b2:	4fa6      	ldr	r7, [pc, #664]	; (800684c <_vfprintf_r+0xf0c>)
 80065b4:	f04f 0810 	mov.w	r8, #16
 80065b8:	2e10      	cmp	r6, #16
 80065ba:	dd15      	ble.n	80065e8 <_vfprintf_r+0xca8>
 80065bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80065be:	3310      	adds	r3, #16
 80065c0:	9321      	str	r3, [sp, #132]	; 0x84
 80065c2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80065c4:	3301      	adds	r3, #1
 80065c6:	2b07      	cmp	r3, #7
 80065c8:	e884 0180 	stmia.w	r4, {r7, r8}
 80065cc:	9320      	str	r3, [sp, #128]	; 0x80
 80065ce:	dc01      	bgt.n	80065d4 <_vfprintf_r+0xc94>
 80065d0:	3408      	adds	r4, #8
 80065d2:	e007      	b.n	80065e4 <_vfprintf_r+0xca4>
 80065d4:	aa1f      	add	r2, sp, #124	; 0x7c
 80065d6:	4659      	mov	r1, fp
 80065d8:	4650      	mov	r0, sl
 80065da:	f002 fc08 	bl	8008dee <__sprint_r>
 80065de:	2800      	cmp	r0, #0
 80065e0:	d16a      	bne.n	80066b8 <_vfprintf_r+0xd78>
 80065e2:	ac2c      	add	r4, sp, #176	; 0xb0
 80065e4:	3e10      	subs	r6, #16
 80065e6:	e7e7      	b.n	80065b8 <_vfprintf_r+0xc78>
 80065e8:	4b98      	ldr	r3, [pc, #608]	; (800684c <_vfprintf_r+0xf0c>)
 80065ea:	e884 0048 	stmia.w	r4, {r3, r6}
 80065ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80065f0:	441e      	add	r6, r3
 80065f2:	9621      	str	r6, [sp, #132]	; 0x84
 80065f4:	e7cc      	b.n	8006590 <_vfprintf_r+0xc50>
 80065f6:	2301      	movs	r3, #1
 80065f8:	6063      	str	r3, [r4, #4]
 80065fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80065fc:	f8c4 8000 	str.w	r8, [r4]
 8006600:	3301      	adds	r3, #1
 8006602:	e7c4      	b.n	800658e <_vfprintf_r+0xc4e>
 8006604:	3408      	adds	r4, #8
 8006606:	ab1b      	add	r3, sp, #108	; 0x6c
 8006608:	6023      	str	r3, [r4, #0]
 800660a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800660c:	6063      	str	r3, [r4, #4]
 800660e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006610:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006612:	4413      	add	r3, r2
 8006614:	e5b4      	b.n	8006180 <_vfprintf_r+0x840>
 8006616:	3408      	adds	r4, #8
 8006618:	076a      	lsls	r2, r5, #29
 800661a:	d40b      	bmi.n	8006634 <_vfprintf_r+0xcf4>
 800661c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800661e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006620:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006622:	428a      	cmp	r2, r1
 8006624:	bfac      	ite	ge
 8006626:	189b      	addge	r3, r3, r2
 8006628:	185b      	addlt	r3, r3, r1
 800662a:	930a      	str	r3, [sp, #40]	; 0x28
 800662c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800662e:	2b00      	cmp	r3, #0
 8006630:	d035      	beq.n	800669e <_vfprintf_r+0xd5e>
 8006632:	e02e      	b.n	8006692 <_vfprintf_r+0xd52>
 8006634:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006636:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006638:	1a9d      	subs	r5, r3, r2
 800663a:	2d00      	cmp	r5, #0
 800663c:	ddee      	ble.n	800661c <_vfprintf_r+0xcdc>
 800663e:	2610      	movs	r6, #16
 8006640:	4b83      	ldr	r3, [pc, #524]	; (8006850 <_vfprintf_r+0xf10>)
 8006642:	6023      	str	r3, [r4, #0]
 8006644:	2d10      	cmp	r5, #16
 8006646:	dd13      	ble.n	8006670 <_vfprintf_r+0xd30>
 8006648:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800664a:	6066      	str	r6, [r4, #4]
 800664c:	3310      	adds	r3, #16
 800664e:	9321      	str	r3, [sp, #132]	; 0x84
 8006650:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006652:	3301      	adds	r3, #1
 8006654:	2b07      	cmp	r3, #7
 8006656:	9320      	str	r3, [sp, #128]	; 0x80
 8006658:	dc01      	bgt.n	800665e <_vfprintf_r+0xd1e>
 800665a:	3408      	adds	r4, #8
 800665c:	e006      	b.n	800666c <_vfprintf_r+0xd2c>
 800665e:	aa1f      	add	r2, sp, #124	; 0x7c
 8006660:	4659      	mov	r1, fp
 8006662:	4650      	mov	r0, sl
 8006664:	f002 fbc3 	bl	8008dee <__sprint_r>
 8006668:	bb30      	cbnz	r0, 80066b8 <_vfprintf_r+0xd78>
 800666a:	ac2c      	add	r4, sp, #176	; 0xb0
 800666c:	3d10      	subs	r5, #16
 800666e:	e7e7      	b.n	8006640 <_vfprintf_r+0xd00>
 8006670:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006672:	6065      	str	r5, [r4, #4]
 8006674:	441d      	add	r5, r3
 8006676:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006678:	9521      	str	r5, [sp, #132]	; 0x84
 800667a:	3301      	adds	r3, #1
 800667c:	2b07      	cmp	r3, #7
 800667e:	9320      	str	r3, [sp, #128]	; 0x80
 8006680:	ddcc      	ble.n	800661c <_vfprintf_r+0xcdc>
 8006682:	aa1f      	add	r2, sp, #124	; 0x7c
 8006684:	4659      	mov	r1, fp
 8006686:	4650      	mov	r0, sl
 8006688:	f002 fbb1 	bl	8008dee <__sprint_r>
 800668c:	2800      	cmp	r0, #0
 800668e:	d0c5      	beq.n	800661c <_vfprintf_r+0xcdc>
 8006690:	e012      	b.n	80066b8 <_vfprintf_r+0xd78>
 8006692:	aa1f      	add	r2, sp, #124	; 0x7c
 8006694:	4659      	mov	r1, fp
 8006696:	4650      	mov	r0, sl
 8006698:	f002 fba9 	bl	8008dee <__sprint_r>
 800669c:	b960      	cbnz	r0, 80066b8 <_vfprintf_r+0xd78>
 800669e:	2300      	movs	r3, #0
 80066a0:	9320      	str	r3, [sp, #128]	; 0x80
 80066a2:	9f03      	ldr	r7, [sp, #12]
 80066a4:	ac2c      	add	r4, sp, #176	; 0xb0
 80066a6:	f7ff b9b4 	b.w	8005a12 <_vfprintf_r+0xd2>
 80066aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066ac:	b123      	cbz	r3, 80066b8 <_vfprintf_r+0xd78>
 80066ae:	aa1f      	add	r2, sp, #124	; 0x7c
 80066b0:	4659      	mov	r1, fp
 80066b2:	4650      	mov	r0, sl
 80066b4:	f002 fb9b 	bl	8008dee <__sprint_r>
 80066b8:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80066bc:	065b      	lsls	r3, r3, #25
 80066be:	f53f a98b 	bmi.w	80059d8 <_vfprintf_r+0x98>
 80066c2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80066c4:	e12f      	b.n	8006926 <_vfprintf_r+0xfe6>
 80066c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80066ca:	4610      	mov	r0, r2
 80066cc:	4619      	mov	r1, r3
 80066ce:	f7fa fa29 	bl	8000b24 <__aeabi_dcmpun>
 80066d2:	b160      	cbz	r0, 80066ee <_vfprintf_r+0xdae>
 80066d4:	4b5f      	ldr	r3, [pc, #380]	; (8006854 <_vfprintf_r+0xf14>)
 80066d6:	4a60      	ldr	r2, [pc, #384]	; (8006858 <_vfprintf_r+0xf18>)
 80066d8:	9902      	ldr	r1, [sp, #8]
 80066da:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80066de:	2947      	cmp	r1, #71	; 0x47
 80066e0:	bfcc      	ite	gt
 80066e2:	4690      	movgt	r8, r2
 80066e4:	4698      	movle	r8, r3
 80066e6:	f04f 0903 	mov.w	r9, #3
 80066ea:	2600      	movs	r6, #0
 80066ec:	e451      	b.n	8005f92 <_vfprintf_r+0x652>
 80066ee:	f1b9 3fff 	cmp.w	r9, #4294967295
 80066f2:	d00a      	beq.n	800670a <_vfprintf_r+0xdca>
 80066f4:	9b02      	ldr	r3, [sp, #8]
 80066f6:	f023 0320 	bic.w	r3, r3, #32
 80066fa:	2b47      	cmp	r3, #71	; 0x47
 80066fc:	d107      	bne.n	800670e <_vfprintf_r+0xdce>
 80066fe:	f1b9 0f00 	cmp.w	r9, #0
 8006702:	bf08      	it	eq
 8006704:	f04f 0901 	moveq.w	r9, #1
 8006708:	e001      	b.n	800670e <_vfprintf_r+0xdce>
 800670a:	f04f 0906 	mov.w	r9, #6
 800670e:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8006712:	930c      	str	r3, [sp, #48]	; 0x30
 8006714:	9b07      	ldr	r3, [sp, #28]
 8006716:	2b00      	cmp	r3, #0
 8006718:	da07      	bge.n	800672a <_vfprintf_r+0xdea>
 800671a:	9b06      	ldr	r3, [sp, #24]
 800671c:	930e      	str	r3, [sp, #56]	; 0x38
 800671e:	9b07      	ldr	r3, [sp, #28]
 8006720:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006724:	930f      	str	r3, [sp, #60]	; 0x3c
 8006726:	232d      	movs	r3, #45	; 0x2d
 8006728:	e004      	b.n	8006734 <_vfprintf_r+0xdf4>
 800672a:	ed9d 7b06 	vldr	d7, [sp, #24]
 800672e:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8006732:	2300      	movs	r3, #0
 8006734:	930b      	str	r3, [sp, #44]	; 0x2c
 8006736:	9b02      	ldr	r3, [sp, #8]
 8006738:	f023 0720 	bic.w	r7, r3, #32
 800673c:	2f46      	cmp	r7, #70	; 0x46
 800673e:	d004      	beq.n	800674a <_vfprintf_r+0xe0a>
 8006740:	2f45      	cmp	r7, #69	; 0x45
 8006742:	d105      	bne.n	8006750 <_vfprintf_r+0xe10>
 8006744:	f109 0601 	add.w	r6, r9, #1
 8006748:	e003      	b.n	8006752 <_vfprintf_r+0xe12>
 800674a:	464e      	mov	r6, r9
 800674c:	2103      	movs	r1, #3
 800674e:	e001      	b.n	8006754 <_vfprintf_r+0xe14>
 8006750:	464e      	mov	r6, r9
 8006752:	2102      	movs	r1, #2
 8006754:	ab1d      	add	r3, sp, #116	; 0x74
 8006756:	9301      	str	r3, [sp, #4]
 8006758:	ab1a      	add	r3, sp, #104	; 0x68
 800675a:	9300      	str	r3, [sp, #0]
 800675c:	4632      	mov	r2, r6
 800675e:	ab19      	add	r3, sp, #100	; 0x64
 8006760:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8006764:	4650      	mov	r0, sl
 8006766:	f000 fa1b 	bl	8006ba0 <_dtoa_r>
 800676a:	2f47      	cmp	r7, #71	; 0x47
 800676c:	4680      	mov	r8, r0
 800676e:	d102      	bne.n	8006776 <_vfprintf_r+0xe36>
 8006770:	07eb      	lsls	r3, r5, #31
 8006772:	f140 80ce 	bpl.w	8006912 <_vfprintf_r+0xfd2>
 8006776:	eb08 0306 	add.w	r3, r8, r6
 800677a:	2f46      	cmp	r7, #70	; 0x46
 800677c:	9304      	str	r3, [sp, #16]
 800677e:	d111      	bne.n	80067a4 <_vfprintf_r+0xe64>
 8006780:	f898 3000 	ldrb.w	r3, [r8]
 8006784:	2b30      	cmp	r3, #48	; 0x30
 8006786:	d109      	bne.n	800679c <_vfprintf_r+0xe5c>
 8006788:	2200      	movs	r2, #0
 800678a:	2300      	movs	r3, #0
 800678c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006790:	f7fa f996 	bl	8000ac0 <__aeabi_dcmpeq>
 8006794:	b910      	cbnz	r0, 800679c <_vfprintf_r+0xe5c>
 8006796:	f1c6 0601 	rsb	r6, r6, #1
 800679a:	9619      	str	r6, [sp, #100]	; 0x64
 800679c:	9a04      	ldr	r2, [sp, #16]
 800679e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80067a0:	441a      	add	r2, r3
 80067a2:	9204      	str	r2, [sp, #16]
 80067a4:	2200      	movs	r2, #0
 80067a6:	2300      	movs	r3, #0
 80067a8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80067ac:	f7fa f988 	bl	8000ac0 <__aeabi_dcmpeq>
 80067b0:	b908      	cbnz	r0, 80067b6 <_vfprintf_r+0xe76>
 80067b2:	2230      	movs	r2, #48	; 0x30
 80067b4:	e002      	b.n	80067bc <_vfprintf_r+0xe7c>
 80067b6:	9b04      	ldr	r3, [sp, #16]
 80067b8:	931d      	str	r3, [sp, #116]	; 0x74
 80067ba:	e007      	b.n	80067cc <_vfprintf_r+0xe8c>
 80067bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80067be:	9904      	ldr	r1, [sp, #16]
 80067c0:	4299      	cmp	r1, r3
 80067c2:	d903      	bls.n	80067cc <_vfprintf_r+0xe8c>
 80067c4:	1c59      	adds	r1, r3, #1
 80067c6:	911d      	str	r1, [sp, #116]	; 0x74
 80067c8:	701a      	strb	r2, [r3, #0]
 80067ca:	e7f7      	b.n	80067bc <_vfprintf_r+0xe7c>
 80067cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80067ce:	2f47      	cmp	r7, #71	; 0x47
 80067d0:	ebc8 0303 	rsb	r3, r8, r3
 80067d4:	9304      	str	r3, [sp, #16]
 80067d6:	d108      	bne.n	80067ea <_vfprintf_r+0xeaa>
 80067d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80067da:	1cdf      	adds	r7, r3, #3
 80067dc:	db01      	blt.n	80067e2 <_vfprintf_r+0xea2>
 80067de:	4599      	cmp	r9, r3
 80067e0:	da69      	bge.n	80068b6 <_vfprintf_r+0xf76>
 80067e2:	9b02      	ldr	r3, [sp, #8]
 80067e4:	3b02      	subs	r3, #2
 80067e6:	9302      	str	r3, [sp, #8]
 80067e8:	e002      	b.n	80067f0 <_vfprintf_r+0xeb0>
 80067ea:	9b02      	ldr	r3, [sp, #8]
 80067ec:	2b65      	cmp	r3, #101	; 0x65
 80067ee:	dc4b      	bgt.n	8006888 <_vfprintf_r+0xf48>
 80067f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80067f2:	f89d 2008 	ldrb.w	r2, [sp, #8]
 80067f6:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
 80067fa:	3b01      	subs	r3, #1
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	9319      	str	r3, [sp, #100]	; 0x64
 8006800:	bfba      	itte	lt
 8006802:	425b      	neglt	r3, r3
 8006804:	222d      	movlt	r2, #45	; 0x2d
 8006806:	222b      	movge	r2, #43	; 0x2b
 8006808:	2b09      	cmp	r3, #9
 800680a:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 800680e:	dd25      	ble.n	800685c <_vfprintf_r+0xf1c>
 8006810:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8006814:	200a      	movs	r0, #10
 8006816:	fb93 f1f0 	sdiv	r1, r3, r0
 800681a:	fb00 3311 	mls	r3, r0, r1, r3
 800681e:	3330      	adds	r3, #48	; 0x30
 8006820:	2909      	cmp	r1, #9
 8006822:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8006826:	460b      	mov	r3, r1
 8006828:	dcf5      	bgt.n	8006816 <_vfprintf_r+0xed6>
 800682a:	3330      	adds	r3, #48	; 0x30
 800682c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006830:	1e51      	subs	r1, r2, #1
 8006832:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8006836:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 800683a:	4281      	cmp	r1, r0
 800683c:	461a      	mov	r2, r3
 800683e:	d214      	bcs.n	800686a <_vfprintf_r+0xf2a>
 8006840:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006844:	f803 2b01 	strb.w	r2, [r3], #1
 8006848:	e7f7      	b.n	800683a <_vfprintf_r+0xefa>
 800684a:	bf00      	nop
 800684c:	080093d2 	.word	0x080093d2
 8006850:	0800938e 	.word	0x0800938e
 8006854:	080093a6 	.word	0x080093a6
 8006858:	080093aa 	.word	0x080093aa
 800685c:	2230      	movs	r2, #48	; 0x30
 800685e:	4413      	add	r3, r2
 8006860:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8006864:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8006868:	aa1c      	add	r2, sp, #112	; 0x70
 800686a:	ab1b      	add	r3, sp, #108	; 0x6c
 800686c:	1ad3      	subs	r3, r2, r3
 800686e:	9a04      	ldr	r2, [sp, #16]
 8006870:	9310      	str	r3, [sp, #64]	; 0x40
 8006872:	2a01      	cmp	r2, #1
 8006874:	eb03 0902 	add.w	r9, r3, r2
 8006878:	dc02      	bgt.n	8006880 <_vfprintf_r+0xf40>
 800687a:	f015 0701 	ands.w	r7, r5, #1
 800687e:	d032      	beq.n	80068e6 <_vfprintf_r+0xfa6>
 8006880:	9b08      	ldr	r3, [sp, #32]
 8006882:	2700      	movs	r7, #0
 8006884:	4499      	add	r9, r3
 8006886:	e02e      	b.n	80068e6 <_vfprintf_r+0xfa6>
 8006888:	9b02      	ldr	r3, [sp, #8]
 800688a:	2b66      	cmp	r3, #102	; 0x66
 800688c:	d113      	bne.n	80068b6 <_vfprintf_r+0xf76>
 800688e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006890:	2b00      	cmp	r3, #0
 8006892:	dd07      	ble.n	80068a4 <_vfprintf_r+0xf64>
 8006894:	f1b9 0f00 	cmp.w	r9, #0
 8006898:	d101      	bne.n	800689e <_vfprintf_r+0xf5e>
 800689a:	07ee      	lsls	r6, r5, #31
 800689c:	d521      	bpl.n	80068e2 <_vfprintf_r+0xfa2>
 800689e:	9a08      	ldr	r2, [sp, #32]
 80068a0:	4413      	add	r3, r2
 80068a2:	e006      	b.n	80068b2 <_vfprintf_r+0xf72>
 80068a4:	f1b9 0f00 	cmp.w	r9, #0
 80068a8:	d101      	bne.n	80068ae <_vfprintf_r+0xf6e>
 80068aa:	07ed      	lsls	r5, r5, #31
 80068ac:	d514      	bpl.n	80068d8 <_vfprintf_r+0xf98>
 80068ae:	9b08      	ldr	r3, [sp, #32]
 80068b0:	3301      	adds	r3, #1
 80068b2:	444b      	add	r3, r9
 80068b4:	e015      	b.n	80068e2 <_vfprintf_r+0xfa2>
 80068b6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80068b8:	9a04      	ldr	r2, [sp, #16]
 80068ba:	4293      	cmp	r3, r2
 80068bc:	db03      	blt.n	80068c6 <_vfprintf_r+0xf86>
 80068be:	07e8      	lsls	r0, r5, #31
 80068c0:	d50d      	bpl.n	80068de <_vfprintf_r+0xf9e>
 80068c2:	9a08      	ldr	r2, [sp, #32]
 80068c4:	e006      	b.n	80068d4 <_vfprintf_r+0xf94>
 80068c6:	9a04      	ldr	r2, [sp, #16]
 80068c8:	9908      	ldr	r1, [sp, #32]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	440a      	add	r2, r1
 80068ce:	dc05      	bgt.n	80068dc <_vfprintf_r+0xf9c>
 80068d0:	f1c3 0301 	rsb	r3, r3, #1
 80068d4:	4413      	add	r3, r2
 80068d6:	e002      	b.n	80068de <_vfprintf_r+0xf9e>
 80068d8:	2301      	movs	r3, #1
 80068da:	e002      	b.n	80068e2 <_vfprintf_r+0xfa2>
 80068dc:	4613      	mov	r3, r2
 80068de:	2267      	movs	r2, #103	; 0x67
 80068e0:	9202      	str	r2, [sp, #8]
 80068e2:	9f19      	ldr	r7, [sp, #100]	; 0x64
 80068e4:	4699      	mov	r9, r3
 80068e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068e8:	b113      	cbz	r3, 80068f0 <_vfprintf_r+0xfb0>
 80068ea:	232d      	movs	r3, #45	; 0x2d
 80068ec:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80068f0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80068f2:	2600      	movs	r6, #0
 80068f4:	f7ff bb4e 	b.w	8005f94 <_vfprintf_r+0x654>
 80068f8:	2200      	movs	r2, #0
 80068fa:	2300      	movs	r3, #0
 80068fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006900:	f7fa f8e8 	bl	8000ad4 <__aeabi_dcmplt>
 8006904:	b110      	cbz	r0, 800690c <_vfprintf_r+0xfcc>
 8006906:	232d      	movs	r3, #45	; 0x2d
 8006908:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800690c:	4b07      	ldr	r3, [pc, #28]	; (800692c <_vfprintf_r+0xfec>)
 800690e:	4a08      	ldr	r2, [pc, #32]	; (8006930 <_vfprintf_r+0xff0>)
 8006910:	e6e2      	b.n	80066d8 <_vfprintf_r+0xd98>
 8006912:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006914:	1a1b      	subs	r3, r3, r0
 8006916:	9304      	str	r3, [sp, #16]
 8006918:	e75e      	b.n	80067d8 <_vfprintf_r+0xe98>
 800691a:	ea56 0207 	orrs.w	r2, r6, r7
 800691e:	f47f aaac 	bne.w	8005e7a <_vfprintf_r+0x53a>
 8006922:	f7ff bab1 	b.w	8005e88 <_vfprintf_r+0x548>
 8006926:	b03d      	add	sp, #244	; 0xf4
 8006928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800692c:	0800939e 	.word	0x0800939e
 8006930:	080093a2 	.word	0x080093a2

08006934 <__sbprintf>:
 8006934:	b570      	push	{r4, r5, r6, lr}
 8006936:	460c      	mov	r4, r1
 8006938:	8989      	ldrh	r1, [r1, #12]
 800693a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
 800693e:	f021 0102 	bic.w	r1, r1, #2
 8006942:	f8ad 100c 	strh.w	r1, [sp, #12]
 8006946:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8006948:	9119      	str	r1, [sp, #100]	; 0x64
 800694a:	89e1      	ldrh	r1, [r4, #14]
 800694c:	f8ad 100e 	strh.w	r1, [sp, #14]
 8006950:	6a21      	ldr	r1, [r4, #32]
 8006952:	9108      	str	r1, [sp, #32]
 8006954:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006956:	910a      	str	r1, [sp, #40]	; 0x28
 8006958:	a91a      	add	r1, sp, #104	; 0x68
 800695a:	9100      	str	r1, [sp, #0]
 800695c:	9104      	str	r1, [sp, #16]
 800695e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006962:	9102      	str	r1, [sp, #8]
 8006964:	9105      	str	r1, [sp, #20]
 8006966:	2100      	movs	r1, #0
 8006968:	9106      	str	r1, [sp, #24]
 800696a:	4669      	mov	r1, sp
 800696c:	4606      	mov	r6, r0
 800696e:	f7fe ffe7 	bl	8005940 <_vfprintf_r>
 8006972:	1e05      	subs	r5, r0, #0
 8006974:	db07      	blt.n	8006986 <__sbprintf+0x52>
 8006976:	4669      	mov	r1, sp
 8006978:	4630      	mov	r0, r6
 800697a:	f000 ff41 	bl	8007800 <_fflush_r>
 800697e:	2800      	cmp	r0, #0
 8006980:	bf18      	it	ne
 8006982:	f04f 35ff 	movne.w	r5, #4294967295
 8006986:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800698a:	065b      	lsls	r3, r3, #25
 800698c:	bf48      	it	mi
 800698e:	89a3      	ldrhmi	r3, [r4, #12]
 8006990:	4628      	mov	r0, r5
 8006992:	bf44      	itt	mi
 8006994:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8006998:	81a3      	strhmi	r3, [r4, #12]
 800699a:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
 800699e:	bd70      	pop	{r4, r5, r6, pc}

080069a0 <__swsetup_r>:
 80069a0:	4b32      	ldr	r3, [pc, #200]	; (8006a6c <__swsetup_r+0xcc>)
 80069a2:	b570      	push	{r4, r5, r6, lr}
 80069a4:	681d      	ldr	r5, [r3, #0]
 80069a6:	4606      	mov	r6, r0
 80069a8:	460c      	mov	r4, r1
 80069aa:	b125      	cbz	r5, 80069b6 <__swsetup_r+0x16>
 80069ac:	69ab      	ldr	r3, [r5, #24]
 80069ae:	b913      	cbnz	r3, 80069b6 <__swsetup_r+0x16>
 80069b0:	4628      	mov	r0, r5
 80069b2:	f000 ff8f 	bl	80078d4 <__sinit>
 80069b6:	4b2e      	ldr	r3, [pc, #184]	; (8006a70 <__swsetup_r+0xd0>)
 80069b8:	429c      	cmp	r4, r3
 80069ba:	d101      	bne.n	80069c0 <__swsetup_r+0x20>
 80069bc:	686c      	ldr	r4, [r5, #4]
 80069be:	e008      	b.n	80069d2 <__swsetup_r+0x32>
 80069c0:	4b2c      	ldr	r3, [pc, #176]	; (8006a74 <__swsetup_r+0xd4>)
 80069c2:	429c      	cmp	r4, r3
 80069c4:	d101      	bne.n	80069ca <__swsetup_r+0x2a>
 80069c6:	68ac      	ldr	r4, [r5, #8]
 80069c8:	e003      	b.n	80069d2 <__swsetup_r+0x32>
 80069ca:	4b2b      	ldr	r3, [pc, #172]	; (8006a78 <__swsetup_r+0xd8>)
 80069cc:	429c      	cmp	r4, r3
 80069ce:	bf08      	it	eq
 80069d0:	68ec      	ldreq	r4, [r5, #12]
 80069d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069d6:	b29a      	uxth	r2, r3
 80069d8:	0715      	lsls	r5, r2, #28
 80069da:	d41d      	bmi.n	8006a18 <__swsetup_r+0x78>
 80069dc:	06d0      	lsls	r0, r2, #27
 80069de:	d402      	bmi.n	80069e6 <__swsetup_r+0x46>
 80069e0:	2209      	movs	r2, #9
 80069e2:	6032      	str	r2, [r6, #0]
 80069e4:	e03a      	b.n	8006a5c <__swsetup_r+0xbc>
 80069e6:	0751      	lsls	r1, r2, #29
 80069e8:	d512      	bpl.n	8006a10 <__swsetup_r+0x70>
 80069ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80069ec:	b141      	cbz	r1, 8006a00 <__swsetup_r+0x60>
 80069ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80069f2:	4299      	cmp	r1, r3
 80069f4:	d002      	beq.n	80069fc <__swsetup_r+0x5c>
 80069f6:	4630      	mov	r0, r6
 80069f8:	f001 f834 	bl	8007a64 <_free_r>
 80069fc:	2300      	movs	r3, #0
 80069fe:	6363      	str	r3, [r4, #52]	; 0x34
 8006a00:	89a3      	ldrh	r3, [r4, #12]
 8006a02:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006a06:	81a3      	strh	r3, [r4, #12]
 8006a08:	2300      	movs	r3, #0
 8006a0a:	6063      	str	r3, [r4, #4]
 8006a0c:	6923      	ldr	r3, [r4, #16]
 8006a0e:	6023      	str	r3, [r4, #0]
 8006a10:	89a3      	ldrh	r3, [r4, #12]
 8006a12:	f043 0308 	orr.w	r3, r3, #8
 8006a16:	81a3      	strh	r3, [r4, #12]
 8006a18:	6923      	ldr	r3, [r4, #16]
 8006a1a:	b94b      	cbnz	r3, 8006a30 <__swsetup_r+0x90>
 8006a1c:	89a3      	ldrh	r3, [r4, #12]
 8006a1e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006a22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a26:	d003      	beq.n	8006a30 <__swsetup_r+0x90>
 8006a28:	4621      	mov	r1, r4
 8006a2a:	4630      	mov	r0, r6
 8006a2c:	f001 fa7a 	bl	8007f24 <__smakebuf_r>
 8006a30:	89a2      	ldrh	r2, [r4, #12]
 8006a32:	f012 0301 	ands.w	r3, r2, #1
 8006a36:	d005      	beq.n	8006a44 <__swsetup_r+0xa4>
 8006a38:	2300      	movs	r3, #0
 8006a3a:	60a3      	str	r3, [r4, #8]
 8006a3c:	6963      	ldr	r3, [r4, #20]
 8006a3e:	425b      	negs	r3, r3
 8006a40:	61a3      	str	r3, [r4, #24]
 8006a42:	e003      	b.n	8006a4c <__swsetup_r+0xac>
 8006a44:	0792      	lsls	r2, r2, #30
 8006a46:	bf58      	it	pl
 8006a48:	6963      	ldrpl	r3, [r4, #20]
 8006a4a:	60a3      	str	r3, [r4, #8]
 8006a4c:	6923      	ldr	r3, [r4, #16]
 8006a4e:	b95b      	cbnz	r3, 8006a68 <__swsetup_r+0xc8>
 8006a50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a54:	f003 0080 	and.w	r0, r3, #128	; 0x80
 8006a58:	b280      	uxth	r0, r0
 8006a5a:	b130      	cbz	r0, 8006a6a <__swsetup_r+0xca>
 8006a5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a60:	81a3      	strh	r3, [r4, #12]
 8006a62:	f04f 30ff 	mov.w	r0, #4294967295
 8006a66:	bd70      	pop	{r4, r5, r6, pc}
 8006a68:	2000      	movs	r0, #0
 8006a6a:	bd70      	pop	{r4, r5, r6, pc}
 8006a6c:	20000104 	.word	0x20000104
 8006a70:	080093f0 	.word	0x080093f0
 8006a74:	08009410 	.word	0x08009410
 8006a78:	08009430 	.word	0x08009430

08006a7c <quorem>:
 8006a7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a80:	6903      	ldr	r3, [r0, #16]
 8006a82:	690c      	ldr	r4, [r1, #16]
 8006a84:	429c      	cmp	r4, r3
 8006a86:	4680      	mov	r8, r0
 8006a88:	f300 8083 	bgt.w	8006b92 <quorem+0x116>
 8006a8c:	3c01      	subs	r4, #1
 8006a8e:	f101 0714 	add.w	r7, r1, #20
 8006a92:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8006a96:	f100 0614 	add.w	r6, r0, #20
 8006a9a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006a9e:	eb06 030e 	add.w	r3, r6, lr
 8006aa2:	9301      	str	r3, [sp, #4]
 8006aa4:	3501      	adds	r5, #1
 8006aa6:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 8006aaa:	fbb3 f5f5 	udiv	r5, r3, r5
 8006aae:	eb07 090e 	add.w	r9, r7, lr
 8006ab2:	2d00      	cmp	r5, #0
 8006ab4:	d039      	beq.n	8006b2a <quorem+0xae>
 8006ab6:	f04f 0a00 	mov.w	sl, #0
 8006aba:	4638      	mov	r0, r7
 8006abc:	46b4      	mov	ip, r6
 8006abe:	46d3      	mov	fp, sl
 8006ac0:	f850 2b04 	ldr.w	r2, [r0], #4
 8006ac4:	b293      	uxth	r3, r2
 8006ac6:	fb05 a303 	mla	r3, r5, r3, sl
 8006aca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	ebc3 030b 	rsb	r3, r3, fp
 8006ad4:	0c12      	lsrs	r2, r2, #16
 8006ad6:	f8bc b000 	ldrh.w	fp, [ip]
 8006ada:	fb05 a202 	mla	r2, r5, r2, sl
 8006ade:	fa13 f38b 	uxtah	r3, r3, fp
 8006ae2:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006ae6:	fa1f fb82 	uxth.w	fp, r2
 8006aea:	f8dc 2000 	ldr.w	r2, [ip]
 8006aee:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006af2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006afc:	4581      	cmp	r9, r0
 8006afe:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006b02:	f84c 3b04 	str.w	r3, [ip], #4
 8006b06:	d2db      	bcs.n	8006ac0 <quorem+0x44>
 8006b08:	f856 300e 	ldr.w	r3, [r6, lr]
 8006b0c:	b96b      	cbnz	r3, 8006b2a <quorem+0xae>
 8006b0e:	9b01      	ldr	r3, [sp, #4]
 8006b10:	3b04      	subs	r3, #4
 8006b12:	429e      	cmp	r6, r3
 8006b14:	461a      	mov	r2, r3
 8006b16:	d302      	bcc.n	8006b1e <quorem+0xa2>
 8006b18:	f8c8 4010 	str.w	r4, [r8, #16]
 8006b1c:	e005      	b.n	8006b2a <quorem+0xae>
 8006b1e:	6812      	ldr	r2, [r2, #0]
 8006b20:	3b04      	subs	r3, #4
 8006b22:	2a00      	cmp	r2, #0
 8006b24:	d1f8      	bne.n	8006b18 <quorem+0x9c>
 8006b26:	3c01      	subs	r4, #1
 8006b28:	e7f3      	b.n	8006b12 <quorem+0x96>
 8006b2a:	4640      	mov	r0, r8
 8006b2c:	f001 fe9b 	bl	8008866 <__mcmp>
 8006b30:	2800      	cmp	r0, #0
 8006b32:	db2c      	blt.n	8006b8e <quorem+0x112>
 8006b34:	3501      	adds	r5, #1
 8006b36:	4630      	mov	r0, r6
 8006b38:	f04f 0e00 	mov.w	lr, #0
 8006b3c:	f857 1b04 	ldr.w	r1, [r7], #4
 8006b40:	f8d0 c000 	ldr.w	ip, [r0]
 8006b44:	b28a      	uxth	r2, r1
 8006b46:	ebc2 030e 	rsb	r3, r2, lr
 8006b4a:	0c09      	lsrs	r1, r1, #16
 8006b4c:	fa13 f38c 	uxtah	r3, r3, ip
 8006b50:	ebc1 421c 	rsb	r2, r1, ip, lsr #16
 8006b54:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b58:	b29b      	uxth	r3, r3
 8006b5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b5e:	45b9      	cmp	r9, r7
 8006b60:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006b64:	f840 3b04 	str.w	r3, [r0], #4
 8006b68:	d2e8      	bcs.n	8006b3c <quorem+0xc0>
 8006b6a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006b6e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006b72:	b962      	cbnz	r2, 8006b8e <quorem+0x112>
 8006b74:	3b04      	subs	r3, #4
 8006b76:	429e      	cmp	r6, r3
 8006b78:	461a      	mov	r2, r3
 8006b7a:	d302      	bcc.n	8006b82 <quorem+0x106>
 8006b7c:	f8c8 4010 	str.w	r4, [r8, #16]
 8006b80:	e005      	b.n	8006b8e <quorem+0x112>
 8006b82:	6812      	ldr	r2, [r2, #0]
 8006b84:	3b04      	subs	r3, #4
 8006b86:	2a00      	cmp	r2, #0
 8006b88:	d1f8      	bne.n	8006b7c <quorem+0x100>
 8006b8a:	3c01      	subs	r4, #1
 8006b8c:	e7f3      	b.n	8006b76 <quorem+0xfa>
 8006b8e:	4628      	mov	r0, r5
 8006b90:	e000      	b.n	8006b94 <quorem+0x118>
 8006b92:	2000      	movs	r0, #0
 8006b94:	b003      	add	sp, #12
 8006b96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b9a:	0000      	movs	r0, r0
 8006b9c:	0000      	movs	r0, r0
	...

08006ba0 <_dtoa_r>:
 8006ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ba4:	ec59 8b10 	vmov	r8, r9, d0
 8006ba8:	b097      	sub	sp, #92	; 0x5c
 8006baa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006bac:	9106      	str	r1, [sp, #24]
 8006bae:	4682      	mov	sl, r0
 8006bb0:	9209      	str	r2, [sp, #36]	; 0x24
 8006bb2:	9310      	str	r3, [sp, #64]	; 0x40
 8006bb4:	9c20      	ldr	r4, [sp, #128]	; 0x80
 8006bb6:	e9cd 8900 	strd	r8, r9, [sp]
 8006bba:	b945      	cbnz	r5, 8006bce <_dtoa_r+0x2e>
 8006bbc:	2010      	movs	r0, #16
 8006bbe:	f001 f9ed 	bl	8007f9c <malloc>
 8006bc2:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
 8006bc6:	6045      	str	r5, [r0, #4]
 8006bc8:	6085      	str	r5, [r0, #8]
 8006bca:	6005      	str	r5, [r0, #0]
 8006bcc:	60c5      	str	r5, [r0, #12]
 8006bce:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8006bd2:	6819      	ldr	r1, [r3, #0]
 8006bd4:	b159      	cbz	r1, 8006bee <_dtoa_r+0x4e>
 8006bd6:	685a      	ldr	r2, [r3, #4]
 8006bd8:	604a      	str	r2, [r1, #4]
 8006bda:	2301      	movs	r3, #1
 8006bdc:	4093      	lsls	r3, r2
 8006bde:	608b      	str	r3, [r1, #8]
 8006be0:	4650      	mov	r0, sl
 8006be2:	f001 fc68 	bl	80084b6 <_Bfree>
 8006be6:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8006bea:	2200      	movs	r2, #0
 8006bec:	601a      	str	r2, [r3, #0]
 8006bee:	9b01      	ldr	r3, [sp, #4]
 8006bf0:	4a9f      	ldr	r2, [pc, #636]	; (8006e70 <_dtoa_r+0x2d0>)
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	bfbf      	itttt	lt
 8006bf6:	2301      	movlt	r3, #1
 8006bf8:	6023      	strlt	r3, [r4, #0]
 8006bfa:	9b01      	ldrlt	r3, [sp, #4]
 8006bfc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006c00:	bfb8      	it	lt
 8006c02:	9301      	strlt	r3, [sp, #4]
 8006c04:	9f01      	ldr	r7, [sp, #4]
 8006c06:	bfa4      	itt	ge
 8006c08:	2300      	movge	r3, #0
 8006c0a:	6023      	strge	r3, [r4, #0]
 8006c0c:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
 8006c10:	0d1b      	lsrs	r3, r3, #20
 8006c12:	051b      	lsls	r3, r3, #20
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d11d      	bne.n	8006c54 <_dtoa_r+0xb4>
 8006c18:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006c1a:	f242 730f 	movw	r3, #9999	; 0x270f
 8006c1e:	6013      	str	r3, [r2, #0]
 8006c20:	9b00      	ldr	r3, [sp, #0]
 8006c22:	b943      	cbnz	r3, 8006c36 <_dtoa_r+0x96>
 8006c24:	4a93      	ldr	r2, [pc, #588]	; (8006e74 <_dtoa_r+0x2d4>)
 8006c26:	4b94      	ldr	r3, [pc, #592]	; (8006e78 <_dtoa_r+0x2d8>)
 8006c28:	f3c7 0013 	ubfx	r0, r7, #0, #20
 8006c2c:	2800      	cmp	r0, #0
 8006c2e:	bf14      	ite	ne
 8006c30:	4618      	movne	r0, r3
 8006c32:	4610      	moveq	r0, r2
 8006c34:	e000      	b.n	8006c38 <_dtoa_r+0x98>
 8006c36:	4890      	ldr	r0, [pc, #576]	; (8006e78 <_dtoa_r+0x2d8>)
 8006c38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	f000 854a 	beq.w	80076d4 <_dtoa_r+0xb34>
 8006c40:	78c3      	ldrb	r3, [r0, #3]
 8006c42:	b113      	cbz	r3, 8006c4a <_dtoa_r+0xaa>
 8006c44:	f100 0308 	add.w	r3, r0, #8
 8006c48:	e000      	b.n	8006c4c <_dtoa_r+0xac>
 8006c4a:	1cc3      	adds	r3, r0, #3
 8006c4c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006c4e:	6013      	str	r3, [r2, #0]
 8006c50:	f000 bd40 	b.w	80076d4 <_dtoa_r+0xb34>
 8006c54:	e9dd 4500 	ldrd	r4, r5, [sp]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	4620      	mov	r0, r4
 8006c5e:	4629      	mov	r1, r5
 8006c60:	f7f9 ff2e 	bl	8000ac0 <__aeabi_dcmpeq>
 8006c64:	4680      	mov	r8, r0
 8006c66:	b158      	cbz	r0, 8006c80 <_dtoa_r+0xe0>
 8006c68:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	6013      	str	r3, [r2, #0]
 8006c6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	f000 8522 	beq.w	80076ba <_dtoa_r+0xb1a>
 8006c76:	4881      	ldr	r0, [pc, #516]	; (8006e7c <_dtoa_r+0x2dc>)
 8006c78:	6018      	str	r0, [r3, #0]
 8006c7a:	3801      	subs	r0, #1
 8006c7c:	f000 bd2a 	b.w	80076d4 <_dtoa_r+0xb34>
 8006c80:	aa14      	add	r2, sp, #80	; 0x50
 8006c82:	a915      	add	r1, sp, #84	; 0x54
 8006c84:	ec45 4b10 	vmov	d0, r4, r5
 8006c88:	4650      	mov	r0, sl
 8006c8a:	f001 fe67 	bl	800895c <__d2b>
 8006c8e:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006c92:	9002      	str	r0, [sp, #8]
 8006c94:	b15e      	cbz	r6, 8006cae <_dtoa_r+0x10e>
 8006c96:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8006c9a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006c9e:	4620      	mov	r0, r4
 8006ca0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006ca4:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8006ca8:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 8006cac:	e01d      	b.n	8006cea <_dtoa_r+0x14a>
 8006cae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006cb0:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8006cb2:	441e      	add	r6, r3
 8006cb4:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8006cb8:	2b20      	cmp	r3, #32
 8006cba:	dd0a      	ble.n	8006cd2 <_dtoa_r+0x132>
 8006cbc:	9a00      	ldr	r2, [sp, #0]
 8006cbe:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8006cc2:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006cc6:	fa22 f000 	lsr.w	r0, r2, r0
 8006cca:	fa07 f303 	lsl.w	r3, r7, r3
 8006cce:	4318      	orrs	r0, r3
 8006cd0:	e004      	b.n	8006cdc <_dtoa_r+0x13c>
 8006cd2:	f1c3 0020 	rsb	r0, r3, #32
 8006cd6:	9b00      	ldr	r3, [sp, #0]
 8006cd8:	fa03 f000 	lsl.w	r0, r3, r0
 8006cdc:	f7f9 fc12 	bl	8000504 <__aeabi_ui2d>
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006ce6:	3e01      	subs	r6, #1
 8006ce8:	9311      	str	r3, [sp, #68]	; 0x44
 8006cea:	2200      	movs	r2, #0
 8006cec:	4b64      	ldr	r3, [pc, #400]	; (8006e80 <_dtoa_r+0x2e0>)
 8006cee:	f7f9 facb 	bl	8000288 <__aeabi_dsub>
 8006cf2:	a359      	add	r3, pc, #356	; (adr r3, 8006e58 <_dtoa_r+0x2b8>)
 8006cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cf8:	f7f9 fc7a 	bl	80005f0 <__aeabi_dmul>
 8006cfc:	a358      	add	r3, pc, #352	; (adr r3, 8006e60 <_dtoa_r+0x2c0>)
 8006cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d02:	f7f9 fac3 	bl	800028c <__adddf3>
 8006d06:	4604      	mov	r4, r0
 8006d08:	4630      	mov	r0, r6
 8006d0a:	460d      	mov	r5, r1
 8006d0c:	f7f9 fc0a 	bl	8000524 <__aeabi_i2d>
 8006d10:	a355      	add	r3, pc, #340	; (adr r3, 8006e68 <_dtoa_r+0x2c8>)
 8006d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d16:	f7f9 fc6b 	bl	80005f0 <__aeabi_dmul>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	460b      	mov	r3, r1
 8006d1e:	4620      	mov	r0, r4
 8006d20:	4629      	mov	r1, r5
 8006d22:	f7f9 fab3 	bl	800028c <__adddf3>
 8006d26:	4604      	mov	r4, r0
 8006d28:	460d      	mov	r5, r1
 8006d2a:	f7f9 ff11 	bl	8000b50 <__aeabi_d2iz>
 8006d2e:	2200      	movs	r2, #0
 8006d30:	4683      	mov	fp, r0
 8006d32:	2300      	movs	r3, #0
 8006d34:	4620      	mov	r0, r4
 8006d36:	4629      	mov	r1, r5
 8006d38:	f7f9 fecc 	bl	8000ad4 <__aeabi_dcmplt>
 8006d3c:	b158      	cbz	r0, 8006d56 <_dtoa_r+0x1b6>
 8006d3e:	4658      	mov	r0, fp
 8006d40:	f7f9 fbf0 	bl	8000524 <__aeabi_i2d>
 8006d44:	4602      	mov	r2, r0
 8006d46:	460b      	mov	r3, r1
 8006d48:	4620      	mov	r0, r4
 8006d4a:	4629      	mov	r1, r5
 8006d4c:	f7f9 feb8 	bl	8000ac0 <__aeabi_dcmpeq>
 8006d50:	b908      	cbnz	r0, 8006d56 <_dtoa_r+0x1b6>
 8006d52:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006d56:	f1bb 0f16 	cmp.w	fp, #22
 8006d5a:	d80d      	bhi.n	8006d78 <_dtoa_r+0x1d8>
 8006d5c:	4949      	ldr	r1, [pc, #292]	; (8006e84 <_dtoa_r+0x2e4>)
 8006d5e:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8006d62:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d6a:	f7f9 fed1 	bl	8000b10 <__aeabi_dcmpgt>
 8006d6e:	b130      	cbz	r0, 8006d7e <_dtoa_r+0x1de>
 8006d70:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006d74:	2300      	movs	r3, #0
 8006d76:	e000      	b.n	8006d7a <_dtoa_r+0x1da>
 8006d78:	2301      	movs	r3, #1
 8006d7a:	930d      	str	r3, [sp, #52]	; 0x34
 8006d7c:	e000      	b.n	8006d80 <_dtoa_r+0x1e0>
 8006d7e:	900d      	str	r0, [sp, #52]	; 0x34
 8006d80:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006d82:	1b9e      	subs	r6, r3, r6
 8006d84:	1e73      	subs	r3, r6, #1
 8006d86:	9305      	str	r3, [sp, #20]
 8006d88:	bf43      	ittte	mi
 8006d8a:	f1c3 0900 	rsbmi	r9, r3, #0
 8006d8e:	2300      	movmi	r3, #0
 8006d90:	9305      	strmi	r3, [sp, #20]
 8006d92:	f04f 0900 	movpl.w	r9, #0
 8006d96:	f1bb 0f00 	cmp.w	fp, #0
 8006d9a:	db07      	blt.n	8006dac <_dtoa_r+0x20c>
 8006d9c:	9b05      	ldr	r3, [sp, #20]
 8006d9e:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8006da2:	445b      	add	r3, fp
 8006da4:	9305      	str	r3, [sp, #20]
 8006da6:	2300      	movs	r3, #0
 8006da8:	9307      	str	r3, [sp, #28]
 8006daa:	e006      	b.n	8006dba <_dtoa_r+0x21a>
 8006dac:	f1cb 0300 	rsb	r3, fp, #0
 8006db0:	9307      	str	r3, [sp, #28]
 8006db2:	2300      	movs	r3, #0
 8006db4:	ebcb 0909 	rsb	r9, fp, r9
 8006db8:	930c      	str	r3, [sp, #48]	; 0x30
 8006dba:	9b06      	ldr	r3, [sp, #24]
 8006dbc:	2b09      	cmp	r3, #9
 8006dbe:	d827      	bhi.n	8006e10 <_dtoa_r+0x270>
 8006dc0:	2b05      	cmp	r3, #5
 8006dc2:	bfc4      	itt	gt
 8006dc4:	3b04      	subgt	r3, #4
 8006dc6:	9306      	strgt	r3, [sp, #24]
 8006dc8:	9b06      	ldr	r3, [sp, #24]
 8006dca:	f1a3 0302 	sub.w	r3, r3, #2
 8006dce:	bfcc      	ite	gt
 8006dd0:	2500      	movgt	r5, #0
 8006dd2:	2501      	movle	r5, #1
 8006dd4:	2b03      	cmp	r3, #3
 8006dd6:	d820      	bhi.n	8006e1a <_dtoa_r+0x27a>
 8006dd8:	e8df f003 	tbb	[pc, r3]
 8006ddc:	04020e06 	.word	0x04020e06
 8006de0:	2301      	movs	r3, #1
 8006de2:	e002      	b.n	8006dea <_dtoa_r+0x24a>
 8006de4:	2301      	movs	r3, #1
 8006de6:	e008      	b.n	8006dfa <_dtoa_r+0x25a>
 8006de8:	2300      	movs	r3, #0
 8006dea:	9308      	str	r3, [sp, #32]
 8006dec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	dd1c      	ble.n	8006e2c <_dtoa_r+0x28c>
 8006df2:	9303      	str	r3, [sp, #12]
 8006df4:	4698      	mov	r8, r3
 8006df6:	e01e      	b.n	8006e36 <_dtoa_r+0x296>
 8006df8:	2300      	movs	r3, #0
 8006dfa:	9308      	str	r3, [sp, #32]
 8006dfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dfe:	445b      	add	r3, fp
 8006e00:	f103 0801 	add.w	r8, r3, #1
 8006e04:	9303      	str	r3, [sp, #12]
 8006e06:	4643      	mov	r3, r8
 8006e08:	2b01      	cmp	r3, #1
 8006e0a:	bfb8      	it	lt
 8006e0c:	2301      	movlt	r3, #1
 8006e0e:	e012      	b.n	8006e36 <_dtoa_r+0x296>
 8006e10:	2501      	movs	r5, #1
 8006e12:	2300      	movs	r3, #0
 8006e14:	9306      	str	r3, [sp, #24]
 8006e16:	9508      	str	r5, [sp, #32]
 8006e18:	e001      	b.n	8006e1e <_dtoa_r+0x27e>
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	9308      	str	r3, [sp, #32]
 8006e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8006e22:	9303      	str	r3, [sp, #12]
 8006e24:	4698      	mov	r8, r3
 8006e26:	2200      	movs	r2, #0
 8006e28:	2312      	movs	r3, #18
 8006e2a:	e003      	b.n	8006e34 <_dtoa_r+0x294>
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	9303      	str	r3, [sp, #12]
 8006e30:	4698      	mov	r8, r3
 8006e32:	461a      	mov	r2, r3
 8006e34:	9209      	str	r2, [sp, #36]	; 0x24
 8006e36:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	6062      	str	r2, [r4, #4]
 8006e3e:	2104      	movs	r1, #4
 8006e40:	f101 0214 	add.w	r2, r1, #20
 8006e44:	429a      	cmp	r2, r3
 8006e46:	d81f      	bhi.n	8006e88 <_dtoa_r+0x2e8>
 8006e48:	6862      	ldr	r2, [r4, #4]
 8006e4a:	3201      	adds	r2, #1
 8006e4c:	6062      	str	r2, [r4, #4]
 8006e4e:	0049      	lsls	r1, r1, #1
 8006e50:	e7f6      	b.n	8006e40 <_dtoa_r+0x2a0>
 8006e52:	bf00      	nop
 8006e54:	f3af 8000 	nop.w
 8006e58:	636f4361 	.word	0x636f4361
 8006e5c:	3fd287a7 	.word	0x3fd287a7
 8006e60:	8b60c8b3 	.word	0x8b60c8b3
 8006e64:	3fc68a28 	.word	0x3fc68a28
 8006e68:	509f79fb 	.word	0x509f79fb
 8006e6c:	3fd34413 	.word	0x3fd34413
 8006e70:	7ff00000 	.word	0x7ff00000
 8006e74:	080093e2 	.word	0x080093e2
 8006e78:	080093eb 	.word	0x080093eb
 8006e7c:	080093d1 	.word	0x080093d1
 8006e80:	3ff80000 	.word	0x3ff80000
 8006e84:	08009460 	.word	0x08009460
 8006e88:	6861      	ldr	r1, [r4, #4]
 8006e8a:	4650      	mov	r0, sl
 8006e8c:	f001 fade 	bl	800844c <_Balloc>
 8006e90:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8006e94:	6020      	str	r0, [r4, #0]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	9304      	str	r3, [sp, #16]
 8006e9a:	f1b8 0f0e 	cmp.w	r8, #14
 8006e9e:	f200 815d 	bhi.w	800715c <_dtoa_r+0x5bc>
 8006ea2:	2d00      	cmp	r5, #0
 8006ea4:	f000 815a 	beq.w	800715c <_dtoa_r+0x5bc>
 8006ea8:	ed9d 7b00 	vldr	d7, [sp]
 8006eac:	f1bb 0f00 	cmp.w	fp, #0
 8006eb0:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8006eb4:	dd31      	ble.n	8006f1a <_dtoa_r+0x37a>
 8006eb6:	4aa0      	ldr	r2, [pc, #640]	; (8007138 <_dtoa_r+0x598>)
 8006eb8:	f00b 030f 	and.w	r3, fp, #15
 8006ebc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006ec0:	ed93 7b00 	vldr	d7, [r3]
 8006ec4:	ea4f 142b 	mov.w	r4, fp, asr #4
 8006ec8:	06e2      	lsls	r2, r4, #27
 8006eca:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006ece:	d50c      	bpl.n	8006eea <_dtoa_r+0x34a>
 8006ed0:	4b9a      	ldr	r3, [pc, #616]	; (800713c <_dtoa_r+0x59c>)
 8006ed2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006ed6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006eda:	f7f9 fcb3 	bl	8000844 <__aeabi_ddiv>
 8006ede:	f004 040f 	and.w	r4, r4, #15
 8006ee2:	e9cd 0100 	strd	r0, r1, [sp]
 8006ee6:	2603      	movs	r6, #3
 8006ee8:	e000      	b.n	8006eec <_dtoa_r+0x34c>
 8006eea:	2602      	movs	r6, #2
 8006eec:	4d93      	ldr	r5, [pc, #588]	; (800713c <_dtoa_r+0x59c>)
 8006eee:	b16c      	cbz	r4, 8006f0c <_dtoa_r+0x36c>
 8006ef0:	07e3      	lsls	r3, r4, #31
 8006ef2:	d508      	bpl.n	8006f06 <_dtoa_r+0x366>
 8006ef4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006ef8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006efc:	f7f9 fb78 	bl	80005f0 <__aeabi_dmul>
 8006f00:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006f04:	3601      	adds	r6, #1
 8006f06:	1064      	asrs	r4, r4, #1
 8006f08:	3508      	adds	r5, #8
 8006f0a:	e7f0      	b.n	8006eee <_dtoa_r+0x34e>
 8006f0c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006f10:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006f14:	f7f9 fc96 	bl	8000844 <__aeabi_ddiv>
 8006f18:	e020      	b.n	8006f5c <_dtoa_r+0x3bc>
 8006f1a:	f1cb 0400 	rsb	r4, fp, #0
 8006f1e:	b304      	cbz	r4, 8006f62 <_dtoa_r+0x3c2>
 8006f20:	4b85      	ldr	r3, [pc, #532]	; (8007138 <_dtoa_r+0x598>)
 8006f22:	4d86      	ldr	r5, [pc, #536]	; (800713c <_dtoa_r+0x59c>)
 8006f24:	f004 020f 	and.w	r2, r4, #15
 8006f28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f30:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006f34:	f7f9 fb5c 	bl	80005f0 <__aeabi_dmul>
 8006f38:	e9cd 0100 	strd	r0, r1, [sp]
 8006f3c:	1124      	asrs	r4, r4, #4
 8006f3e:	2300      	movs	r3, #0
 8006f40:	2602      	movs	r6, #2
 8006f42:	b154      	cbz	r4, 8006f5a <_dtoa_r+0x3ba>
 8006f44:	07e7      	lsls	r7, r4, #31
 8006f46:	d505      	bpl.n	8006f54 <_dtoa_r+0x3b4>
 8006f48:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f4c:	f7f9 fb50 	bl	80005f0 <__aeabi_dmul>
 8006f50:	3601      	adds	r6, #1
 8006f52:	2301      	movs	r3, #1
 8006f54:	1064      	asrs	r4, r4, #1
 8006f56:	3508      	adds	r5, #8
 8006f58:	e7f3      	b.n	8006f42 <_dtoa_r+0x3a2>
 8006f5a:	b11b      	cbz	r3, 8006f64 <_dtoa_r+0x3c4>
 8006f5c:	e9cd 0100 	strd	r0, r1, [sp]
 8006f60:	e000      	b.n	8006f64 <_dtoa_r+0x3c4>
 8006f62:	2602      	movs	r6, #2
 8006f64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f66:	b1eb      	cbz	r3, 8006fa4 <_dtoa_r+0x404>
 8006f68:	e9dd 4500 	ldrd	r4, r5, [sp]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	4b74      	ldr	r3, [pc, #464]	; (8007140 <_dtoa_r+0x5a0>)
 8006f70:	4620      	mov	r0, r4
 8006f72:	4629      	mov	r1, r5
 8006f74:	f7f9 fdae 	bl	8000ad4 <__aeabi_dcmplt>
 8006f78:	b1a0      	cbz	r0, 8006fa4 <_dtoa_r+0x404>
 8006f7a:	f1b8 0f00 	cmp.w	r8, #0
 8006f7e:	d011      	beq.n	8006fa4 <_dtoa_r+0x404>
 8006f80:	9b03      	ldr	r3, [sp, #12]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	f340 80e6 	ble.w	8007154 <_dtoa_r+0x5b4>
 8006f88:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006f8c:	930a      	str	r3, [sp, #40]	; 0x28
 8006f8e:	2200      	movs	r2, #0
 8006f90:	4b6c      	ldr	r3, [pc, #432]	; (8007144 <_dtoa_r+0x5a4>)
 8006f92:	4620      	mov	r0, r4
 8006f94:	4629      	mov	r1, r5
 8006f96:	f7f9 fb2b 	bl	80005f0 <__aeabi_dmul>
 8006f9a:	3601      	adds	r6, #1
 8006f9c:	e9cd 0100 	strd	r0, r1, [sp]
 8006fa0:	9f03      	ldr	r7, [sp, #12]
 8006fa2:	e002      	b.n	8006faa <_dtoa_r+0x40a>
 8006fa4:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8006fa8:	4647      	mov	r7, r8
 8006faa:	4630      	mov	r0, r6
 8006fac:	f7f9 faba 	bl	8000524 <__aeabi_i2d>
 8006fb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006fb4:	f7f9 fb1c 	bl	80005f0 <__aeabi_dmul>
 8006fb8:	2200      	movs	r2, #0
 8006fba:	4b63      	ldr	r3, [pc, #396]	; (8007148 <_dtoa_r+0x5a8>)
 8006fbc:	f7f9 f966 	bl	800028c <__adddf3>
 8006fc0:	4604      	mov	r4, r0
 8006fc2:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8006fc6:	b9cf      	cbnz	r7, 8006ffc <_dtoa_r+0x45c>
 8006fc8:	2200      	movs	r2, #0
 8006fca:	4b60      	ldr	r3, [pc, #384]	; (800714c <_dtoa_r+0x5ac>)
 8006fcc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006fd0:	f7f9 f95a 	bl	8000288 <__aeabi_dsub>
 8006fd4:	4622      	mov	r2, r4
 8006fd6:	462b      	mov	r3, r5
 8006fd8:	e9cd 0100 	strd	r0, r1, [sp]
 8006fdc:	f7f9 fd98 	bl	8000b10 <__aeabi_dcmpgt>
 8006fe0:	2800      	cmp	r0, #0
 8006fe2:	f040 8241 	bne.w	8007468 <_dtoa_r+0x8c8>
 8006fe6:	4622      	mov	r2, r4
 8006fe8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8006fec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006ff0:	f7f9 fd70 	bl	8000ad4 <__aeabi_dcmplt>
 8006ff4:	2800      	cmp	r0, #0
 8006ff6:	f040 822e 	bne.w	8007456 <_dtoa_r+0x8b6>
 8006ffa:	e0ab      	b.n	8007154 <_dtoa_r+0x5b4>
 8006ffc:	9a08      	ldr	r2, [sp, #32]
 8006ffe:	4b4e      	ldr	r3, [pc, #312]	; (8007138 <_dtoa_r+0x598>)
 8007000:	1e79      	subs	r1, r7, #1
 8007002:	2a00      	cmp	r2, #0
 8007004:	d04a      	beq.n	800709c <_dtoa_r+0x4fc>
 8007006:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800700a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800700e:	2000      	movs	r0, #0
 8007010:	494f      	ldr	r1, [pc, #316]	; (8007150 <_dtoa_r+0x5b0>)
 8007012:	f7f9 fc17 	bl	8000844 <__aeabi_ddiv>
 8007016:	4622      	mov	r2, r4
 8007018:	462b      	mov	r3, r5
 800701a:	f7f9 f935 	bl	8000288 <__aeabi_dsub>
 800701e:	9c04      	ldr	r4, [sp, #16]
 8007020:	4605      	mov	r5, r0
 8007022:	460e      	mov	r6, r1
 8007024:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007028:	f7f9 fd92 	bl	8000b50 <__aeabi_d2iz>
 800702c:	9012      	str	r0, [sp, #72]	; 0x48
 800702e:	f7f9 fa79 	bl	8000524 <__aeabi_i2d>
 8007032:	4602      	mov	r2, r0
 8007034:	460b      	mov	r3, r1
 8007036:	e9dd 0100 	ldrd	r0, r1, [sp]
 800703a:	f7f9 f925 	bl	8000288 <__aeabi_dsub>
 800703e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007040:	3330      	adds	r3, #48	; 0x30
 8007042:	f804 3b01 	strb.w	r3, [r4], #1
 8007046:	462a      	mov	r2, r5
 8007048:	4633      	mov	r3, r6
 800704a:	e9cd 0100 	strd	r0, r1, [sp]
 800704e:	f7f9 fd41 	bl	8000ad4 <__aeabi_dcmplt>
 8007052:	2800      	cmp	r0, #0
 8007054:	f040 8321 	bne.w	800769a <_dtoa_r+0xafa>
 8007058:	e9dd 2300 	ldrd	r2, r3, [sp]
 800705c:	2000      	movs	r0, #0
 800705e:	4938      	ldr	r1, [pc, #224]	; (8007140 <_dtoa_r+0x5a0>)
 8007060:	f7f9 f912 	bl	8000288 <__aeabi_dsub>
 8007064:	462a      	mov	r2, r5
 8007066:	4633      	mov	r3, r6
 8007068:	f7f9 fd34 	bl	8000ad4 <__aeabi_dcmplt>
 800706c:	2800      	cmp	r0, #0
 800706e:	f040 80d2 	bne.w	8007216 <_dtoa_r+0x676>
 8007072:	9b04      	ldr	r3, [sp, #16]
 8007074:	1ae3      	subs	r3, r4, r3
 8007076:	42bb      	cmp	r3, r7
 8007078:	da6c      	bge.n	8007154 <_dtoa_r+0x5b4>
 800707a:	2200      	movs	r2, #0
 800707c:	4b31      	ldr	r3, [pc, #196]	; (8007144 <_dtoa_r+0x5a4>)
 800707e:	4628      	mov	r0, r5
 8007080:	4631      	mov	r1, r6
 8007082:	f7f9 fab5 	bl	80005f0 <__aeabi_dmul>
 8007086:	2200      	movs	r2, #0
 8007088:	4605      	mov	r5, r0
 800708a:	460e      	mov	r6, r1
 800708c:	4b2d      	ldr	r3, [pc, #180]	; (8007144 <_dtoa_r+0x5a4>)
 800708e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007092:	f7f9 faad 	bl	80005f0 <__aeabi_dmul>
 8007096:	e9cd 0100 	strd	r0, r1, [sp]
 800709a:	e7c3      	b.n	8007024 <_dtoa_r+0x484>
 800709c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80070a0:	4622      	mov	r2, r4
 80070a2:	462b      	mov	r3, r5
 80070a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80070a8:	f7f9 faa2 	bl	80005f0 <__aeabi_dmul>
 80070ac:	9b04      	ldr	r3, [sp, #16]
 80070ae:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 80070b2:	19dc      	adds	r4, r3, r7
 80070b4:	461d      	mov	r5, r3
 80070b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80070ba:	f7f9 fd49 	bl	8000b50 <__aeabi_d2iz>
 80070be:	4606      	mov	r6, r0
 80070c0:	f7f9 fa30 	bl	8000524 <__aeabi_i2d>
 80070c4:	3630      	adds	r6, #48	; 0x30
 80070c6:	4602      	mov	r2, r0
 80070c8:	460b      	mov	r3, r1
 80070ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 80070ce:	f7f9 f8db 	bl	8000288 <__aeabi_dsub>
 80070d2:	f805 6b01 	strb.w	r6, [r5], #1
 80070d6:	42ac      	cmp	r4, r5
 80070d8:	e9cd 0100 	strd	r0, r1, [sp]
 80070dc:	f04f 0200 	mov.w	r2, #0
 80070e0:	d123      	bne.n	800712a <_dtoa_r+0x58a>
 80070e2:	4b1b      	ldr	r3, [pc, #108]	; (8007150 <_dtoa_r+0x5b0>)
 80070e4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80070e8:	f7f9 f8d0 	bl	800028c <__adddf3>
 80070ec:	4602      	mov	r2, r0
 80070ee:	460b      	mov	r3, r1
 80070f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80070f4:	f7f9 fd0c 	bl	8000b10 <__aeabi_dcmpgt>
 80070f8:	2800      	cmp	r0, #0
 80070fa:	f040 808c 	bne.w	8007216 <_dtoa_r+0x676>
 80070fe:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007102:	2000      	movs	r0, #0
 8007104:	4912      	ldr	r1, [pc, #72]	; (8007150 <_dtoa_r+0x5b0>)
 8007106:	f7f9 f8bf 	bl	8000288 <__aeabi_dsub>
 800710a:	4602      	mov	r2, r0
 800710c:	460b      	mov	r3, r1
 800710e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007112:	f7f9 fcdf 	bl	8000ad4 <__aeabi_dcmplt>
 8007116:	b1e8      	cbz	r0, 8007154 <_dtoa_r+0x5b4>
 8007118:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 800711c:	2b30      	cmp	r3, #48	; 0x30
 800711e:	f104 32ff 	add.w	r2, r4, #4294967295
 8007122:	f040 82ba 	bne.w	800769a <_dtoa_r+0xafa>
 8007126:	4614      	mov	r4, r2
 8007128:	e7f6      	b.n	8007118 <_dtoa_r+0x578>
 800712a:	4b06      	ldr	r3, [pc, #24]	; (8007144 <_dtoa_r+0x5a4>)
 800712c:	f7f9 fa60 	bl	80005f0 <__aeabi_dmul>
 8007130:	e9cd 0100 	strd	r0, r1, [sp]
 8007134:	e7bf      	b.n	80070b6 <_dtoa_r+0x516>
 8007136:	bf00      	nop
 8007138:	08009460 	.word	0x08009460
 800713c:	08009528 	.word	0x08009528
 8007140:	3ff00000 	.word	0x3ff00000
 8007144:	40240000 	.word	0x40240000
 8007148:	401c0000 	.word	0x401c0000
 800714c:	40140000 	.word	0x40140000
 8007150:	3fe00000 	.word	0x3fe00000
 8007154:	e9dd 340e 	ldrd	r3, r4, [sp, #56]	; 0x38
 8007158:	e88d 0018 	stmia.w	sp, {r3, r4}
 800715c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800715e:	2b00      	cmp	r3, #0
 8007160:	db7c      	blt.n	800725c <_dtoa_r+0x6bc>
 8007162:	f1bb 0f0e 	cmp.w	fp, #14
 8007166:	dc79      	bgt.n	800725c <_dtoa_r+0x6bc>
 8007168:	4b8f      	ldr	r3, [pc, #572]	; (80073a8 <_dtoa_r+0x808>)
 800716a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800716e:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007172:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007174:	2b00      	cmp	r3, #0
 8007176:	da14      	bge.n	80071a2 <_dtoa_r+0x602>
 8007178:	f1b8 0f00 	cmp.w	r8, #0
 800717c:	dc11      	bgt.n	80071a2 <_dtoa_r+0x602>
 800717e:	f040 816c 	bne.w	800745a <_dtoa_r+0x8ba>
 8007182:	2200      	movs	r2, #0
 8007184:	4b89      	ldr	r3, [pc, #548]	; (80073ac <_dtoa_r+0x80c>)
 8007186:	4630      	mov	r0, r6
 8007188:	4639      	mov	r1, r7
 800718a:	f7f9 fa31 	bl	80005f0 <__aeabi_dmul>
 800718e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007192:	f7f9 fcb3 	bl	8000afc <__aeabi_dcmpge>
 8007196:	4645      	mov	r5, r8
 8007198:	4646      	mov	r6, r8
 800719a:	2800      	cmp	r0, #0
 800719c:	f040 815f 	bne.w	800745e <_dtoa_r+0x8be>
 80071a0:	e166      	b.n	8007470 <_dtoa_r+0x8d0>
 80071a2:	9c04      	ldr	r4, [sp, #16]
 80071a4:	4632      	mov	r2, r6
 80071a6:	463b      	mov	r3, r7
 80071a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80071ac:	f7f9 fb4a 	bl	8000844 <__aeabi_ddiv>
 80071b0:	f7f9 fcce 	bl	8000b50 <__aeabi_d2iz>
 80071b4:	4605      	mov	r5, r0
 80071b6:	f7f9 f9b5 	bl	8000524 <__aeabi_i2d>
 80071ba:	4632      	mov	r2, r6
 80071bc:	463b      	mov	r3, r7
 80071be:	f7f9 fa17 	bl	80005f0 <__aeabi_dmul>
 80071c2:	460b      	mov	r3, r1
 80071c4:	4602      	mov	r2, r0
 80071c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80071ca:	f7f9 f85d 	bl	8000288 <__aeabi_dsub>
 80071ce:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 80071d2:	f804 eb01 	strb.w	lr, [r4], #1
 80071d6:	9b04      	ldr	r3, [sp, #16]
 80071d8:	ebc3 0e04 	rsb	lr, r3, r4
 80071dc:	45f0      	cmp	r8, lr
 80071de:	e9cd 0100 	strd	r0, r1, [sp]
 80071e2:	d12e      	bne.n	8007242 <_dtoa_r+0x6a2>
 80071e4:	4602      	mov	r2, r0
 80071e6:	460b      	mov	r3, r1
 80071e8:	f7f9 f850 	bl	800028c <__adddf3>
 80071ec:	4680      	mov	r8, r0
 80071ee:	4689      	mov	r9, r1
 80071f0:	4602      	mov	r2, r0
 80071f2:	460b      	mov	r3, r1
 80071f4:	4630      	mov	r0, r6
 80071f6:	4639      	mov	r1, r7
 80071f8:	f7f9 fc6c 	bl	8000ad4 <__aeabi_dcmplt>
 80071fc:	b978      	cbnz	r0, 800721e <_dtoa_r+0x67e>
 80071fe:	4642      	mov	r2, r8
 8007200:	464b      	mov	r3, r9
 8007202:	4630      	mov	r0, r6
 8007204:	4639      	mov	r1, r7
 8007206:	f7f9 fc5b 	bl	8000ac0 <__aeabi_dcmpeq>
 800720a:	2800      	cmp	r0, #0
 800720c:	f000 8247 	beq.w	800769e <_dtoa_r+0xafe>
 8007210:	07e9      	lsls	r1, r5, #31
 8007212:	d404      	bmi.n	800721e <_dtoa_r+0x67e>
 8007214:	e243      	b.n	800769e <_dtoa_r+0xafe>
 8007216:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800721a:	e000      	b.n	800721e <_dtoa_r+0x67e>
 800721c:	461c      	mov	r4, r3
 800721e:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8007222:	2a39      	cmp	r2, #57	; 0x39
 8007224:	f104 33ff 	add.w	r3, r4, #4294967295
 8007228:	d107      	bne.n	800723a <_dtoa_r+0x69a>
 800722a:	9a04      	ldr	r2, [sp, #16]
 800722c:	429a      	cmp	r2, r3
 800722e:	d1f5      	bne.n	800721c <_dtoa_r+0x67c>
 8007230:	9904      	ldr	r1, [sp, #16]
 8007232:	2230      	movs	r2, #48	; 0x30
 8007234:	f10b 0b01 	add.w	fp, fp, #1
 8007238:	700a      	strb	r2, [r1, #0]
 800723a:	781a      	ldrb	r2, [r3, #0]
 800723c:	3201      	adds	r2, #1
 800723e:	701a      	strb	r2, [r3, #0]
 8007240:	e22d      	b.n	800769e <_dtoa_r+0xafe>
 8007242:	2200      	movs	r2, #0
 8007244:	4b5a      	ldr	r3, [pc, #360]	; (80073b0 <_dtoa_r+0x810>)
 8007246:	f7f9 f9d3 	bl	80005f0 <__aeabi_dmul>
 800724a:	2200      	movs	r2, #0
 800724c:	2300      	movs	r3, #0
 800724e:	e9cd 0100 	strd	r0, r1, [sp]
 8007252:	f7f9 fc35 	bl	8000ac0 <__aeabi_dcmpeq>
 8007256:	2800      	cmp	r0, #0
 8007258:	d0a4      	beq.n	80071a4 <_dtoa_r+0x604>
 800725a:	e220      	b.n	800769e <_dtoa_r+0xafe>
 800725c:	9a08      	ldr	r2, [sp, #32]
 800725e:	2a00      	cmp	r2, #0
 8007260:	d02d      	beq.n	80072be <_dtoa_r+0x71e>
 8007262:	9a06      	ldr	r2, [sp, #24]
 8007264:	2a01      	cmp	r2, #1
 8007266:	dc0a      	bgt.n	800727e <_dtoa_r+0x6de>
 8007268:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800726a:	b112      	cbz	r2, 8007272 <_dtoa_r+0x6d2>
 800726c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007270:	e002      	b.n	8007278 <_dtoa_r+0x6d8>
 8007272:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007274:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007278:	9d07      	ldr	r5, [sp, #28]
 800727a:	464c      	mov	r4, r9
 800727c:	e015      	b.n	80072aa <_dtoa_r+0x70a>
 800727e:	9b07      	ldr	r3, [sp, #28]
 8007280:	f108 35ff 	add.w	r5, r8, #4294967295
 8007284:	42ab      	cmp	r3, r5
 8007286:	bfbf      	itttt	lt
 8007288:	9b07      	ldrlt	r3, [sp, #28]
 800728a:	9507      	strlt	r5, [sp, #28]
 800728c:	1aea      	sublt	r2, r5, r3
 800728e:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8007290:	bfb7      	itett	lt
 8007292:	189b      	addlt	r3, r3, r2
 8007294:	1b5d      	subge	r5, r3, r5
 8007296:	930c      	strlt	r3, [sp, #48]	; 0x30
 8007298:	2500      	movlt	r5, #0
 800729a:	f1b8 0f00 	cmp.w	r8, #0
 800729e:	bfb9      	ittee	lt
 80072a0:	ebc8 0409 	rsblt	r4, r8, r9
 80072a4:	2300      	movlt	r3, #0
 80072a6:	464c      	movge	r4, r9
 80072a8:	4643      	movge	r3, r8
 80072aa:	9a05      	ldr	r2, [sp, #20]
 80072ac:	2101      	movs	r1, #1
 80072ae:	441a      	add	r2, r3
 80072b0:	4650      	mov	r0, sl
 80072b2:	4499      	add	r9, r3
 80072b4:	9205      	str	r2, [sp, #20]
 80072b6:	f001 f99d 	bl	80085f4 <__i2b>
 80072ba:	4606      	mov	r6, r0
 80072bc:	e002      	b.n	80072c4 <_dtoa_r+0x724>
 80072be:	9d07      	ldr	r5, [sp, #28]
 80072c0:	9e08      	ldr	r6, [sp, #32]
 80072c2:	464c      	mov	r4, r9
 80072c4:	b15c      	cbz	r4, 80072de <_dtoa_r+0x73e>
 80072c6:	9b05      	ldr	r3, [sp, #20]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	dd08      	ble.n	80072de <_dtoa_r+0x73e>
 80072cc:	42a3      	cmp	r3, r4
 80072ce:	9a05      	ldr	r2, [sp, #20]
 80072d0:	bfa8      	it	ge
 80072d2:	4623      	movge	r3, r4
 80072d4:	ebc3 0909 	rsb	r9, r3, r9
 80072d8:	1ae4      	subs	r4, r4, r3
 80072da:	1ad3      	subs	r3, r2, r3
 80072dc:	9305      	str	r3, [sp, #20]
 80072de:	9b07      	ldr	r3, [sp, #28]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	dd1d      	ble.n	8007320 <_dtoa_r+0x780>
 80072e4:	9b08      	ldr	r3, [sp, #32]
 80072e6:	b1ab      	cbz	r3, 8007314 <_dtoa_r+0x774>
 80072e8:	b185      	cbz	r5, 800730c <_dtoa_r+0x76c>
 80072ea:	4631      	mov	r1, r6
 80072ec:	462a      	mov	r2, r5
 80072ee:	4650      	mov	r0, sl
 80072f0:	f001 fa1a 	bl	8008728 <__pow5mult>
 80072f4:	9a02      	ldr	r2, [sp, #8]
 80072f6:	4601      	mov	r1, r0
 80072f8:	4606      	mov	r6, r0
 80072fa:	4650      	mov	r0, sl
 80072fc:	f001 f983 	bl	8008606 <__multiply>
 8007300:	9902      	ldr	r1, [sp, #8]
 8007302:	4607      	mov	r7, r0
 8007304:	4650      	mov	r0, sl
 8007306:	f001 f8d6 	bl	80084b6 <_Bfree>
 800730a:	9702      	str	r7, [sp, #8]
 800730c:	9b07      	ldr	r3, [sp, #28]
 800730e:	1b5a      	subs	r2, r3, r5
 8007310:	d006      	beq.n	8007320 <_dtoa_r+0x780>
 8007312:	e000      	b.n	8007316 <_dtoa_r+0x776>
 8007314:	9a07      	ldr	r2, [sp, #28]
 8007316:	9902      	ldr	r1, [sp, #8]
 8007318:	4650      	mov	r0, sl
 800731a:	f001 fa05 	bl	8008728 <__pow5mult>
 800731e:	9002      	str	r0, [sp, #8]
 8007320:	2101      	movs	r1, #1
 8007322:	4650      	mov	r0, sl
 8007324:	f001 f966 	bl	80085f4 <__i2b>
 8007328:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800732a:	4605      	mov	r5, r0
 800732c:	b35b      	cbz	r3, 8007386 <_dtoa_r+0x7e6>
 800732e:	461a      	mov	r2, r3
 8007330:	4601      	mov	r1, r0
 8007332:	4650      	mov	r0, sl
 8007334:	f001 f9f8 	bl	8008728 <__pow5mult>
 8007338:	9b06      	ldr	r3, [sp, #24]
 800733a:	2b01      	cmp	r3, #1
 800733c:	4605      	mov	r5, r0
 800733e:	dc18      	bgt.n	8007372 <_dtoa_r+0x7d2>
 8007340:	9b00      	ldr	r3, [sp, #0]
 8007342:	b983      	cbnz	r3, 8007366 <_dtoa_r+0x7c6>
 8007344:	9b01      	ldr	r3, [sp, #4]
 8007346:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800734a:	b973      	cbnz	r3, 800736a <_dtoa_r+0x7ca>
 800734c:	9b01      	ldr	r3, [sp, #4]
 800734e:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 8007352:	0d3f      	lsrs	r7, r7, #20
 8007354:	053f      	lsls	r7, r7, #20
 8007356:	b14f      	cbz	r7, 800736c <_dtoa_r+0x7cc>
 8007358:	9b05      	ldr	r3, [sp, #20]
 800735a:	3301      	adds	r3, #1
 800735c:	f109 0901 	add.w	r9, r9, #1
 8007360:	9305      	str	r3, [sp, #20]
 8007362:	2701      	movs	r7, #1
 8007364:	e002      	b.n	800736c <_dtoa_r+0x7cc>
 8007366:	2700      	movs	r7, #0
 8007368:	e000      	b.n	800736c <_dtoa_r+0x7cc>
 800736a:	9f00      	ldr	r7, [sp, #0]
 800736c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800736e:	b173      	cbz	r3, 800738e <_dtoa_r+0x7ee>
 8007370:	e000      	b.n	8007374 <_dtoa_r+0x7d4>
 8007372:	2700      	movs	r7, #0
 8007374:	692b      	ldr	r3, [r5, #16]
 8007376:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800737a:	6918      	ldr	r0, [r3, #16]
 800737c:	f001 f8ed 	bl	800855a <__hi0bits>
 8007380:	f1c0 0020 	rsb	r0, r0, #32
 8007384:	e004      	b.n	8007390 <_dtoa_r+0x7f0>
 8007386:	9b06      	ldr	r3, [sp, #24]
 8007388:	2b01      	cmp	r3, #1
 800738a:	ddd9      	ble.n	8007340 <_dtoa_r+0x7a0>
 800738c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800738e:	2001      	movs	r0, #1
 8007390:	9b05      	ldr	r3, [sp, #20]
 8007392:	4418      	add	r0, r3
 8007394:	f010 001f 	ands.w	r0, r0, #31
 8007398:	d00e      	beq.n	80073b8 <_dtoa_r+0x818>
 800739a:	f1c0 0320 	rsb	r3, r0, #32
 800739e:	2b04      	cmp	r3, #4
 80073a0:	dd08      	ble.n	80073b4 <_dtoa_r+0x814>
 80073a2:	f1c0 001c 	rsb	r0, r0, #28
 80073a6:	e008      	b.n	80073ba <_dtoa_r+0x81a>
 80073a8:	08009460 	.word	0x08009460
 80073ac:	40140000 	.word	0x40140000
 80073b0:	40240000 	.word	0x40240000
 80073b4:	d006      	beq.n	80073c4 <_dtoa_r+0x824>
 80073b6:	4618      	mov	r0, r3
 80073b8:	301c      	adds	r0, #28
 80073ba:	9b05      	ldr	r3, [sp, #20]
 80073bc:	4403      	add	r3, r0
 80073be:	4481      	add	r9, r0
 80073c0:	4404      	add	r4, r0
 80073c2:	9305      	str	r3, [sp, #20]
 80073c4:	f1b9 0f00 	cmp.w	r9, #0
 80073c8:	dd05      	ble.n	80073d6 <_dtoa_r+0x836>
 80073ca:	464a      	mov	r2, r9
 80073cc:	9902      	ldr	r1, [sp, #8]
 80073ce:	4650      	mov	r0, sl
 80073d0:	f001 f9f8 	bl	80087c4 <__lshift>
 80073d4:	9002      	str	r0, [sp, #8]
 80073d6:	9b05      	ldr	r3, [sp, #20]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	dd05      	ble.n	80073e8 <_dtoa_r+0x848>
 80073dc:	4629      	mov	r1, r5
 80073de:	461a      	mov	r2, r3
 80073e0:	4650      	mov	r0, sl
 80073e2:	f001 f9ef 	bl	80087c4 <__lshift>
 80073e6:	4605      	mov	r5, r0
 80073e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80073ea:	b1eb      	cbz	r3, 8007428 <_dtoa_r+0x888>
 80073ec:	4629      	mov	r1, r5
 80073ee:	9802      	ldr	r0, [sp, #8]
 80073f0:	f001 fa39 	bl	8008866 <__mcmp>
 80073f4:	2800      	cmp	r0, #0
 80073f6:	da17      	bge.n	8007428 <_dtoa_r+0x888>
 80073f8:	2300      	movs	r3, #0
 80073fa:	220a      	movs	r2, #10
 80073fc:	9902      	ldr	r1, [sp, #8]
 80073fe:	4650      	mov	r0, sl
 8007400:	f001 f870 	bl	80084e4 <__multadd>
 8007404:	9b08      	ldr	r3, [sp, #32]
 8007406:	9002      	str	r0, [sp, #8]
 8007408:	f10b 3bff 	add.w	fp, fp, #4294967295
 800740c:	2b00      	cmp	r3, #0
 800740e:	f000 8158 	beq.w	80076c2 <_dtoa_r+0xb22>
 8007412:	2300      	movs	r3, #0
 8007414:	4631      	mov	r1, r6
 8007416:	220a      	movs	r2, #10
 8007418:	4650      	mov	r0, sl
 800741a:	f001 f863 	bl	80084e4 <__multadd>
 800741e:	9b03      	ldr	r3, [sp, #12]
 8007420:	2b00      	cmp	r3, #0
 8007422:	4606      	mov	r6, r0
 8007424:	dc37      	bgt.n	8007496 <_dtoa_r+0x8f6>
 8007426:	e033      	b.n	8007490 <_dtoa_r+0x8f0>
 8007428:	f1b8 0f00 	cmp.w	r8, #0
 800742c:	dc2a      	bgt.n	8007484 <_dtoa_r+0x8e4>
 800742e:	9b06      	ldr	r3, [sp, #24]
 8007430:	2b02      	cmp	r3, #2
 8007432:	dd27      	ble.n	8007484 <_dtoa_r+0x8e4>
 8007434:	f8cd 800c 	str.w	r8, [sp, #12]
 8007438:	9b03      	ldr	r3, [sp, #12]
 800743a:	b983      	cbnz	r3, 800745e <_dtoa_r+0x8be>
 800743c:	4629      	mov	r1, r5
 800743e:	2205      	movs	r2, #5
 8007440:	4650      	mov	r0, sl
 8007442:	f001 f84f 	bl	80084e4 <__multadd>
 8007446:	4601      	mov	r1, r0
 8007448:	4605      	mov	r5, r0
 800744a:	9802      	ldr	r0, [sp, #8]
 800744c:	f001 fa0b 	bl	8008866 <__mcmp>
 8007450:	2800      	cmp	r0, #0
 8007452:	dc0d      	bgt.n	8007470 <_dtoa_r+0x8d0>
 8007454:	e003      	b.n	800745e <_dtoa_r+0x8be>
 8007456:	463d      	mov	r5, r7
 8007458:	e000      	b.n	800745c <_dtoa_r+0x8bc>
 800745a:	2500      	movs	r5, #0
 800745c:	462e      	mov	r6, r5
 800745e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007460:	9c04      	ldr	r4, [sp, #16]
 8007462:	ea6f 0b03 	mvn.w	fp, r3
 8007466:	e00a      	b.n	800747e <_dtoa_r+0x8de>
 8007468:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800746c:	463d      	mov	r5, r7
 800746e:	463e      	mov	r6, r7
 8007470:	9b04      	ldr	r3, [sp, #16]
 8007472:	9a04      	ldr	r2, [sp, #16]
 8007474:	1c5c      	adds	r4, r3, #1
 8007476:	2331      	movs	r3, #49	; 0x31
 8007478:	7013      	strb	r3, [r2, #0]
 800747a:	f10b 0b01 	add.w	fp, fp, #1
 800747e:	46b0      	mov	r8, r6
 8007480:	2600      	movs	r6, #0
 8007482:	e0f7      	b.n	8007674 <_dtoa_r+0xad4>
 8007484:	9b08      	ldr	r3, [sp, #32]
 8007486:	f8cd 800c 	str.w	r8, [sp, #12]
 800748a:	b923      	cbnz	r3, 8007496 <_dtoa_r+0x8f6>
 800748c:	9c04      	ldr	r4, [sp, #16]
 800748e:	e0b1      	b.n	80075f4 <_dtoa_r+0xa54>
 8007490:	9b06      	ldr	r3, [sp, #24]
 8007492:	2b02      	cmp	r3, #2
 8007494:	dcd0      	bgt.n	8007438 <_dtoa_r+0x898>
 8007496:	2c00      	cmp	r4, #0
 8007498:	dd05      	ble.n	80074a6 <_dtoa_r+0x906>
 800749a:	4631      	mov	r1, r6
 800749c:	4622      	mov	r2, r4
 800749e:	4650      	mov	r0, sl
 80074a0:	f001 f990 	bl	80087c4 <__lshift>
 80074a4:	4606      	mov	r6, r0
 80074a6:	b19f      	cbz	r7, 80074d0 <_dtoa_r+0x930>
 80074a8:	6871      	ldr	r1, [r6, #4]
 80074aa:	4650      	mov	r0, sl
 80074ac:	f000 ffce 	bl	800844c <_Balloc>
 80074b0:	6932      	ldr	r2, [r6, #16]
 80074b2:	3202      	adds	r2, #2
 80074b4:	4604      	mov	r4, r0
 80074b6:	0092      	lsls	r2, r2, #2
 80074b8:	f106 010c 	add.w	r1, r6, #12
 80074bc:	300c      	adds	r0, #12
 80074be:	f000 ff95 	bl	80083ec <memcpy>
 80074c2:	2201      	movs	r2, #1
 80074c4:	4621      	mov	r1, r4
 80074c6:	4650      	mov	r0, sl
 80074c8:	f001 f97c 	bl	80087c4 <__lshift>
 80074cc:	4680      	mov	r8, r0
 80074ce:	e000      	b.n	80074d2 <_dtoa_r+0x932>
 80074d0:	46b0      	mov	r8, r6
 80074d2:	9b00      	ldr	r3, [sp, #0]
 80074d4:	f8dd 9010 	ldr.w	r9, [sp, #16]
 80074d8:	f003 0301 	and.w	r3, r3, #1
 80074dc:	9305      	str	r3, [sp, #20]
 80074de:	4629      	mov	r1, r5
 80074e0:	9802      	ldr	r0, [sp, #8]
 80074e2:	f7ff facb 	bl	8006a7c <quorem>
 80074e6:	4631      	mov	r1, r6
 80074e8:	4604      	mov	r4, r0
 80074ea:	f100 0730 	add.w	r7, r0, #48	; 0x30
 80074ee:	9802      	ldr	r0, [sp, #8]
 80074f0:	f001 f9b9 	bl	8008866 <__mcmp>
 80074f4:	4642      	mov	r2, r8
 80074f6:	9000      	str	r0, [sp, #0]
 80074f8:	4629      	mov	r1, r5
 80074fa:	4650      	mov	r0, sl
 80074fc:	f001 f9cf 	bl	800889e <__mdiff>
 8007500:	68c3      	ldr	r3, [r0, #12]
 8007502:	4602      	mov	r2, r0
 8007504:	b93b      	cbnz	r3, 8007516 <_dtoa_r+0x976>
 8007506:	4601      	mov	r1, r0
 8007508:	9007      	str	r0, [sp, #28]
 800750a:	9802      	ldr	r0, [sp, #8]
 800750c:	f001 f9ab 	bl	8008866 <__mcmp>
 8007510:	9a07      	ldr	r2, [sp, #28]
 8007512:	4603      	mov	r3, r0
 8007514:	e000      	b.n	8007518 <_dtoa_r+0x978>
 8007516:	2301      	movs	r3, #1
 8007518:	4611      	mov	r1, r2
 800751a:	4650      	mov	r0, sl
 800751c:	9307      	str	r3, [sp, #28]
 800751e:	f000 ffca 	bl	80084b6 <_Bfree>
 8007522:	9b07      	ldr	r3, [sp, #28]
 8007524:	b94b      	cbnz	r3, 800753a <_dtoa_r+0x99a>
 8007526:	9a06      	ldr	r2, [sp, #24]
 8007528:	b93a      	cbnz	r2, 800753a <_dtoa_r+0x99a>
 800752a:	9a05      	ldr	r2, [sp, #20]
 800752c:	b92a      	cbnz	r2, 800753a <_dtoa_r+0x99a>
 800752e:	2f39      	cmp	r7, #57	; 0x39
 8007530:	d028      	beq.n	8007584 <_dtoa_r+0x9e4>
 8007532:	9b00      	ldr	r3, [sp, #0]
 8007534:	2b00      	cmp	r3, #0
 8007536:	dc1a      	bgt.n	800756e <_dtoa_r+0x9ce>
 8007538:	e01b      	b.n	8007572 <_dtoa_r+0x9d2>
 800753a:	9a00      	ldr	r2, [sp, #0]
 800753c:	2a00      	cmp	r2, #0
 800753e:	db04      	blt.n	800754a <_dtoa_r+0x9aa>
 8007540:	d11a      	bne.n	8007578 <_dtoa_r+0x9d8>
 8007542:	9a06      	ldr	r2, [sp, #24]
 8007544:	b9c2      	cbnz	r2, 8007578 <_dtoa_r+0x9d8>
 8007546:	9a05      	ldr	r2, [sp, #20]
 8007548:	b9b2      	cbnz	r2, 8007578 <_dtoa_r+0x9d8>
 800754a:	2b00      	cmp	r3, #0
 800754c:	dd11      	ble.n	8007572 <_dtoa_r+0x9d2>
 800754e:	2201      	movs	r2, #1
 8007550:	9902      	ldr	r1, [sp, #8]
 8007552:	4650      	mov	r0, sl
 8007554:	f001 f936 	bl	80087c4 <__lshift>
 8007558:	4629      	mov	r1, r5
 800755a:	9002      	str	r0, [sp, #8]
 800755c:	f001 f983 	bl	8008866 <__mcmp>
 8007560:	2800      	cmp	r0, #0
 8007562:	dc02      	bgt.n	800756a <_dtoa_r+0x9ca>
 8007564:	d105      	bne.n	8007572 <_dtoa_r+0x9d2>
 8007566:	07fa      	lsls	r2, r7, #31
 8007568:	d503      	bpl.n	8007572 <_dtoa_r+0x9d2>
 800756a:	2f39      	cmp	r7, #57	; 0x39
 800756c:	d00a      	beq.n	8007584 <_dtoa_r+0x9e4>
 800756e:	f104 0731 	add.w	r7, r4, #49	; 0x31
 8007572:	f109 0401 	add.w	r4, r9, #1
 8007576:	e00c      	b.n	8007592 <_dtoa_r+0x9f2>
 8007578:	2b00      	cmp	r3, #0
 800757a:	f109 0401 	add.w	r4, r9, #1
 800757e:	dd0b      	ble.n	8007598 <_dtoa_r+0x9f8>
 8007580:	2f39      	cmp	r7, #57	; 0x39
 8007582:	d105      	bne.n	8007590 <_dtoa_r+0x9f0>
 8007584:	2339      	movs	r3, #57	; 0x39
 8007586:	f889 3000 	strb.w	r3, [r9]
 800758a:	f109 0901 	add.w	r9, r9, #1
 800758e:	e054      	b.n	800763a <_dtoa_r+0xa9a>
 8007590:	3701      	adds	r7, #1
 8007592:	f889 7000 	strb.w	r7, [r9]
 8007596:	e06d      	b.n	8007674 <_dtoa_r+0xad4>
 8007598:	9b04      	ldr	r3, [sp, #16]
 800759a:	9a03      	ldr	r2, [sp, #12]
 800759c:	f804 7c01 	strb.w	r7, [r4, #-1]
 80075a0:	1ae3      	subs	r3, r4, r3
 80075a2:	4293      	cmp	r3, r2
 80075a4:	46a1      	mov	r9, r4
 80075a6:	d03a      	beq.n	800761e <_dtoa_r+0xa7e>
 80075a8:	2300      	movs	r3, #0
 80075aa:	220a      	movs	r2, #10
 80075ac:	9902      	ldr	r1, [sp, #8]
 80075ae:	4650      	mov	r0, sl
 80075b0:	f000 ff98 	bl	80084e4 <__multadd>
 80075b4:	4546      	cmp	r6, r8
 80075b6:	9002      	str	r0, [sp, #8]
 80075b8:	f04f 0300 	mov.w	r3, #0
 80075bc:	f04f 020a 	mov.w	r2, #10
 80075c0:	4631      	mov	r1, r6
 80075c2:	4650      	mov	r0, sl
 80075c4:	d104      	bne.n	80075d0 <_dtoa_r+0xa30>
 80075c6:	f000 ff8d 	bl	80084e4 <__multadd>
 80075ca:	4606      	mov	r6, r0
 80075cc:	4680      	mov	r8, r0
 80075ce:	e786      	b.n	80074de <_dtoa_r+0x93e>
 80075d0:	f000 ff88 	bl	80084e4 <__multadd>
 80075d4:	4641      	mov	r1, r8
 80075d6:	4606      	mov	r6, r0
 80075d8:	2300      	movs	r3, #0
 80075da:	220a      	movs	r2, #10
 80075dc:	4650      	mov	r0, sl
 80075de:	f000 ff81 	bl	80084e4 <__multadd>
 80075e2:	4680      	mov	r8, r0
 80075e4:	e77b      	b.n	80074de <_dtoa_r+0x93e>
 80075e6:	2300      	movs	r3, #0
 80075e8:	220a      	movs	r2, #10
 80075ea:	9902      	ldr	r1, [sp, #8]
 80075ec:	4650      	mov	r0, sl
 80075ee:	f000 ff79 	bl	80084e4 <__multadd>
 80075f2:	9002      	str	r0, [sp, #8]
 80075f4:	4629      	mov	r1, r5
 80075f6:	9802      	ldr	r0, [sp, #8]
 80075f8:	f7ff fa40 	bl	8006a7c <quorem>
 80075fc:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8007600:	f804 7b01 	strb.w	r7, [r4], #1
 8007604:	9b04      	ldr	r3, [sp, #16]
 8007606:	9a03      	ldr	r2, [sp, #12]
 8007608:	1ae3      	subs	r3, r4, r3
 800760a:	4293      	cmp	r3, r2
 800760c:	dbeb      	blt.n	80075e6 <_dtoa_r+0xa46>
 800760e:	9b04      	ldr	r3, [sp, #16]
 8007610:	2a01      	cmp	r2, #1
 8007612:	bfac      	ite	ge
 8007614:	189b      	addge	r3, r3, r2
 8007616:	3301      	addlt	r3, #1
 8007618:	46b0      	mov	r8, r6
 800761a:	4699      	mov	r9, r3
 800761c:	2600      	movs	r6, #0
 800761e:	2201      	movs	r2, #1
 8007620:	9902      	ldr	r1, [sp, #8]
 8007622:	4650      	mov	r0, sl
 8007624:	f001 f8ce 	bl	80087c4 <__lshift>
 8007628:	4629      	mov	r1, r5
 800762a:	9002      	str	r0, [sp, #8]
 800762c:	f001 f91b 	bl	8008866 <__mcmp>
 8007630:	2800      	cmp	r0, #0
 8007632:	dc02      	bgt.n	800763a <_dtoa_r+0xa9a>
 8007634:	d115      	bne.n	8007662 <_dtoa_r+0xac2>
 8007636:	07fb      	lsls	r3, r7, #31
 8007638:	d513      	bpl.n	8007662 <_dtoa_r+0xac2>
 800763a:	464c      	mov	r4, r9
 800763c:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8007640:	2b39      	cmp	r3, #57	; 0x39
 8007642:	f104 32ff 	add.w	r2, r4, #4294967295
 8007646:	d109      	bne.n	800765c <_dtoa_r+0xabc>
 8007648:	9b04      	ldr	r3, [sp, #16]
 800764a:	4293      	cmp	r3, r2
 800764c:	d104      	bne.n	8007658 <_dtoa_r+0xab8>
 800764e:	f10b 0b01 	add.w	fp, fp, #1
 8007652:	2331      	movs	r3, #49	; 0x31
 8007654:	9a04      	ldr	r2, [sp, #16]
 8007656:	e002      	b.n	800765e <_dtoa_r+0xabe>
 8007658:	4614      	mov	r4, r2
 800765a:	e7ef      	b.n	800763c <_dtoa_r+0xa9c>
 800765c:	3301      	adds	r3, #1
 800765e:	7013      	strb	r3, [r2, #0]
 8007660:	e008      	b.n	8007674 <_dtoa_r+0xad4>
 8007662:	464c      	mov	r4, r9
 8007664:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8007668:	2b30      	cmp	r3, #48	; 0x30
 800766a:	f104 32ff 	add.w	r2, r4, #4294967295
 800766e:	d101      	bne.n	8007674 <_dtoa_r+0xad4>
 8007670:	4614      	mov	r4, r2
 8007672:	e7f7      	b.n	8007664 <_dtoa_r+0xac4>
 8007674:	4629      	mov	r1, r5
 8007676:	4650      	mov	r0, sl
 8007678:	f000 ff1d 	bl	80084b6 <_Bfree>
 800767c:	f1b8 0f00 	cmp.w	r8, #0
 8007680:	d00d      	beq.n	800769e <_dtoa_r+0xafe>
 8007682:	b12e      	cbz	r6, 8007690 <_dtoa_r+0xaf0>
 8007684:	4546      	cmp	r6, r8
 8007686:	d003      	beq.n	8007690 <_dtoa_r+0xaf0>
 8007688:	4631      	mov	r1, r6
 800768a:	4650      	mov	r0, sl
 800768c:	f000 ff13 	bl	80084b6 <_Bfree>
 8007690:	4641      	mov	r1, r8
 8007692:	4650      	mov	r0, sl
 8007694:	f000 ff0f 	bl	80084b6 <_Bfree>
 8007698:	e001      	b.n	800769e <_dtoa_r+0xafe>
 800769a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800769e:	9902      	ldr	r1, [sp, #8]
 80076a0:	4650      	mov	r0, sl
 80076a2:	f000 ff08 	bl	80084b6 <_Bfree>
 80076a6:	2300      	movs	r3, #0
 80076a8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80076aa:	7023      	strb	r3, [r4, #0]
 80076ac:	f10b 0301 	add.w	r3, fp, #1
 80076b0:	6013      	str	r3, [r2, #0]
 80076b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076b4:	b11b      	cbz	r3, 80076be <_dtoa_r+0xb1e>
 80076b6:	601c      	str	r4, [r3, #0]
 80076b8:	e001      	b.n	80076be <_dtoa_r+0xb1e>
 80076ba:	4808      	ldr	r0, [pc, #32]	; (80076dc <_dtoa_r+0xb3c>)
 80076bc:	e00a      	b.n	80076d4 <_dtoa_r+0xb34>
 80076be:	9804      	ldr	r0, [sp, #16]
 80076c0:	e008      	b.n	80076d4 <_dtoa_r+0xb34>
 80076c2:	9b03      	ldr	r3, [sp, #12]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	f73f aee1 	bgt.w	800748c <_dtoa_r+0x8ec>
 80076ca:	9b06      	ldr	r3, [sp, #24]
 80076cc:	2b02      	cmp	r3, #2
 80076ce:	f77f aedd 	ble.w	800748c <_dtoa_r+0x8ec>
 80076d2:	e6b1      	b.n	8007438 <_dtoa_r+0x898>
 80076d4:	b017      	add	sp, #92	; 0x5c
 80076d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076da:	bf00      	nop
 80076dc:	080093d0 	.word	0x080093d0

080076e0 <__sflush_r>:
 80076e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80076e4:	b293      	uxth	r3, r2
 80076e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076ea:	4605      	mov	r5, r0
 80076ec:	0718      	lsls	r0, r3, #28
 80076ee:	460c      	mov	r4, r1
 80076f0:	d460      	bmi.n	80077b4 <__sflush_r+0xd4>
 80076f2:	684b      	ldr	r3, [r1, #4]
 80076f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	818a      	strh	r2, [r1, #12]
 80076fc:	dc02      	bgt.n	8007704 <__sflush_r+0x24>
 80076fe:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007700:	2b00      	cmp	r3, #0
 8007702:	dd17      	ble.n	8007734 <__sflush_r+0x54>
 8007704:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007706:	b1ae      	cbz	r6, 8007734 <__sflush_r+0x54>
 8007708:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800770c:	2300      	movs	r3, #0
 800770e:	b292      	uxth	r2, r2
 8007710:	682f      	ldr	r7, [r5, #0]
 8007712:	602b      	str	r3, [r5, #0]
 8007714:	b10a      	cbz	r2, 800771a <__sflush_r+0x3a>
 8007716:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007718:	e015      	b.n	8007746 <__sflush_r+0x66>
 800771a:	6a21      	ldr	r1, [r4, #32]
 800771c:	2301      	movs	r3, #1
 800771e:	4628      	mov	r0, r5
 8007720:	47b0      	blx	r6
 8007722:	1c41      	adds	r1, r0, #1
 8007724:	d10f      	bne.n	8007746 <__sflush_r+0x66>
 8007726:	682b      	ldr	r3, [r5, #0]
 8007728:	b16b      	cbz	r3, 8007746 <__sflush_r+0x66>
 800772a:	2b1d      	cmp	r3, #29
 800772c:	d001      	beq.n	8007732 <__sflush_r+0x52>
 800772e:	2b16      	cmp	r3, #22
 8007730:	d103      	bne.n	800773a <__sflush_r+0x5a>
 8007732:	602f      	str	r7, [r5, #0]
 8007734:	2000      	movs	r0, #0
 8007736:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800773a:	89a3      	ldrh	r3, [r4, #12]
 800773c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007740:	81a3      	strh	r3, [r4, #12]
 8007742:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007746:	89a3      	ldrh	r3, [r4, #12]
 8007748:	075a      	lsls	r2, r3, #29
 800774a:	d505      	bpl.n	8007758 <__sflush_r+0x78>
 800774c:	6863      	ldr	r3, [r4, #4]
 800774e:	1ac0      	subs	r0, r0, r3
 8007750:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007752:	b10b      	cbz	r3, 8007758 <__sflush_r+0x78>
 8007754:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007756:	1ac0      	subs	r0, r0, r3
 8007758:	2300      	movs	r3, #0
 800775a:	4602      	mov	r2, r0
 800775c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800775e:	6a21      	ldr	r1, [r4, #32]
 8007760:	4628      	mov	r0, r5
 8007762:	47b0      	blx	r6
 8007764:	1c43      	adds	r3, r0, #1
 8007766:	89a3      	ldrh	r3, [r4, #12]
 8007768:	d106      	bne.n	8007778 <__sflush_r+0x98>
 800776a:	6829      	ldr	r1, [r5, #0]
 800776c:	291d      	cmp	r1, #29
 800776e:	d83e      	bhi.n	80077ee <__sflush_r+0x10e>
 8007770:	4a22      	ldr	r2, [pc, #136]	; (80077fc <__sflush_r+0x11c>)
 8007772:	40ca      	lsrs	r2, r1
 8007774:	07d6      	lsls	r6, r2, #31
 8007776:	d53a      	bpl.n	80077ee <__sflush_r+0x10e>
 8007778:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800777c:	b21b      	sxth	r3, r3
 800777e:	2200      	movs	r2, #0
 8007780:	6062      	str	r2, [r4, #4]
 8007782:	04d9      	lsls	r1, r3, #19
 8007784:	6922      	ldr	r2, [r4, #16]
 8007786:	81a3      	strh	r3, [r4, #12]
 8007788:	6022      	str	r2, [r4, #0]
 800778a:	d504      	bpl.n	8007796 <__sflush_r+0xb6>
 800778c:	1c42      	adds	r2, r0, #1
 800778e:	d101      	bne.n	8007794 <__sflush_r+0xb4>
 8007790:	682b      	ldr	r3, [r5, #0]
 8007792:	b903      	cbnz	r3, 8007796 <__sflush_r+0xb6>
 8007794:	6560      	str	r0, [r4, #84]	; 0x54
 8007796:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007798:	602f      	str	r7, [r5, #0]
 800779a:	2900      	cmp	r1, #0
 800779c:	d0ca      	beq.n	8007734 <__sflush_r+0x54>
 800779e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80077a2:	4299      	cmp	r1, r3
 80077a4:	d002      	beq.n	80077ac <__sflush_r+0xcc>
 80077a6:	4628      	mov	r0, r5
 80077a8:	f000 f95c 	bl	8007a64 <_free_r>
 80077ac:	2000      	movs	r0, #0
 80077ae:	6360      	str	r0, [r4, #52]	; 0x34
 80077b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077b4:	690f      	ldr	r7, [r1, #16]
 80077b6:	2f00      	cmp	r7, #0
 80077b8:	d0bc      	beq.n	8007734 <__sflush_r+0x54>
 80077ba:	079b      	lsls	r3, r3, #30
 80077bc:	680e      	ldr	r6, [r1, #0]
 80077be:	bf08      	it	eq
 80077c0:	694b      	ldreq	r3, [r1, #20]
 80077c2:	600f      	str	r7, [r1, #0]
 80077c4:	bf18      	it	ne
 80077c6:	2300      	movne	r3, #0
 80077c8:	ebc7 0806 	rsb	r8, r7, r6
 80077cc:	608b      	str	r3, [r1, #8]
 80077ce:	e002      	b.n	80077d6 <__sflush_r+0xf6>
 80077d0:	4407      	add	r7, r0
 80077d2:	ebc0 0808 	rsb	r8, r0, r8
 80077d6:	f1b8 0f00 	cmp.w	r8, #0
 80077da:	ddab      	ble.n	8007734 <__sflush_r+0x54>
 80077dc:	4643      	mov	r3, r8
 80077de:	463a      	mov	r2, r7
 80077e0:	6a21      	ldr	r1, [r4, #32]
 80077e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80077e4:	4628      	mov	r0, r5
 80077e6:	47b0      	blx	r6
 80077e8:	2800      	cmp	r0, #0
 80077ea:	dcf1      	bgt.n	80077d0 <__sflush_r+0xf0>
 80077ec:	89a3      	ldrh	r3, [r4, #12]
 80077ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077f2:	81a3      	strh	r3, [r4, #12]
 80077f4:	f04f 30ff 	mov.w	r0, #4294967295
 80077f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077fc:	20400001 	.word	0x20400001

08007800 <_fflush_r>:
 8007800:	b538      	push	{r3, r4, r5, lr}
 8007802:	690b      	ldr	r3, [r1, #16]
 8007804:	4605      	mov	r5, r0
 8007806:	460c      	mov	r4, r1
 8007808:	b1db      	cbz	r3, 8007842 <_fflush_r+0x42>
 800780a:	b118      	cbz	r0, 8007814 <_fflush_r+0x14>
 800780c:	6983      	ldr	r3, [r0, #24]
 800780e:	b90b      	cbnz	r3, 8007814 <_fflush_r+0x14>
 8007810:	f000 f860 	bl	80078d4 <__sinit>
 8007814:	4b0c      	ldr	r3, [pc, #48]	; (8007848 <_fflush_r+0x48>)
 8007816:	429c      	cmp	r4, r3
 8007818:	d101      	bne.n	800781e <_fflush_r+0x1e>
 800781a:	686c      	ldr	r4, [r5, #4]
 800781c:	e008      	b.n	8007830 <_fflush_r+0x30>
 800781e:	4b0b      	ldr	r3, [pc, #44]	; (800784c <_fflush_r+0x4c>)
 8007820:	429c      	cmp	r4, r3
 8007822:	d101      	bne.n	8007828 <_fflush_r+0x28>
 8007824:	68ac      	ldr	r4, [r5, #8]
 8007826:	e003      	b.n	8007830 <_fflush_r+0x30>
 8007828:	4b09      	ldr	r3, [pc, #36]	; (8007850 <_fflush_r+0x50>)
 800782a:	429c      	cmp	r4, r3
 800782c:	bf08      	it	eq
 800782e:	68ec      	ldreq	r4, [r5, #12]
 8007830:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007834:	b12b      	cbz	r3, 8007842 <_fflush_r+0x42>
 8007836:	4621      	mov	r1, r4
 8007838:	4628      	mov	r0, r5
 800783a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800783e:	f7ff bf4f 	b.w	80076e0 <__sflush_r>
 8007842:	2000      	movs	r0, #0
 8007844:	bd38      	pop	{r3, r4, r5, pc}
 8007846:	bf00      	nop
 8007848:	080093f0 	.word	0x080093f0
 800784c:	08009410 	.word	0x08009410
 8007850:	08009430 	.word	0x08009430

08007854 <_cleanup_r>:
 8007854:	4901      	ldr	r1, [pc, #4]	; (800785c <_cleanup_r+0x8>)
 8007856:	f000 bb0d 	b.w	8007e74 <_fwalk_reent>
 800785a:	bf00      	nop
 800785c:	08008ef5 	.word	0x08008ef5

08007860 <std.isra.0>:
 8007860:	2300      	movs	r3, #0
 8007862:	b510      	push	{r4, lr}
 8007864:	4604      	mov	r4, r0
 8007866:	6003      	str	r3, [r0, #0]
 8007868:	6043      	str	r3, [r0, #4]
 800786a:	6083      	str	r3, [r0, #8]
 800786c:	8181      	strh	r1, [r0, #12]
 800786e:	6643      	str	r3, [r0, #100]	; 0x64
 8007870:	81c2      	strh	r2, [r0, #14]
 8007872:	6103      	str	r3, [r0, #16]
 8007874:	6143      	str	r3, [r0, #20]
 8007876:	6183      	str	r3, [r0, #24]
 8007878:	4619      	mov	r1, r3
 800787a:	2208      	movs	r2, #8
 800787c:	305c      	adds	r0, #92	; 0x5c
 800787e:	f000 fddb 	bl	8008438 <memset>
 8007882:	4b05      	ldr	r3, [pc, #20]	; (8007898 <std.isra.0+0x38>)
 8007884:	6263      	str	r3, [r4, #36]	; 0x24
 8007886:	4b05      	ldr	r3, [pc, #20]	; (800789c <std.isra.0+0x3c>)
 8007888:	62a3      	str	r3, [r4, #40]	; 0x28
 800788a:	4b05      	ldr	r3, [pc, #20]	; (80078a0 <std.isra.0+0x40>)
 800788c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800788e:	4b05      	ldr	r3, [pc, #20]	; (80078a4 <std.isra.0+0x44>)
 8007890:	6224      	str	r4, [r4, #32]
 8007892:	6323      	str	r3, [r4, #48]	; 0x30
 8007894:	bd10      	pop	{r4, pc}
 8007896:	bf00      	nop
 8007898:	08008d69 	.word	0x08008d69
 800789c:	08008d8b 	.word	0x08008d8b
 80078a0:	08008dc3 	.word	0x08008dc3
 80078a4:	08008de7 	.word	0x08008de7

080078a8 <__sfmoreglue>:
 80078a8:	b570      	push	{r4, r5, r6, lr}
 80078aa:	2368      	movs	r3, #104	; 0x68
 80078ac:	1e4d      	subs	r5, r1, #1
 80078ae:	435d      	muls	r5, r3
 80078b0:	460e      	mov	r6, r1
 80078b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80078b6:	f000 fb79 	bl	8007fac <_malloc_r>
 80078ba:	4604      	mov	r4, r0
 80078bc:	b140      	cbz	r0, 80078d0 <__sfmoreglue+0x28>
 80078be:	2100      	movs	r1, #0
 80078c0:	e880 0042 	stmia.w	r0, {r1, r6}
 80078c4:	300c      	adds	r0, #12
 80078c6:	60a0      	str	r0, [r4, #8]
 80078c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80078cc:	f000 fdb4 	bl	8008438 <memset>
 80078d0:	4620      	mov	r0, r4
 80078d2:	bd70      	pop	{r4, r5, r6, pc}

080078d4 <__sinit>:
 80078d4:	6983      	ldr	r3, [r0, #24]
 80078d6:	b510      	push	{r4, lr}
 80078d8:	4604      	mov	r4, r0
 80078da:	bb4b      	cbnz	r3, 8007930 <__sinit+0x5c>
 80078dc:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8
 80078e0:	f8c0 30dc 	str.w	r3, [r0, #220]	; 0xdc
 80078e4:	f8c0 30e0 	str.w	r3, [r0, #224]	; 0xe0
 80078e8:	4b12      	ldr	r3, [pc, #72]	; (8007934 <__sinit+0x60>)
 80078ea:	4a13      	ldr	r2, [pc, #76]	; (8007938 <__sinit+0x64>)
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	6282      	str	r2, [r0, #40]	; 0x28
 80078f0:	4298      	cmp	r0, r3
 80078f2:	bf04      	itt	eq
 80078f4:	2301      	moveq	r3, #1
 80078f6:	6183      	streq	r3, [r0, #24]
 80078f8:	f000 f820 	bl	800793c <__sfp>
 80078fc:	6060      	str	r0, [r4, #4]
 80078fe:	4620      	mov	r0, r4
 8007900:	f000 f81c 	bl	800793c <__sfp>
 8007904:	60a0      	str	r0, [r4, #8]
 8007906:	4620      	mov	r0, r4
 8007908:	f000 f818 	bl	800793c <__sfp>
 800790c:	2200      	movs	r2, #0
 800790e:	60e0      	str	r0, [r4, #12]
 8007910:	2104      	movs	r1, #4
 8007912:	6860      	ldr	r0, [r4, #4]
 8007914:	f7ff ffa4 	bl	8007860 <std.isra.0>
 8007918:	2201      	movs	r2, #1
 800791a:	2109      	movs	r1, #9
 800791c:	68a0      	ldr	r0, [r4, #8]
 800791e:	f7ff ff9f 	bl	8007860 <std.isra.0>
 8007922:	2202      	movs	r2, #2
 8007924:	2112      	movs	r1, #18
 8007926:	68e0      	ldr	r0, [r4, #12]
 8007928:	f7ff ff9a 	bl	8007860 <std.isra.0>
 800792c:	2301      	movs	r3, #1
 800792e:	61a3      	str	r3, [r4, #24]
 8007930:	bd10      	pop	{r4, pc}
 8007932:	bf00      	nop
 8007934:	08009454 	.word	0x08009454
 8007938:	08007855 	.word	0x08007855

0800793c <__sfp>:
 800793c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800793e:	4b1c      	ldr	r3, [pc, #112]	; (80079b0 <__sfp+0x74>)
 8007940:	681e      	ldr	r6, [r3, #0]
 8007942:	69b3      	ldr	r3, [r6, #24]
 8007944:	4607      	mov	r7, r0
 8007946:	b913      	cbnz	r3, 800794e <__sfp+0x12>
 8007948:	4630      	mov	r0, r6
 800794a:	f7ff ffc3 	bl	80078d4 <__sinit>
 800794e:	36d8      	adds	r6, #216	; 0xd8
 8007950:	68b4      	ldr	r4, [r6, #8]
 8007952:	6873      	ldr	r3, [r6, #4]
 8007954:	3b01      	subs	r3, #1
 8007956:	d404      	bmi.n	8007962 <__sfp+0x26>
 8007958:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800795c:	b17d      	cbz	r5, 800797e <__sfp+0x42>
 800795e:	3468      	adds	r4, #104	; 0x68
 8007960:	e7f8      	b.n	8007954 <__sfp+0x18>
 8007962:	6833      	ldr	r3, [r6, #0]
 8007964:	b10b      	cbz	r3, 800796a <__sfp+0x2e>
 8007966:	6836      	ldr	r6, [r6, #0]
 8007968:	e7f2      	b.n	8007950 <__sfp+0x14>
 800796a:	2104      	movs	r1, #4
 800796c:	4638      	mov	r0, r7
 800796e:	f7ff ff9b 	bl	80078a8 <__sfmoreglue>
 8007972:	6030      	str	r0, [r6, #0]
 8007974:	2800      	cmp	r0, #0
 8007976:	d1f6      	bne.n	8007966 <__sfp+0x2a>
 8007978:	230c      	movs	r3, #12
 800797a:	603b      	str	r3, [r7, #0]
 800797c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800797e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007982:	81e3      	strh	r3, [r4, #14]
 8007984:	2301      	movs	r3, #1
 8007986:	81a3      	strh	r3, [r4, #12]
 8007988:	6665      	str	r5, [r4, #100]	; 0x64
 800798a:	6025      	str	r5, [r4, #0]
 800798c:	60a5      	str	r5, [r4, #8]
 800798e:	6065      	str	r5, [r4, #4]
 8007990:	6125      	str	r5, [r4, #16]
 8007992:	6165      	str	r5, [r4, #20]
 8007994:	61a5      	str	r5, [r4, #24]
 8007996:	2208      	movs	r2, #8
 8007998:	4629      	mov	r1, r5
 800799a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800799e:	f000 fd4b 	bl	8008438 <memset>
 80079a2:	6365      	str	r5, [r4, #52]	; 0x34
 80079a4:	63a5      	str	r5, [r4, #56]	; 0x38
 80079a6:	64a5      	str	r5, [r4, #72]	; 0x48
 80079a8:	64e5      	str	r5, [r4, #76]	; 0x4c
 80079aa:	4620      	mov	r0, r4
 80079ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079ae:	bf00      	nop
 80079b0:	08009454 	.word	0x08009454

080079b4 <__sfp_lock_acquire>:
 80079b4:	4770      	bx	lr

080079b6 <__sfp_lock_release>:
 80079b6:	4770      	bx	lr

080079b8 <_malloc_trim_r>:
 80079b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079bc:	4f25      	ldr	r7, [pc, #148]	; (8007a54 <_malloc_trim_r+0x9c>)
 80079be:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8007a60 <_malloc_trim_r+0xa8>
 80079c2:	4689      	mov	r9, r1
 80079c4:	4606      	mov	r6, r0
 80079c6:	f000 fd3f 	bl	8008448 <__malloc_lock>
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	685d      	ldr	r5, [r3, #4]
 80079ce:	f1a8 0411 	sub.w	r4, r8, #17
 80079d2:	f025 0503 	bic.w	r5, r5, #3
 80079d6:	442c      	add	r4, r5
 80079d8:	ebc9 0404 	rsb	r4, r9, r4
 80079dc:	fbb4 f4f8 	udiv	r4, r4, r8
 80079e0:	3c01      	subs	r4, #1
 80079e2:	fb08 f404 	mul.w	r4, r8, r4
 80079e6:	4544      	cmp	r4, r8
 80079e8:	da05      	bge.n	80079f6 <_malloc_trim_r+0x3e>
 80079ea:	4630      	mov	r0, r6
 80079ec:	f000 fd2d 	bl	800844a <__malloc_unlock>
 80079f0:	2000      	movs	r0, #0
 80079f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079f6:	2100      	movs	r1, #0
 80079f8:	4630      	mov	r0, r6
 80079fa:	f001 f9a5 	bl	8008d48 <_sbrk_r>
 80079fe:	68bb      	ldr	r3, [r7, #8]
 8007a00:	442b      	add	r3, r5
 8007a02:	4298      	cmp	r0, r3
 8007a04:	d1f1      	bne.n	80079ea <_malloc_trim_r+0x32>
 8007a06:	4261      	negs	r1, r4
 8007a08:	4630      	mov	r0, r6
 8007a0a:	f001 f99d 	bl	8008d48 <_sbrk_r>
 8007a0e:	3001      	adds	r0, #1
 8007a10:	d110      	bne.n	8007a34 <_malloc_trim_r+0x7c>
 8007a12:	2100      	movs	r1, #0
 8007a14:	4630      	mov	r0, r6
 8007a16:	f001 f997 	bl	8008d48 <_sbrk_r>
 8007a1a:	68ba      	ldr	r2, [r7, #8]
 8007a1c:	1a83      	subs	r3, r0, r2
 8007a1e:	2b0f      	cmp	r3, #15
 8007a20:	dde3      	ble.n	80079ea <_malloc_trim_r+0x32>
 8007a22:	490d      	ldr	r1, [pc, #52]	; (8007a58 <_malloc_trim_r+0xa0>)
 8007a24:	6809      	ldr	r1, [r1, #0]
 8007a26:	1a40      	subs	r0, r0, r1
 8007a28:	490c      	ldr	r1, [pc, #48]	; (8007a5c <_malloc_trim_r+0xa4>)
 8007a2a:	f043 0301 	orr.w	r3, r3, #1
 8007a2e:	6008      	str	r0, [r1, #0]
 8007a30:	6053      	str	r3, [r2, #4]
 8007a32:	e7da      	b.n	80079ea <_malloc_trim_r+0x32>
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	4a09      	ldr	r2, [pc, #36]	; (8007a5c <_malloc_trim_r+0xa4>)
 8007a38:	1b2d      	subs	r5, r5, r4
 8007a3a:	f045 0501 	orr.w	r5, r5, #1
 8007a3e:	605d      	str	r5, [r3, #4]
 8007a40:	6813      	ldr	r3, [r2, #0]
 8007a42:	4630      	mov	r0, r6
 8007a44:	1b1c      	subs	r4, r3, r4
 8007a46:	6014      	str	r4, [r2, #0]
 8007a48:	f000 fcff 	bl	800844a <__malloc_unlock>
 8007a4c:	2001      	movs	r0, #1
 8007a4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a52:	bf00      	nop
 8007a54:	20000164 	.word	0x20000164
 8007a58:	20000570 	.word	0x20000570
 8007a5c:	200005e4 	.word	0x200005e4
 8007a60:	00000080 	.word	0x00000080

08007a64 <_free_r>:
 8007a64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a68:	4604      	mov	r4, r0
 8007a6a:	4688      	mov	r8, r1
 8007a6c:	2900      	cmp	r1, #0
 8007a6e:	f000 80ad 	beq.w	8007bcc <_free_r+0x168>
 8007a72:	f000 fce9 	bl	8008448 <__malloc_lock>
 8007a76:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8007a7a:	4d55      	ldr	r5, [pc, #340]	; (8007bd0 <_free_r+0x16c>)
 8007a7c:	f022 0001 	bic.w	r0, r2, #1
 8007a80:	f1a8 0308 	sub.w	r3, r8, #8
 8007a84:	181f      	adds	r7, r3, r0
 8007a86:	68a9      	ldr	r1, [r5, #8]
 8007a88:	687e      	ldr	r6, [r7, #4]
 8007a8a:	428f      	cmp	r7, r1
 8007a8c:	f026 0603 	bic.w	r6, r6, #3
 8007a90:	f002 0201 	and.w	r2, r2, #1
 8007a94:	d11b      	bne.n	8007ace <_free_r+0x6a>
 8007a96:	4430      	add	r0, r6
 8007a98:	b93a      	cbnz	r2, 8007aaa <_free_r+0x46>
 8007a9a:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8007a9e:	1a9b      	subs	r3, r3, r2
 8007aa0:	4410      	add	r0, r2
 8007aa2:	6899      	ldr	r1, [r3, #8]
 8007aa4:	68da      	ldr	r2, [r3, #12]
 8007aa6:	60ca      	str	r2, [r1, #12]
 8007aa8:	6091      	str	r1, [r2, #8]
 8007aaa:	f040 0201 	orr.w	r2, r0, #1
 8007aae:	605a      	str	r2, [r3, #4]
 8007ab0:	60ab      	str	r3, [r5, #8]
 8007ab2:	4b48      	ldr	r3, [pc, #288]	; (8007bd4 <_free_r+0x170>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	4298      	cmp	r0, r3
 8007ab8:	d304      	bcc.n	8007ac4 <_free_r+0x60>
 8007aba:	4b47      	ldr	r3, [pc, #284]	; (8007bd8 <_free_r+0x174>)
 8007abc:	4620      	mov	r0, r4
 8007abe:	6819      	ldr	r1, [r3, #0]
 8007ac0:	f7ff ff7a 	bl	80079b8 <_malloc_trim_r>
 8007ac4:	4620      	mov	r0, r4
 8007ac6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007aca:	f000 bcbe 	b.w	800844a <__malloc_unlock>
 8007ace:	607e      	str	r6, [r7, #4]
 8007ad0:	b97a      	cbnz	r2, 8007af2 <_free_r+0x8e>
 8007ad2:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8007ad6:	1a5b      	subs	r3, r3, r1
 8007ad8:	4408      	add	r0, r1
 8007ada:	6899      	ldr	r1, [r3, #8]
 8007adc:	f105 0e08 	add.w	lr, r5, #8
 8007ae0:	4571      	cmp	r1, lr
 8007ae2:	d008      	beq.n	8007af6 <_free_r+0x92>
 8007ae4:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8007ae8:	f8c1 e00c 	str.w	lr, [r1, #12]
 8007aec:	f8ce 1008 	str.w	r1, [lr, #8]
 8007af0:	e002      	b.n	8007af8 <_free_r+0x94>
 8007af2:	2200      	movs	r2, #0
 8007af4:	e000      	b.n	8007af8 <_free_r+0x94>
 8007af6:	2201      	movs	r2, #1
 8007af8:	19b9      	adds	r1, r7, r6
 8007afa:	6849      	ldr	r1, [r1, #4]
 8007afc:	07c9      	lsls	r1, r1, #31
 8007afe:	d40e      	bmi.n	8007b1e <_free_r+0xba>
 8007b00:	4430      	add	r0, r6
 8007b02:	68b9      	ldr	r1, [r7, #8]
 8007b04:	b942      	cbnz	r2, 8007b18 <_free_r+0xb4>
 8007b06:	4e35      	ldr	r6, [pc, #212]	; (8007bdc <_free_r+0x178>)
 8007b08:	42b1      	cmp	r1, r6
 8007b0a:	d105      	bne.n	8007b18 <_free_r+0xb4>
 8007b0c:	616b      	str	r3, [r5, #20]
 8007b0e:	612b      	str	r3, [r5, #16]
 8007b10:	2201      	movs	r2, #1
 8007b12:	60d9      	str	r1, [r3, #12]
 8007b14:	6099      	str	r1, [r3, #8]
 8007b16:	e002      	b.n	8007b1e <_free_r+0xba>
 8007b18:	68fe      	ldr	r6, [r7, #12]
 8007b1a:	60ce      	str	r6, [r1, #12]
 8007b1c:	60b1      	str	r1, [r6, #8]
 8007b1e:	f040 0101 	orr.w	r1, r0, #1
 8007b22:	6059      	str	r1, [r3, #4]
 8007b24:	5018      	str	r0, [r3, r0]
 8007b26:	2a00      	cmp	r2, #0
 8007b28:	d1cc      	bne.n	8007ac4 <_free_r+0x60>
 8007b2a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007b2e:	d212      	bcs.n	8007b56 <_free_r+0xf2>
 8007b30:	08c0      	lsrs	r0, r0, #3
 8007b32:	1081      	asrs	r1, r0, #2
 8007b34:	2201      	movs	r2, #1
 8007b36:	fa02 f101 	lsl.w	r1, r2, r1
 8007b3a:	686a      	ldr	r2, [r5, #4]
 8007b3c:	3001      	adds	r0, #1
 8007b3e:	430a      	orrs	r2, r1
 8007b40:	606a      	str	r2, [r5, #4]
 8007b42:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8007b46:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8007b4a:	6099      	str	r1, [r3, #8]
 8007b4c:	3a08      	subs	r2, #8
 8007b4e:	60da      	str	r2, [r3, #12]
 8007b50:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8007b54:	e038      	b.n	8007bc8 <_free_r+0x164>
 8007b56:	0a42      	lsrs	r2, r0, #9
 8007b58:	2a04      	cmp	r2, #4
 8007b5a:	d802      	bhi.n	8007b62 <_free_r+0xfe>
 8007b5c:	0982      	lsrs	r2, r0, #6
 8007b5e:	3238      	adds	r2, #56	; 0x38
 8007b60:	e015      	b.n	8007b8e <_free_r+0x12a>
 8007b62:	2a14      	cmp	r2, #20
 8007b64:	d801      	bhi.n	8007b6a <_free_r+0x106>
 8007b66:	325b      	adds	r2, #91	; 0x5b
 8007b68:	e011      	b.n	8007b8e <_free_r+0x12a>
 8007b6a:	2a54      	cmp	r2, #84	; 0x54
 8007b6c:	d802      	bhi.n	8007b74 <_free_r+0x110>
 8007b6e:	0b02      	lsrs	r2, r0, #12
 8007b70:	326e      	adds	r2, #110	; 0x6e
 8007b72:	e00c      	b.n	8007b8e <_free_r+0x12a>
 8007b74:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007b78:	d802      	bhi.n	8007b80 <_free_r+0x11c>
 8007b7a:	0bc2      	lsrs	r2, r0, #15
 8007b7c:	3277      	adds	r2, #119	; 0x77
 8007b7e:	e006      	b.n	8007b8e <_free_r+0x12a>
 8007b80:	f240 5154 	movw	r1, #1364	; 0x554
 8007b84:	428a      	cmp	r2, r1
 8007b86:	bf9a      	itte	ls
 8007b88:	0c82      	lsrls	r2, r0, #18
 8007b8a:	327c      	addls	r2, #124	; 0x7c
 8007b8c:	227e      	movhi	r2, #126	; 0x7e
 8007b8e:	1c51      	adds	r1, r2, #1
 8007b90:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8007b94:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8007b98:	4f0d      	ldr	r7, [pc, #52]	; (8007bd0 <_free_r+0x16c>)
 8007b9a:	428e      	cmp	r6, r1
 8007b9c:	d10b      	bne.n	8007bb6 <_free_r+0x152>
 8007b9e:	2101      	movs	r1, #1
 8007ba0:	1092      	asrs	r2, r2, #2
 8007ba2:	fa01 f202 	lsl.w	r2, r1, r2
 8007ba6:	6879      	ldr	r1, [r7, #4]
 8007ba8:	4311      	orrs	r1, r2
 8007baa:	6079      	str	r1, [r7, #4]
 8007bac:	4631      	mov	r1, r6
 8007bae:	e008      	b.n	8007bc2 <_free_r+0x15e>
 8007bb0:	6889      	ldr	r1, [r1, #8]
 8007bb2:	428e      	cmp	r6, r1
 8007bb4:	d004      	beq.n	8007bc0 <_free_r+0x15c>
 8007bb6:	684a      	ldr	r2, [r1, #4]
 8007bb8:	f022 0203 	bic.w	r2, r2, #3
 8007bbc:	4290      	cmp	r0, r2
 8007bbe:	d3f7      	bcc.n	8007bb0 <_free_r+0x14c>
 8007bc0:	68ce      	ldr	r6, [r1, #12]
 8007bc2:	60de      	str	r6, [r3, #12]
 8007bc4:	6099      	str	r1, [r3, #8]
 8007bc6:	60b3      	str	r3, [r6, #8]
 8007bc8:	60cb      	str	r3, [r1, #12]
 8007bca:	e77b      	b.n	8007ac4 <_free_r+0x60>
 8007bcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bd0:	20000164 	.word	0x20000164
 8007bd4:	2000056c 	.word	0x2000056c
 8007bd8:	200005e0 	.word	0x200005e0
 8007bdc:	2000016c 	.word	0x2000016c

08007be0 <__sfvwrite_r>:
 8007be0:	6893      	ldr	r3, [r2, #8]
 8007be2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007be6:	4606      	mov	r6, r0
 8007be8:	460c      	mov	r4, r1
 8007bea:	4690      	mov	r8, r2
 8007bec:	b90b      	cbnz	r3, 8007bf2 <__sfvwrite_r+0x12>
 8007bee:	2000      	movs	r0, #0
 8007bf0:	e13b      	b.n	8007e6a <__sfvwrite_r+0x28a>
 8007bf2:	898b      	ldrh	r3, [r1, #12]
 8007bf4:	0718      	lsls	r0, r3, #28
 8007bf6:	d50f      	bpl.n	8007c18 <__sfvwrite_r+0x38>
 8007bf8:	690b      	ldr	r3, [r1, #16]
 8007bfa:	b16b      	cbz	r3, 8007c18 <__sfvwrite_r+0x38>
 8007bfc:	f8b4 900c 	ldrh.w	r9, [r4, #12]
 8007c00:	f8d8 b000 	ldr.w	fp, [r8]
 8007c04:	f009 0502 	and.w	r5, r9, #2
 8007c08:	b2ad      	uxth	r5, r5
 8007c0a:	b355      	cbz	r5, 8007c62 <__sfvwrite_r+0x82>
 8007c0c:	f04f 0900 	mov.w	r9, #0
 8007c10:	464f      	mov	r7, r9
 8007c12:	f8df a25c 	ldr.w	sl, [pc, #604]	; 8007e70 <__sfvwrite_r+0x290>
 8007c16:	e01b      	b.n	8007c50 <__sfvwrite_r+0x70>
 8007c18:	4621      	mov	r1, r4
 8007c1a:	4630      	mov	r0, r6
 8007c1c:	f7fe fec0 	bl	80069a0 <__swsetup_r>
 8007c20:	2800      	cmp	r0, #0
 8007c22:	d0eb      	beq.n	8007bfc <__sfvwrite_r+0x1c>
 8007c24:	e11f      	b.n	8007e66 <__sfvwrite_r+0x286>
 8007c26:	4557      	cmp	r7, sl
 8007c28:	463b      	mov	r3, r7
 8007c2a:	464a      	mov	r2, r9
 8007c2c:	bf28      	it	cs
 8007c2e:	4653      	movcs	r3, sl
 8007c30:	6a21      	ldr	r1, [r4, #32]
 8007c32:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8007c34:	4630      	mov	r0, r6
 8007c36:	47a8      	blx	r5
 8007c38:	2800      	cmp	r0, #0
 8007c3a:	f340 8110 	ble.w	8007e5e <__sfvwrite_r+0x27e>
 8007c3e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007c42:	4481      	add	r9, r0
 8007c44:	1a3f      	subs	r7, r7, r0
 8007c46:	1a18      	subs	r0, r3, r0
 8007c48:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c4c:	2800      	cmp	r0, #0
 8007c4e:	d0ce      	beq.n	8007bee <__sfvwrite_r+0xe>
 8007c50:	2f00      	cmp	r7, #0
 8007c52:	d1e8      	bne.n	8007c26 <__sfvwrite_r+0x46>
 8007c54:	f8db 9000 	ldr.w	r9, [fp]
 8007c58:	f8db 7004 	ldr.w	r7, [fp, #4]
 8007c5c:	f10b 0b08 	add.w	fp, fp, #8
 8007c60:	e7f6      	b.n	8007c50 <__sfvwrite_r+0x70>
 8007c62:	f019 0901 	ands.w	r9, r9, #1
 8007c66:	d003      	beq.n	8007c70 <__sfvwrite_r+0x90>
 8007c68:	9500      	str	r5, [sp, #0]
 8007c6a:	46a9      	mov	r9, r5
 8007c6c:	46aa      	mov	sl, r5
 8007c6e:	e0bd      	b.n	8007dec <__sfvwrite_r+0x20c>
 8007c70:	464f      	mov	r7, r9
 8007c72:	b937      	cbnz	r7, 8007c82 <__sfvwrite_r+0xa2>
 8007c74:	f8db 9000 	ldr.w	r9, [fp]
 8007c78:	f8db 7004 	ldr.w	r7, [fp, #4]
 8007c7c:	f10b 0b08 	add.w	fp, fp, #8
 8007c80:	e7f7      	b.n	8007c72 <__sfvwrite_r+0x92>
 8007c82:	89a2      	ldrh	r2, [r4, #12]
 8007c84:	68a5      	ldr	r5, [r4, #8]
 8007c86:	0591      	lsls	r1, r2, #22
 8007c88:	d552      	bpl.n	8007d30 <__sfvwrite_r+0x150>
 8007c8a:	42af      	cmp	r7, r5
 8007c8c:	d342      	bcc.n	8007d14 <__sfvwrite_r+0x134>
 8007c8e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007c92:	d03d      	beq.n	8007d10 <__sfvwrite_r+0x130>
 8007c94:	6921      	ldr	r1, [r4, #16]
 8007c96:	6823      	ldr	r3, [r4, #0]
 8007c98:	1a5b      	subs	r3, r3, r1
 8007c9a:	9300      	str	r3, [sp, #0]
 8007c9c:	6963      	ldr	r3, [r4, #20]
 8007c9e:	2002      	movs	r0, #2
 8007ca0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8007ca4:	fb93 faf0 	sdiv	sl, r3, r0
 8007ca8:	9b00      	ldr	r3, [sp, #0]
 8007caa:	3301      	adds	r3, #1
 8007cac:	443b      	add	r3, r7
 8007cae:	459a      	cmp	sl, r3
 8007cb0:	bf38      	it	cc
 8007cb2:	469a      	movcc	sl, r3
 8007cb4:	0553      	lsls	r3, r2, #21
 8007cb6:	d510      	bpl.n	8007cda <__sfvwrite_r+0xfa>
 8007cb8:	4651      	mov	r1, sl
 8007cba:	4630      	mov	r0, r6
 8007cbc:	f000 f976 	bl	8007fac <_malloc_r>
 8007cc0:	4605      	mov	r5, r0
 8007cc2:	b1c0      	cbz	r0, 8007cf6 <__sfvwrite_r+0x116>
 8007cc4:	9a00      	ldr	r2, [sp, #0]
 8007cc6:	6921      	ldr	r1, [r4, #16]
 8007cc8:	f000 fb90 	bl	80083ec <memcpy>
 8007ccc:	89a3      	ldrh	r3, [r4, #12]
 8007cce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007cd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007cd6:	81a3      	strh	r3, [r4, #12]
 8007cd8:	e010      	b.n	8007cfc <__sfvwrite_r+0x11c>
 8007cda:	4652      	mov	r2, sl
 8007cdc:	4630      	mov	r0, r6
 8007cde:	f000 fe8b 	bl	80089f8 <_realloc_r>
 8007ce2:	4605      	mov	r5, r0
 8007ce4:	b950      	cbnz	r0, 8007cfc <__sfvwrite_r+0x11c>
 8007ce6:	6921      	ldr	r1, [r4, #16]
 8007ce8:	4630      	mov	r0, r6
 8007cea:	f7ff febb 	bl	8007a64 <_free_r>
 8007cee:	89a3      	ldrh	r3, [r4, #12]
 8007cf0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007cf4:	81a3      	strh	r3, [r4, #12]
 8007cf6:	230c      	movs	r3, #12
 8007cf8:	6033      	str	r3, [r6, #0]
 8007cfa:	e0b0      	b.n	8007e5e <__sfvwrite_r+0x27e>
 8007cfc:	9b00      	ldr	r3, [sp, #0]
 8007cfe:	6125      	str	r5, [r4, #16]
 8007d00:	441d      	add	r5, r3
 8007d02:	ebc3 030a 	rsb	r3, r3, sl
 8007d06:	6025      	str	r5, [r4, #0]
 8007d08:	f8c4 a014 	str.w	sl, [r4, #20]
 8007d0c:	463d      	mov	r5, r7
 8007d0e:	60a3      	str	r3, [r4, #8]
 8007d10:	42af      	cmp	r7, r5
 8007d12:	d200      	bcs.n	8007d16 <__sfvwrite_r+0x136>
 8007d14:	463d      	mov	r5, r7
 8007d16:	462a      	mov	r2, r5
 8007d18:	4649      	mov	r1, r9
 8007d1a:	6820      	ldr	r0, [r4, #0]
 8007d1c:	f000 fb71 	bl	8008402 <memmove>
 8007d20:	68a3      	ldr	r3, [r4, #8]
 8007d22:	1b5b      	subs	r3, r3, r5
 8007d24:	60a3      	str	r3, [r4, #8]
 8007d26:	6823      	ldr	r3, [r4, #0]
 8007d28:	441d      	add	r5, r3
 8007d2a:	6025      	str	r5, [r4, #0]
 8007d2c:	463d      	mov	r5, r7
 8007d2e:	e029      	b.n	8007d84 <__sfvwrite_r+0x1a4>
 8007d30:	6820      	ldr	r0, [r4, #0]
 8007d32:	6923      	ldr	r3, [r4, #16]
 8007d34:	4298      	cmp	r0, r3
 8007d36:	d802      	bhi.n	8007d3e <__sfvwrite_r+0x15e>
 8007d38:	6962      	ldr	r2, [r4, #20]
 8007d3a:	4297      	cmp	r7, r2
 8007d3c:	d213      	bcs.n	8007d66 <__sfvwrite_r+0x186>
 8007d3e:	42bd      	cmp	r5, r7
 8007d40:	bf28      	it	cs
 8007d42:	463d      	movcs	r5, r7
 8007d44:	462a      	mov	r2, r5
 8007d46:	4649      	mov	r1, r9
 8007d48:	f000 fb5b 	bl	8008402 <memmove>
 8007d4c:	68a3      	ldr	r3, [r4, #8]
 8007d4e:	6822      	ldr	r2, [r4, #0]
 8007d50:	1b5b      	subs	r3, r3, r5
 8007d52:	442a      	add	r2, r5
 8007d54:	60a3      	str	r3, [r4, #8]
 8007d56:	6022      	str	r2, [r4, #0]
 8007d58:	b9a3      	cbnz	r3, 8007d84 <__sfvwrite_r+0x1a4>
 8007d5a:	4621      	mov	r1, r4
 8007d5c:	4630      	mov	r0, r6
 8007d5e:	f7ff fd4f 	bl	8007800 <_fflush_r>
 8007d62:	b178      	cbz	r0, 8007d84 <__sfvwrite_r+0x1a4>
 8007d64:	e07b      	b.n	8007e5e <__sfvwrite_r+0x27e>
 8007d66:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8007d6a:	42bb      	cmp	r3, r7
 8007d6c:	bf28      	it	cs
 8007d6e:	463b      	movcs	r3, r7
 8007d70:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8007d72:	fb93 f3f2 	sdiv	r3, r3, r2
 8007d76:	6a21      	ldr	r1, [r4, #32]
 8007d78:	4353      	muls	r3, r2
 8007d7a:	4630      	mov	r0, r6
 8007d7c:	464a      	mov	r2, r9
 8007d7e:	47a8      	blx	r5
 8007d80:	1e05      	subs	r5, r0, #0
 8007d82:	dd6c      	ble.n	8007e5e <__sfvwrite_r+0x27e>
 8007d84:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007d88:	44a9      	add	r9, r5
 8007d8a:	1b7f      	subs	r7, r7, r5
 8007d8c:	1b5d      	subs	r5, r3, r5
 8007d8e:	f8c8 5008 	str.w	r5, [r8, #8]
 8007d92:	2d00      	cmp	r5, #0
 8007d94:	f47f af6d 	bne.w	8007c72 <__sfvwrite_r+0x92>
 8007d98:	e729      	b.n	8007bee <__sfvwrite_r+0xe>
 8007d9a:	9b00      	ldr	r3, [sp, #0]
 8007d9c:	b383      	cbz	r3, 8007e00 <__sfvwrite_r+0x220>
 8007d9e:	6820      	ldr	r0, [r4, #0]
 8007da0:	6921      	ldr	r1, [r4, #16]
 8007da2:	6962      	ldr	r2, [r4, #20]
 8007da4:	4555      	cmp	r5, sl
 8007da6:	462b      	mov	r3, r5
 8007da8:	bf28      	it	cs
 8007daa:	4653      	movcs	r3, sl
 8007dac:	4288      	cmp	r0, r1
 8007dae:	d936      	bls.n	8007e1e <__sfvwrite_r+0x23e>
 8007db0:	68a7      	ldr	r7, [r4, #8]
 8007db2:	4417      	add	r7, r2
 8007db4:	42bb      	cmp	r3, r7
 8007db6:	dd32      	ble.n	8007e1e <__sfvwrite_r+0x23e>
 8007db8:	4649      	mov	r1, r9
 8007dba:	463a      	mov	r2, r7
 8007dbc:	f000 fb21 	bl	8008402 <memmove>
 8007dc0:	6823      	ldr	r3, [r4, #0]
 8007dc2:	443b      	add	r3, r7
 8007dc4:	6023      	str	r3, [r4, #0]
 8007dc6:	4621      	mov	r1, r4
 8007dc8:	4630      	mov	r0, r6
 8007dca:	f7ff fd19 	bl	8007800 <_fflush_r>
 8007dce:	2800      	cmp	r0, #0
 8007dd0:	d145      	bne.n	8007e5e <__sfvwrite_r+0x27e>
 8007dd2:	1bed      	subs	r5, r5, r7
 8007dd4:	d03c      	beq.n	8007e50 <__sfvwrite_r+0x270>
 8007dd6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007dda:	44b9      	add	r9, r7
 8007ddc:	ebc7 0a0a 	rsb	sl, r7, sl
 8007de0:	1bdf      	subs	r7, r3, r7
 8007de2:	f8c8 7008 	str.w	r7, [r8, #8]
 8007de6:	2f00      	cmp	r7, #0
 8007de8:	f43f af01 	beq.w	8007bee <__sfvwrite_r+0xe>
 8007dec:	f1ba 0f00 	cmp.w	sl, #0
 8007df0:	d1d3      	bne.n	8007d9a <__sfvwrite_r+0x1ba>
 8007df2:	2300      	movs	r3, #0
 8007df4:	e89b 0600 	ldmia.w	fp, {r9, sl}
 8007df8:	9300      	str	r3, [sp, #0]
 8007dfa:	f10b 0b08 	add.w	fp, fp, #8
 8007dfe:	e7f5      	b.n	8007dec <__sfvwrite_r+0x20c>
 8007e00:	4652      	mov	r2, sl
 8007e02:	210a      	movs	r1, #10
 8007e04:	4648      	mov	r0, r9
 8007e06:	f7f8 f9eb 	bl	80001e0 <memchr>
 8007e0a:	b118      	cbz	r0, 8007e14 <__sfvwrite_r+0x234>
 8007e0c:	3001      	adds	r0, #1
 8007e0e:	ebc9 0500 	rsb	r5, r9, r0
 8007e12:	e001      	b.n	8007e18 <__sfvwrite_r+0x238>
 8007e14:	f10a 0501 	add.w	r5, sl, #1
 8007e18:	2301      	movs	r3, #1
 8007e1a:	9300      	str	r3, [sp, #0]
 8007e1c:	e7bf      	b.n	8007d9e <__sfvwrite_r+0x1be>
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	db08      	blt.n	8007e34 <__sfvwrite_r+0x254>
 8007e22:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8007e24:	6a21      	ldr	r1, [r4, #32]
 8007e26:	4613      	mov	r3, r2
 8007e28:	4630      	mov	r0, r6
 8007e2a:	464a      	mov	r2, r9
 8007e2c:	47b8      	blx	r7
 8007e2e:	1e07      	subs	r7, r0, #0
 8007e30:	dccf      	bgt.n	8007dd2 <__sfvwrite_r+0x1f2>
 8007e32:	e014      	b.n	8007e5e <__sfvwrite_r+0x27e>
 8007e34:	461a      	mov	r2, r3
 8007e36:	4649      	mov	r1, r9
 8007e38:	9301      	str	r3, [sp, #4]
 8007e3a:	f000 fae2 	bl	8008402 <memmove>
 8007e3e:	9b01      	ldr	r3, [sp, #4]
 8007e40:	68a2      	ldr	r2, [r4, #8]
 8007e42:	1ad2      	subs	r2, r2, r3
 8007e44:	60a2      	str	r2, [r4, #8]
 8007e46:	6822      	ldr	r2, [r4, #0]
 8007e48:	441a      	add	r2, r3
 8007e4a:	6022      	str	r2, [r4, #0]
 8007e4c:	461f      	mov	r7, r3
 8007e4e:	e7c0      	b.n	8007dd2 <__sfvwrite_r+0x1f2>
 8007e50:	4621      	mov	r1, r4
 8007e52:	4630      	mov	r0, r6
 8007e54:	f7ff fcd4 	bl	8007800 <_fflush_r>
 8007e58:	b908      	cbnz	r0, 8007e5e <__sfvwrite_r+0x27e>
 8007e5a:	9500      	str	r5, [sp, #0]
 8007e5c:	e7bb      	b.n	8007dd6 <__sfvwrite_r+0x1f6>
 8007e5e:	89a3      	ldrh	r3, [r4, #12]
 8007e60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e64:	81a3      	strh	r3, [r4, #12]
 8007e66:	f04f 30ff 	mov.w	r0, #4294967295
 8007e6a:	b003      	add	sp, #12
 8007e6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e70:	7ffffc00 	.word	0x7ffffc00

08007e74 <_fwalk_reent>:
 8007e74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e78:	4680      	mov	r8, r0
 8007e7a:	4689      	mov	r9, r1
 8007e7c:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 8007e80:	2600      	movs	r6, #0
 8007e82:	b194      	cbz	r4, 8007eaa <_fwalk_reent+0x36>
 8007e84:	68a5      	ldr	r5, [r4, #8]
 8007e86:	6867      	ldr	r7, [r4, #4]
 8007e88:	3f01      	subs	r7, #1
 8007e8a:	d40c      	bmi.n	8007ea6 <_fwalk_reent+0x32>
 8007e8c:	89ab      	ldrh	r3, [r5, #12]
 8007e8e:	2b01      	cmp	r3, #1
 8007e90:	d907      	bls.n	8007ea2 <_fwalk_reent+0x2e>
 8007e92:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007e96:	3301      	adds	r3, #1
 8007e98:	d003      	beq.n	8007ea2 <_fwalk_reent+0x2e>
 8007e9a:	4629      	mov	r1, r5
 8007e9c:	4640      	mov	r0, r8
 8007e9e:	47c8      	blx	r9
 8007ea0:	4306      	orrs	r6, r0
 8007ea2:	3568      	adds	r5, #104	; 0x68
 8007ea4:	e7f0      	b.n	8007e88 <_fwalk_reent+0x14>
 8007ea6:	6824      	ldr	r4, [r4, #0]
 8007ea8:	e7eb      	b.n	8007e82 <_fwalk_reent+0xe>
 8007eaa:	4630      	mov	r0, r6
 8007eac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08007eb0 <__locale_charset>:
 8007eb0:	4800      	ldr	r0, [pc, #0]	; (8007eb4 <__locale_charset+0x4>)
 8007eb2:	4770      	bx	lr
 8007eb4:	20000140 	.word	0x20000140

08007eb8 <__locale_mb_cur_max>:
 8007eb8:	4b01      	ldr	r3, [pc, #4]	; (8007ec0 <__locale_mb_cur_max+0x8>)
 8007eba:	6818      	ldr	r0, [r3, #0]
 8007ebc:	4770      	bx	lr
 8007ebe:	bf00      	nop
 8007ec0:	20000160 	.word	0x20000160

08007ec4 <_localeconv_r>:
 8007ec4:	4800      	ldr	r0, [pc, #0]	; (8007ec8 <_localeconv_r+0x4>)
 8007ec6:	4770      	bx	lr
 8007ec8:	20000108 	.word	0x20000108

08007ecc <__swhatbuf_r>:
 8007ecc:	b570      	push	{r4, r5, r6, lr}
 8007ece:	460e      	mov	r6, r1
 8007ed0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ed4:	2900      	cmp	r1, #0
 8007ed6:	b090      	sub	sp, #64	; 0x40
 8007ed8:	4614      	mov	r4, r2
 8007eda:	461d      	mov	r5, r3
 8007edc:	da0a      	bge.n	8007ef4 <__swhatbuf_r+0x28>
 8007ede:	89b3      	ldrh	r3, [r6, #12]
 8007ee0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	b298      	uxth	r0, r3
 8007ee8:	602a      	str	r2, [r5, #0]
 8007eea:	b1b0      	cbz	r0, 8007f1a <__swhatbuf_r+0x4e>
 8007eec:	2340      	movs	r3, #64	; 0x40
 8007eee:	6023      	str	r3, [r4, #0]
 8007ef0:	4610      	mov	r0, r2
 8007ef2:	e015      	b.n	8007f20 <__swhatbuf_r+0x54>
 8007ef4:	aa01      	add	r2, sp, #4
 8007ef6:	f001 f89f 	bl	8009038 <_fstat_r>
 8007efa:	2800      	cmp	r0, #0
 8007efc:	dbef      	blt.n	8007ede <__swhatbuf_r+0x12>
 8007efe:	9a02      	ldr	r2, [sp, #8]
 8007f00:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007f04:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007f08:	425a      	negs	r2, r3
 8007f0a:	415a      	adcs	r2, r3
 8007f0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f10:	602a      	str	r2, [r5, #0]
 8007f12:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007f16:	6023      	str	r3, [r4, #0]
 8007f18:	e002      	b.n	8007f20 <__swhatbuf_r+0x54>
 8007f1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f1e:	6023      	str	r3, [r4, #0]
 8007f20:	b010      	add	sp, #64	; 0x40
 8007f22:	bd70      	pop	{r4, r5, r6, pc}

08007f24 <__smakebuf_r>:
 8007f24:	898b      	ldrh	r3, [r1, #12]
 8007f26:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007f28:	079e      	lsls	r6, r3, #30
 8007f2a:	4605      	mov	r5, r0
 8007f2c:	460c      	mov	r4, r1
 8007f2e:	d410      	bmi.n	8007f52 <__smakebuf_r+0x2e>
 8007f30:	ab01      	add	r3, sp, #4
 8007f32:	466a      	mov	r2, sp
 8007f34:	f7ff ffca 	bl	8007ecc <__swhatbuf_r>
 8007f38:	9900      	ldr	r1, [sp, #0]
 8007f3a:	4606      	mov	r6, r0
 8007f3c:	4628      	mov	r0, r5
 8007f3e:	f000 f835 	bl	8007fac <_malloc_r>
 8007f42:	b968      	cbnz	r0, 8007f60 <__smakebuf_r+0x3c>
 8007f44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f48:	059a      	lsls	r2, r3, #22
 8007f4a:	d422      	bmi.n	8007f92 <__smakebuf_r+0x6e>
 8007f4c:	f043 0302 	orr.w	r3, r3, #2
 8007f50:	81a3      	strh	r3, [r4, #12]
 8007f52:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007f56:	6023      	str	r3, [r4, #0]
 8007f58:	6123      	str	r3, [r4, #16]
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	6163      	str	r3, [r4, #20]
 8007f5e:	e018      	b.n	8007f92 <__smakebuf_r+0x6e>
 8007f60:	4b0d      	ldr	r3, [pc, #52]	; (8007f98 <__smakebuf_r+0x74>)
 8007f62:	62ab      	str	r3, [r5, #40]	; 0x28
 8007f64:	89a3      	ldrh	r3, [r4, #12]
 8007f66:	6020      	str	r0, [r4, #0]
 8007f68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f6c:	81a3      	strh	r3, [r4, #12]
 8007f6e:	9b00      	ldr	r3, [sp, #0]
 8007f70:	6163      	str	r3, [r4, #20]
 8007f72:	9b01      	ldr	r3, [sp, #4]
 8007f74:	6120      	str	r0, [r4, #16]
 8007f76:	b14b      	cbz	r3, 8007f8c <__smakebuf_r+0x68>
 8007f78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f7c:	4628      	mov	r0, r5
 8007f7e:	f001 f86d 	bl	800905c <_isatty_r>
 8007f82:	b118      	cbz	r0, 8007f8c <__smakebuf_r+0x68>
 8007f84:	89a3      	ldrh	r3, [r4, #12]
 8007f86:	f043 0301 	orr.w	r3, r3, #1
 8007f8a:	81a3      	strh	r3, [r4, #12]
 8007f8c:	89a0      	ldrh	r0, [r4, #12]
 8007f8e:	4330      	orrs	r0, r6
 8007f90:	81a0      	strh	r0, [r4, #12]
 8007f92:	b002      	add	sp, #8
 8007f94:	bd70      	pop	{r4, r5, r6, pc}
 8007f96:	bf00      	nop
 8007f98:	08007855 	.word	0x08007855

08007f9c <malloc>:
 8007f9c:	4b02      	ldr	r3, [pc, #8]	; (8007fa8 <malloc+0xc>)
 8007f9e:	4601      	mov	r1, r0
 8007fa0:	6818      	ldr	r0, [r3, #0]
 8007fa2:	f000 b803 	b.w	8007fac <_malloc_r>
 8007fa6:	bf00      	nop
 8007fa8:	20000104 	.word	0x20000104

08007fac <_malloc_r>:
 8007fac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fb0:	f101 040b 	add.w	r4, r1, #11
 8007fb4:	2c16      	cmp	r4, #22
 8007fb6:	b085      	sub	sp, #20
 8007fb8:	4681      	mov	r9, r0
 8007fba:	d903      	bls.n	8007fc4 <_malloc_r+0x18>
 8007fbc:	f034 0407 	bics.w	r4, r4, #7
 8007fc0:	d501      	bpl.n	8007fc6 <_malloc_r+0x1a>
 8007fc2:	e002      	b.n	8007fca <_malloc_r+0x1e>
 8007fc4:	2410      	movs	r4, #16
 8007fc6:	428c      	cmp	r4, r1
 8007fc8:	d203      	bcs.n	8007fd2 <_malloc_r+0x26>
 8007fca:	230c      	movs	r3, #12
 8007fcc:	f8c9 3000 	str.w	r3, [r9]
 8007fd0:	e1ea      	b.n	80083a8 <_malloc_r+0x3fc>
 8007fd2:	4648      	mov	r0, r9
 8007fd4:	f000 fa38 	bl	8008448 <__malloc_lock>
 8007fd8:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8007fdc:	4d9e      	ldr	r5, [pc, #632]	; (8008258 <_malloc_r+0x2ac>)
 8007fde:	d217      	bcs.n	8008010 <_malloc_r+0x64>
 8007fe0:	f104 0208 	add.w	r2, r4, #8
 8007fe4:	442a      	add	r2, r5
 8007fe6:	f1a2 0108 	sub.w	r1, r2, #8
 8007fea:	6856      	ldr	r6, [r2, #4]
 8007fec:	428e      	cmp	r6, r1
 8007fee:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8007ff2:	d102      	bne.n	8007ffa <_malloc_r+0x4e>
 8007ff4:	68d6      	ldr	r6, [r2, #12]
 8007ff6:	42b2      	cmp	r2, r6
 8007ff8:	d008      	beq.n	800800c <_malloc_r+0x60>
 8007ffa:	6873      	ldr	r3, [r6, #4]
 8007ffc:	68f2      	ldr	r2, [r6, #12]
 8007ffe:	68b1      	ldr	r1, [r6, #8]
 8008000:	f023 0303 	bic.w	r3, r3, #3
 8008004:	60ca      	str	r2, [r1, #12]
 8008006:	4433      	add	r3, r6
 8008008:	6091      	str	r1, [r2, #8]
 800800a:	e02f      	b.n	800806c <_malloc_r+0xc0>
 800800c:	3302      	adds	r3, #2
 800800e:	e03d      	b.n	800808c <_malloc_r+0xe0>
 8008010:	0a63      	lsrs	r3, r4, #9
 8008012:	d01a      	beq.n	800804a <_malloc_r+0x9e>
 8008014:	2b04      	cmp	r3, #4
 8008016:	d802      	bhi.n	800801e <_malloc_r+0x72>
 8008018:	09a3      	lsrs	r3, r4, #6
 800801a:	3338      	adds	r3, #56	; 0x38
 800801c:	e018      	b.n	8008050 <_malloc_r+0xa4>
 800801e:	2b14      	cmp	r3, #20
 8008020:	d801      	bhi.n	8008026 <_malloc_r+0x7a>
 8008022:	335b      	adds	r3, #91	; 0x5b
 8008024:	e014      	b.n	8008050 <_malloc_r+0xa4>
 8008026:	2b54      	cmp	r3, #84	; 0x54
 8008028:	d802      	bhi.n	8008030 <_malloc_r+0x84>
 800802a:	0b23      	lsrs	r3, r4, #12
 800802c:	336e      	adds	r3, #110	; 0x6e
 800802e:	e00f      	b.n	8008050 <_malloc_r+0xa4>
 8008030:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8008034:	d802      	bhi.n	800803c <_malloc_r+0x90>
 8008036:	0be3      	lsrs	r3, r4, #15
 8008038:	3377      	adds	r3, #119	; 0x77
 800803a:	e009      	b.n	8008050 <_malloc_r+0xa4>
 800803c:	f240 5254 	movw	r2, #1364	; 0x554
 8008040:	4293      	cmp	r3, r2
 8008042:	d804      	bhi.n	800804e <_malloc_r+0xa2>
 8008044:	0ca3      	lsrs	r3, r4, #18
 8008046:	337c      	adds	r3, #124	; 0x7c
 8008048:	e002      	b.n	8008050 <_malloc_r+0xa4>
 800804a:	233f      	movs	r3, #63	; 0x3f
 800804c:	e000      	b.n	8008050 <_malloc_r+0xa4>
 800804e:	237e      	movs	r3, #126	; 0x7e
 8008050:	1c5a      	adds	r2, r3, #1
 8008052:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8008056:	f1a2 0008 	sub.w	r0, r2, #8
 800805a:	6856      	ldr	r6, [r2, #4]
 800805c:	e00c      	b.n	8008078 <_malloc_r+0xcc>
 800805e:	2900      	cmp	r1, #0
 8008060:	68f1      	ldr	r1, [r6, #12]
 8008062:	db08      	blt.n	8008076 <_malloc_r+0xca>
 8008064:	68b3      	ldr	r3, [r6, #8]
 8008066:	60d9      	str	r1, [r3, #12]
 8008068:	608b      	str	r3, [r1, #8]
 800806a:	18b3      	adds	r3, r6, r2
 800806c:	685a      	ldr	r2, [r3, #4]
 800806e:	f042 0201 	orr.w	r2, r2, #1
 8008072:	605a      	str	r2, [r3, #4]
 8008074:	e1a3      	b.n	80083be <_malloc_r+0x412>
 8008076:	460e      	mov	r6, r1
 8008078:	4286      	cmp	r6, r0
 800807a:	d006      	beq.n	800808a <_malloc_r+0xde>
 800807c:	6872      	ldr	r2, [r6, #4]
 800807e:	f022 0203 	bic.w	r2, r2, #3
 8008082:	1b11      	subs	r1, r2, r4
 8008084:	290f      	cmp	r1, #15
 8008086:	ddea      	ble.n	800805e <_malloc_r+0xb2>
 8008088:	3b01      	subs	r3, #1
 800808a:	3301      	adds	r3, #1
 800808c:	4a72      	ldr	r2, [pc, #456]	; (8008258 <_malloc_r+0x2ac>)
 800808e:	692e      	ldr	r6, [r5, #16]
 8008090:	f102 0708 	add.w	r7, r2, #8
 8008094:	42be      	cmp	r6, r7
 8008096:	4639      	mov	r1, r7
 8008098:	d079      	beq.n	800818e <_malloc_r+0x1e2>
 800809a:	6870      	ldr	r0, [r6, #4]
 800809c:	f020 0003 	bic.w	r0, r0, #3
 80080a0:	ebc4 0e00 	rsb	lr, r4, r0
 80080a4:	f1be 0f0f 	cmp.w	lr, #15
 80080a8:	dd0d      	ble.n	80080c6 <_malloc_r+0x11a>
 80080aa:	1933      	adds	r3, r6, r4
 80080ac:	f044 0401 	orr.w	r4, r4, #1
 80080b0:	6074      	str	r4, [r6, #4]
 80080b2:	6153      	str	r3, [r2, #20]
 80080b4:	6113      	str	r3, [r2, #16]
 80080b6:	f04e 0201 	orr.w	r2, lr, #1
 80080ba:	60df      	str	r7, [r3, #12]
 80080bc:	609f      	str	r7, [r3, #8]
 80080be:	605a      	str	r2, [r3, #4]
 80080c0:	f843 e00e 	str.w	lr, [r3, lr]
 80080c4:	e17b      	b.n	80083be <_malloc_r+0x412>
 80080c6:	f1be 0f00 	cmp.w	lr, #0
 80080ca:	6157      	str	r7, [r2, #20]
 80080cc:	6117      	str	r7, [r2, #16]
 80080ce:	db05      	blt.n	80080dc <_malloc_r+0x130>
 80080d0:	4430      	add	r0, r6
 80080d2:	6843      	ldr	r3, [r0, #4]
 80080d4:	f043 0301 	orr.w	r3, r3, #1
 80080d8:	6043      	str	r3, [r0, #4]
 80080da:	e170      	b.n	80083be <_malloc_r+0x412>
 80080dc:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80080e0:	d215      	bcs.n	800810e <_malloc_r+0x162>
 80080e2:	08c0      	lsrs	r0, r0, #3
 80080e4:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 80080e8:	2701      	movs	r7, #1
 80080ea:	fa07 fe0e 	lsl.w	lr, r7, lr
 80080ee:	6857      	ldr	r7, [r2, #4]
 80080f0:	3001      	adds	r0, #1
 80080f2:	ea4e 0707 	orr.w	r7, lr, r7
 80080f6:	6057      	str	r7, [r2, #4]
 80080f8:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 80080fc:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 8008100:	f8c6 e008 	str.w	lr, [r6, #8]
 8008104:	3f08      	subs	r7, #8
 8008106:	60f7      	str	r7, [r6, #12]
 8008108:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 800810c:	e03d      	b.n	800818a <_malloc_r+0x1de>
 800810e:	0a42      	lsrs	r2, r0, #9
 8008110:	2a04      	cmp	r2, #4
 8008112:	d802      	bhi.n	800811a <_malloc_r+0x16e>
 8008114:	0982      	lsrs	r2, r0, #6
 8008116:	3238      	adds	r2, #56	; 0x38
 8008118:	e015      	b.n	8008146 <_malloc_r+0x19a>
 800811a:	2a14      	cmp	r2, #20
 800811c:	d801      	bhi.n	8008122 <_malloc_r+0x176>
 800811e:	325b      	adds	r2, #91	; 0x5b
 8008120:	e011      	b.n	8008146 <_malloc_r+0x19a>
 8008122:	2a54      	cmp	r2, #84	; 0x54
 8008124:	d802      	bhi.n	800812c <_malloc_r+0x180>
 8008126:	0b02      	lsrs	r2, r0, #12
 8008128:	326e      	adds	r2, #110	; 0x6e
 800812a:	e00c      	b.n	8008146 <_malloc_r+0x19a>
 800812c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008130:	d802      	bhi.n	8008138 <_malloc_r+0x18c>
 8008132:	0bc2      	lsrs	r2, r0, #15
 8008134:	3277      	adds	r2, #119	; 0x77
 8008136:	e006      	b.n	8008146 <_malloc_r+0x19a>
 8008138:	f240 5754 	movw	r7, #1364	; 0x554
 800813c:	42ba      	cmp	r2, r7
 800813e:	bf9a      	itte	ls
 8008140:	0c82      	lsrls	r2, r0, #18
 8008142:	327c      	addls	r2, #124	; 0x7c
 8008144:	227e      	movhi	r2, #126	; 0x7e
 8008146:	1c57      	adds	r7, r2, #1
 8008148:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800814c:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8008150:	f8df c104 	ldr.w	ip, [pc, #260]	; 8008258 <_malloc_r+0x2ac>
 8008154:	45be      	cmp	lr, r7
 8008156:	d10d      	bne.n	8008174 <_malloc_r+0x1c8>
 8008158:	2001      	movs	r0, #1
 800815a:	1092      	asrs	r2, r2, #2
 800815c:	fa00 f202 	lsl.w	r2, r0, r2
 8008160:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8008164:	4310      	orrs	r0, r2
 8008166:	f8cc 0004 	str.w	r0, [ip, #4]
 800816a:	4672      	mov	r2, lr
 800816c:	e009      	b.n	8008182 <_malloc_r+0x1d6>
 800816e:	68bf      	ldr	r7, [r7, #8]
 8008170:	45be      	cmp	lr, r7
 8008172:	d004      	beq.n	800817e <_malloc_r+0x1d2>
 8008174:	687a      	ldr	r2, [r7, #4]
 8008176:	f022 0203 	bic.w	r2, r2, #3
 800817a:	4290      	cmp	r0, r2
 800817c:	d3f7      	bcc.n	800816e <_malloc_r+0x1c2>
 800817e:	68fa      	ldr	r2, [r7, #12]
 8008180:	46be      	mov	lr, r7
 8008182:	60f2      	str	r2, [r6, #12]
 8008184:	f8c6 e008 	str.w	lr, [r6, #8]
 8008188:	6096      	str	r6, [r2, #8]
 800818a:	f8ce 600c 	str.w	r6, [lr, #12]
 800818e:	2001      	movs	r0, #1
 8008190:	109a      	asrs	r2, r3, #2
 8008192:	fa00 f202 	lsl.w	r2, r0, r2
 8008196:	6868      	ldr	r0, [r5, #4]
 8008198:	4282      	cmp	r2, r0
 800819a:	d85f      	bhi.n	800825c <_malloc_r+0x2b0>
 800819c:	4202      	tst	r2, r0
 800819e:	d106      	bne.n	80081ae <_malloc_r+0x202>
 80081a0:	f023 0303 	bic.w	r3, r3, #3
 80081a4:	0052      	lsls	r2, r2, #1
 80081a6:	4202      	tst	r2, r0
 80081a8:	f103 0304 	add.w	r3, r3, #4
 80081ac:	d0fa      	beq.n	80081a4 <_malloc_r+0x1f8>
 80081ae:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 80081b2:	46c2      	mov	sl, r8
 80081b4:	469c      	mov	ip, r3
 80081b6:	f8da 600c 	ldr.w	r6, [sl, #12]
 80081ba:	4556      	cmp	r6, sl
 80081bc:	d02c      	beq.n	8008218 <_malloc_r+0x26c>
 80081be:	6870      	ldr	r0, [r6, #4]
 80081c0:	68f7      	ldr	r7, [r6, #12]
 80081c2:	f020 0003 	bic.w	r0, r0, #3
 80081c6:	ebc4 0e00 	rsb	lr, r4, r0
 80081ca:	f1be 0f0f 	cmp.w	lr, #15
 80081ce:	dd11      	ble.n	80081f4 <_malloc_r+0x248>
 80081d0:	1933      	adds	r3, r6, r4
 80081d2:	f044 0401 	orr.w	r4, r4, #1
 80081d6:	6074      	str	r4, [r6, #4]
 80081d8:	f856 2f08 	ldr.w	r2, [r6, #8]!
 80081dc:	60d7      	str	r7, [r2, #12]
 80081de:	60ba      	str	r2, [r7, #8]
 80081e0:	f04e 0201 	orr.w	r2, lr, #1
 80081e4:	616b      	str	r3, [r5, #20]
 80081e6:	612b      	str	r3, [r5, #16]
 80081e8:	60d9      	str	r1, [r3, #12]
 80081ea:	6099      	str	r1, [r3, #8]
 80081ec:	605a      	str	r2, [r3, #4]
 80081ee:	f843 e00e 	str.w	lr, [r3, lr]
 80081f2:	e00b      	b.n	800820c <_malloc_r+0x260>
 80081f4:	f1be 0f00 	cmp.w	lr, #0
 80081f8:	db0c      	blt.n	8008214 <_malloc_r+0x268>
 80081fa:	1833      	adds	r3, r6, r0
 80081fc:	685a      	ldr	r2, [r3, #4]
 80081fe:	f042 0201 	orr.w	r2, r2, #1
 8008202:	605a      	str	r2, [r3, #4]
 8008204:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8008208:	60df      	str	r7, [r3, #12]
 800820a:	60bb      	str	r3, [r7, #8]
 800820c:	4648      	mov	r0, r9
 800820e:	f000 f91c 	bl	800844a <__malloc_unlock>
 8008212:	e0d8      	b.n	80083c6 <_malloc_r+0x41a>
 8008214:	463e      	mov	r6, r7
 8008216:	e7d0      	b.n	80081ba <_malloc_r+0x20e>
 8008218:	f10c 0c01 	add.w	ip, ip, #1
 800821c:	f01c 0f03 	tst.w	ip, #3
 8008220:	f10a 0a08 	add.w	sl, sl, #8
 8008224:	d1c7      	bne.n	80081b6 <_malloc_r+0x20a>
 8008226:	0798      	lsls	r0, r3, #30
 8008228:	d104      	bne.n	8008234 <_malloc_r+0x288>
 800822a:	686b      	ldr	r3, [r5, #4]
 800822c:	ea23 0302 	bic.w	r3, r3, r2
 8008230:	606b      	str	r3, [r5, #4]
 8008232:	e005      	b.n	8008240 <_malloc_r+0x294>
 8008234:	f858 0908 	ldr.w	r0, [r8], #-8
 8008238:	4580      	cmp	r8, r0
 800823a:	f103 33ff 	add.w	r3, r3, #4294967295
 800823e:	d0f2      	beq.n	8008226 <_malloc_r+0x27a>
 8008240:	6868      	ldr	r0, [r5, #4]
 8008242:	0052      	lsls	r2, r2, #1
 8008244:	4282      	cmp	r2, r0
 8008246:	d809      	bhi.n	800825c <_malloc_r+0x2b0>
 8008248:	b142      	cbz	r2, 800825c <_malloc_r+0x2b0>
 800824a:	4663      	mov	r3, ip
 800824c:	4202      	tst	r2, r0
 800824e:	d1ae      	bne.n	80081ae <_malloc_r+0x202>
 8008250:	3304      	adds	r3, #4
 8008252:	0052      	lsls	r2, r2, #1
 8008254:	e7fa      	b.n	800824c <_malloc_r+0x2a0>
 8008256:	bf00      	nop
 8008258:	20000164 	.word	0x20000164
 800825c:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8008260:	f8db 6004 	ldr.w	r6, [fp, #4]
 8008264:	f026 0603 	bic.w	r6, r6, #3
 8008268:	42b4      	cmp	r4, r6
 800826a:	d803      	bhi.n	8008274 <_malloc_r+0x2c8>
 800826c:	1b33      	subs	r3, r6, r4
 800826e:	2b0f      	cmp	r3, #15
 8008270:	f300 809c 	bgt.w	80083ac <_malloc_r+0x400>
 8008274:	4a56      	ldr	r2, [pc, #344]	; (80083d0 <_malloc_r+0x424>)
 8008276:	4957      	ldr	r1, [pc, #348]	; (80083d4 <_malloc_r+0x428>)
 8008278:	6812      	ldr	r2, [r2, #0]
 800827a:	6808      	ldr	r0, [r1, #0]
 800827c:	9101      	str	r1, [sp, #4]
 800827e:	f102 0810 	add.w	r8, r2, #16
 8008282:	4a55      	ldr	r2, [pc, #340]	; (80083d8 <_malloc_r+0x42c>)
 8008284:	9203      	str	r2, [sp, #12]
 8008286:	3001      	adds	r0, #1
 8008288:	bf18      	it	ne
 800828a:	f102 31ff 	addne.w	r1, r2, #4294967295
 800828e:	44a0      	add	r8, r4
 8008290:	bf1e      	ittt	ne
 8008292:	4488      	addne	r8, r1
 8008294:	4251      	negne	r1, r2
 8008296:	ea01 0808 	andne.w	r8, r1, r8
 800829a:	eb0b 0306 	add.w	r3, fp, r6
 800829e:	4641      	mov	r1, r8
 80082a0:	4648      	mov	r0, r9
 80082a2:	9302      	str	r3, [sp, #8]
 80082a4:	f000 fd50 	bl	8008d48 <_sbrk_r>
 80082a8:	1c42      	adds	r2, r0, #1
 80082aa:	4607      	mov	r7, r0
 80082ac:	d06f      	beq.n	800838e <_malloc_r+0x3e2>
 80082ae:	9b02      	ldr	r3, [sp, #8]
 80082b0:	9a03      	ldr	r2, [sp, #12]
 80082b2:	4283      	cmp	r3, r0
 80082b4:	d901      	bls.n	80082ba <_malloc_r+0x30e>
 80082b6:	45ab      	cmp	fp, r5
 80082b8:	d169      	bne.n	800838e <_malloc_r+0x3e2>
 80082ba:	f8df a128 	ldr.w	sl, [pc, #296]	; 80083e4 <_malloc_r+0x438>
 80082be:	f8df c128 	ldr.w	ip, [pc, #296]	; 80083e8 <_malloc_r+0x43c>
 80082c2:	f8da 0000 	ldr.w	r0, [sl]
 80082c6:	42bb      	cmp	r3, r7
 80082c8:	4440      	add	r0, r8
 80082ca:	f8ca 0000 	str.w	r0, [sl]
 80082ce:	d108      	bne.n	80082e2 <_malloc_r+0x336>
 80082d0:	ea13 0f0c 	tst.w	r3, ip
 80082d4:	d105      	bne.n	80082e2 <_malloc_r+0x336>
 80082d6:	68ab      	ldr	r3, [r5, #8]
 80082d8:	4446      	add	r6, r8
 80082da:	f046 0601 	orr.w	r6, r6, #1
 80082de:	605e      	str	r6, [r3, #4]
 80082e0:	e049      	b.n	8008376 <_malloc_r+0x3ca>
 80082e2:	9901      	ldr	r1, [sp, #4]
 80082e4:	f8d1 e000 	ldr.w	lr, [r1]
 80082e8:	f1be 3fff 	cmp.w	lr, #4294967295
 80082ec:	bf15      	itete	ne
 80082ee:	1afb      	subne	r3, r7, r3
 80082f0:	4b38      	ldreq	r3, [pc, #224]	; (80083d4 <_malloc_r+0x428>)
 80082f2:	181b      	addne	r3, r3, r0
 80082f4:	601f      	streq	r7, [r3, #0]
 80082f6:	bf18      	it	ne
 80082f8:	f8ca 3000 	strne.w	r3, [sl]
 80082fc:	f017 0307 	ands.w	r3, r7, #7
 8008300:	bf1c      	itt	ne
 8008302:	f1c3 0308 	rsbne	r3, r3, #8
 8008306:	18ff      	addne	r7, r7, r3
 8008308:	44b8      	add	r8, r7
 800830a:	441a      	add	r2, r3
 800830c:	ea08 080c 	and.w	r8, r8, ip
 8008310:	ebc8 0802 	rsb	r8, r8, r2
 8008314:	4641      	mov	r1, r8
 8008316:	4648      	mov	r0, r9
 8008318:	f000 fd16 	bl	8008d48 <_sbrk_r>
 800831c:	1c43      	adds	r3, r0, #1
 800831e:	bf04      	itt	eq
 8008320:	4638      	moveq	r0, r7
 8008322:	f04f 0800 	moveq.w	r8, #0
 8008326:	f8da 3000 	ldr.w	r3, [sl]
 800832a:	60af      	str	r7, [r5, #8]
 800832c:	1bc2      	subs	r2, r0, r7
 800832e:	4442      	add	r2, r8
 8008330:	4443      	add	r3, r8
 8008332:	f042 0201 	orr.w	r2, r2, #1
 8008336:	45ab      	cmp	fp, r5
 8008338:	f8ca 3000 	str.w	r3, [sl]
 800833c:	607a      	str	r2, [r7, #4]
 800833e:	d01a      	beq.n	8008376 <_malloc_r+0x3ca>
 8008340:	2e0f      	cmp	r6, #15
 8008342:	d802      	bhi.n	800834a <_malloc_r+0x39e>
 8008344:	2301      	movs	r3, #1
 8008346:	607b      	str	r3, [r7, #4]
 8008348:	e021      	b.n	800838e <_malloc_r+0x3e2>
 800834a:	f8db 3004 	ldr.w	r3, [fp, #4]
 800834e:	3e0c      	subs	r6, #12
 8008350:	f026 0607 	bic.w	r6, r6, #7
 8008354:	f003 0301 	and.w	r3, r3, #1
 8008358:	4333      	orrs	r3, r6
 800835a:	f8cb 3004 	str.w	r3, [fp, #4]
 800835e:	eb0b 0306 	add.w	r3, fp, r6
 8008362:	2205      	movs	r2, #5
 8008364:	2e0f      	cmp	r6, #15
 8008366:	605a      	str	r2, [r3, #4]
 8008368:	609a      	str	r2, [r3, #8]
 800836a:	d904      	bls.n	8008376 <_malloc_r+0x3ca>
 800836c:	f10b 0108 	add.w	r1, fp, #8
 8008370:	4648      	mov	r0, r9
 8008372:	f7ff fb77 	bl	8007a64 <_free_r>
 8008376:	4a19      	ldr	r2, [pc, #100]	; (80083dc <_malloc_r+0x430>)
 8008378:	f8da 3000 	ldr.w	r3, [sl]
 800837c:	6811      	ldr	r1, [r2, #0]
 800837e:	428b      	cmp	r3, r1
 8008380:	bf88      	it	hi
 8008382:	6013      	strhi	r3, [r2, #0]
 8008384:	4a16      	ldr	r2, [pc, #88]	; (80083e0 <_malloc_r+0x434>)
 8008386:	6811      	ldr	r1, [r2, #0]
 8008388:	428b      	cmp	r3, r1
 800838a:	bf88      	it	hi
 800838c:	6013      	strhi	r3, [r2, #0]
 800838e:	68ab      	ldr	r3, [r5, #8]
 8008390:	685a      	ldr	r2, [r3, #4]
 8008392:	f022 0203 	bic.w	r2, r2, #3
 8008396:	4294      	cmp	r4, r2
 8008398:	eba2 0304 	sub.w	r3, r2, r4
 800839c:	d801      	bhi.n	80083a2 <_malloc_r+0x3f6>
 800839e:	2b0f      	cmp	r3, #15
 80083a0:	dc04      	bgt.n	80083ac <_malloc_r+0x400>
 80083a2:	4648      	mov	r0, r9
 80083a4:	f000 f851 	bl	800844a <__malloc_unlock>
 80083a8:	2600      	movs	r6, #0
 80083aa:	e00c      	b.n	80083c6 <_malloc_r+0x41a>
 80083ac:	68ae      	ldr	r6, [r5, #8]
 80083ae:	f044 0201 	orr.w	r2, r4, #1
 80083b2:	4434      	add	r4, r6
 80083b4:	f043 0301 	orr.w	r3, r3, #1
 80083b8:	6072      	str	r2, [r6, #4]
 80083ba:	60ac      	str	r4, [r5, #8]
 80083bc:	6063      	str	r3, [r4, #4]
 80083be:	4648      	mov	r0, r9
 80083c0:	f000 f843 	bl	800844a <__malloc_unlock>
 80083c4:	3608      	adds	r6, #8
 80083c6:	4630      	mov	r0, r6
 80083c8:	b005      	add	sp, #20
 80083ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083ce:	bf00      	nop
 80083d0:	200005e0 	.word	0x200005e0
 80083d4:	20000570 	.word	0x20000570
 80083d8:	00000080 	.word	0x00000080
 80083dc:	200005dc 	.word	0x200005dc
 80083e0:	200005d8 	.word	0x200005d8
 80083e4:	200005e4 	.word	0x200005e4
 80083e8:	0000007f 	.word	0x0000007f

080083ec <memcpy>:
 80083ec:	b510      	push	{r4, lr}
 80083ee:	1e43      	subs	r3, r0, #1
 80083f0:	440a      	add	r2, r1
 80083f2:	4291      	cmp	r1, r2
 80083f4:	d004      	beq.n	8008400 <memcpy+0x14>
 80083f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80083fe:	e7f8      	b.n	80083f2 <memcpy+0x6>
 8008400:	bd10      	pop	{r4, pc}

08008402 <memmove>:
 8008402:	4288      	cmp	r0, r1
 8008404:	b510      	push	{r4, lr}
 8008406:	eb01 0302 	add.w	r3, r1, r2
 800840a:	d801      	bhi.n	8008410 <memmove+0xe>
 800840c:	1e42      	subs	r2, r0, #1
 800840e:	e00b      	b.n	8008428 <memmove+0x26>
 8008410:	4298      	cmp	r0, r3
 8008412:	d2fb      	bcs.n	800840c <memmove+0xa>
 8008414:	1881      	adds	r1, r0, r2
 8008416:	1ad2      	subs	r2, r2, r3
 8008418:	42d3      	cmn	r3, r2
 800841a:	d004      	beq.n	8008426 <memmove+0x24>
 800841c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008420:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008424:	e7f8      	b.n	8008418 <memmove+0x16>
 8008426:	bd10      	pop	{r4, pc}
 8008428:	4299      	cmp	r1, r3
 800842a:	d004      	beq.n	8008436 <memmove+0x34>
 800842c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008430:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008434:	e7f8      	b.n	8008428 <memmove+0x26>
 8008436:	bd10      	pop	{r4, pc}

08008438 <memset>:
 8008438:	4402      	add	r2, r0
 800843a:	4603      	mov	r3, r0
 800843c:	4293      	cmp	r3, r2
 800843e:	d002      	beq.n	8008446 <memset+0xe>
 8008440:	f803 1b01 	strb.w	r1, [r3], #1
 8008444:	e7fa      	b.n	800843c <memset+0x4>
 8008446:	4770      	bx	lr

08008448 <__malloc_lock>:
 8008448:	4770      	bx	lr

0800844a <__malloc_unlock>:
 800844a:	4770      	bx	lr

0800844c <_Balloc>:
 800844c:	b570      	push	{r4, r5, r6, lr}
 800844e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008450:	4604      	mov	r4, r0
 8008452:	460e      	mov	r6, r1
 8008454:	b93d      	cbnz	r5, 8008466 <_Balloc+0x1a>
 8008456:	2010      	movs	r0, #16
 8008458:	f7ff fda0 	bl	8007f9c <malloc>
 800845c:	6260      	str	r0, [r4, #36]	; 0x24
 800845e:	6045      	str	r5, [r0, #4]
 8008460:	6085      	str	r5, [r0, #8]
 8008462:	6005      	str	r5, [r0, #0]
 8008464:	60c5      	str	r5, [r0, #12]
 8008466:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008468:	68eb      	ldr	r3, [r5, #12]
 800846a:	b143      	cbz	r3, 800847e <_Balloc+0x32>
 800846c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800846e:	68db      	ldr	r3, [r3, #12]
 8008470:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008474:	b178      	cbz	r0, 8008496 <_Balloc+0x4a>
 8008476:	6802      	ldr	r2, [r0, #0]
 8008478:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800847c:	e017      	b.n	80084ae <_Balloc+0x62>
 800847e:	2221      	movs	r2, #33	; 0x21
 8008480:	2104      	movs	r1, #4
 8008482:	4620      	mov	r0, r4
 8008484:	f000 fcf8 	bl	8008e78 <_calloc_r>
 8008488:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800848a:	60e8      	str	r0, [r5, #12]
 800848c:	68db      	ldr	r3, [r3, #12]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d1ec      	bne.n	800846c <_Balloc+0x20>
 8008492:	2000      	movs	r0, #0
 8008494:	bd70      	pop	{r4, r5, r6, pc}
 8008496:	2101      	movs	r1, #1
 8008498:	fa01 f506 	lsl.w	r5, r1, r6
 800849c:	1d6a      	adds	r2, r5, #5
 800849e:	0092      	lsls	r2, r2, #2
 80084a0:	4620      	mov	r0, r4
 80084a2:	f000 fce9 	bl	8008e78 <_calloc_r>
 80084a6:	2800      	cmp	r0, #0
 80084a8:	d0f3      	beq.n	8008492 <_Balloc+0x46>
 80084aa:	6046      	str	r6, [r0, #4]
 80084ac:	6085      	str	r5, [r0, #8]
 80084ae:	2300      	movs	r3, #0
 80084b0:	6103      	str	r3, [r0, #16]
 80084b2:	60c3      	str	r3, [r0, #12]
 80084b4:	bd70      	pop	{r4, r5, r6, pc}

080084b6 <_Bfree>:
 80084b6:	b570      	push	{r4, r5, r6, lr}
 80084b8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80084ba:	4606      	mov	r6, r0
 80084bc:	460d      	mov	r5, r1
 80084be:	b93c      	cbnz	r4, 80084d0 <_Bfree+0x1a>
 80084c0:	2010      	movs	r0, #16
 80084c2:	f7ff fd6b 	bl	8007f9c <malloc>
 80084c6:	6270      	str	r0, [r6, #36]	; 0x24
 80084c8:	6044      	str	r4, [r0, #4]
 80084ca:	6084      	str	r4, [r0, #8]
 80084cc:	6004      	str	r4, [r0, #0]
 80084ce:	60c4      	str	r4, [r0, #12]
 80084d0:	b13d      	cbz	r5, 80084e2 <_Bfree+0x2c>
 80084d2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80084d4:	686a      	ldr	r2, [r5, #4]
 80084d6:	68db      	ldr	r3, [r3, #12]
 80084d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80084dc:	6029      	str	r1, [r5, #0]
 80084de:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80084e2:	bd70      	pop	{r4, r5, r6, pc}

080084e4 <__multadd>:
 80084e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084e8:	690d      	ldr	r5, [r1, #16]
 80084ea:	461f      	mov	r7, r3
 80084ec:	4606      	mov	r6, r0
 80084ee:	460c      	mov	r4, r1
 80084f0:	f101 0e14 	add.w	lr, r1, #20
 80084f4:	2300      	movs	r3, #0
 80084f6:	f8de 0000 	ldr.w	r0, [lr]
 80084fa:	b281      	uxth	r1, r0
 80084fc:	fb02 7101 	mla	r1, r2, r1, r7
 8008500:	0c0f      	lsrs	r7, r1, #16
 8008502:	0c00      	lsrs	r0, r0, #16
 8008504:	fb02 7000 	mla	r0, r2, r0, r7
 8008508:	b289      	uxth	r1, r1
 800850a:	3301      	adds	r3, #1
 800850c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008510:	429d      	cmp	r5, r3
 8008512:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008516:	f84e 1b04 	str.w	r1, [lr], #4
 800851a:	dcec      	bgt.n	80084f6 <__multadd+0x12>
 800851c:	b1d7      	cbz	r7, 8008554 <__multadd+0x70>
 800851e:	68a3      	ldr	r3, [r4, #8]
 8008520:	429d      	cmp	r5, r3
 8008522:	db12      	blt.n	800854a <__multadd+0x66>
 8008524:	6861      	ldr	r1, [r4, #4]
 8008526:	4630      	mov	r0, r6
 8008528:	3101      	adds	r1, #1
 800852a:	f7ff ff8f 	bl	800844c <_Balloc>
 800852e:	6922      	ldr	r2, [r4, #16]
 8008530:	3202      	adds	r2, #2
 8008532:	f104 010c 	add.w	r1, r4, #12
 8008536:	4680      	mov	r8, r0
 8008538:	0092      	lsls	r2, r2, #2
 800853a:	300c      	adds	r0, #12
 800853c:	f7ff ff56 	bl	80083ec <memcpy>
 8008540:	4621      	mov	r1, r4
 8008542:	4630      	mov	r0, r6
 8008544:	f7ff ffb7 	bl	80084b6 <_Bfree>
 8008548:	4644      	mov	r4, r8
 800854a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800854e:	3501      	adds	r5, #1
 8008550:	615f      	str	r7, [r3, #20]
 8008552:	6125      	str	r5, [r4, #16]
 8008554:	4620      	mov	r0, r4
 8008556:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800855a <__hi0bits>:
 800855a:	0c03      	lsrs	r3, r0, #16
 800855c:	041b      	lsls	r3, r3, #16
 800855e:	b913      	cbnz	r3, 8008566 <__hi0bits+0xc>
 8008560:	0400      	lsls	r0, r0, #16
 8008562:	2310      	movs	r3, #16
 8008564:	e000      	b.n	8008568 <__hi0bits+0xe>
 8008566:	2300      	movs	r3, #0
 8008568:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800856c:	bf04      	itt	eq
 800856e:	0200      	lsleq	r0, r0, #8
 8008570:	3308      	addeq	r3, #8
 8008572:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008576:	bf04      	itt	eq
 8008578:	0100      	lsleq	r0, r0, #4
 800857a:	3304      	addeq	r3, #4
 800857c:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008580:	bf04      	itt	eq
 8008582:	0080      	lsleq	r0, r0, #2
 8008584:	3302      	addeq	r3, #2
 8008586:	2800      	cmp	r0, #0
 8008588:	db03      	blt.n	8008592 <__hi0bits+0x38>
 800858a:	0042      	lsls	r2, r0, #1
 800858c:	d503      	bpl.n	8008596 <__hi0bits+0x3c>
 800858e:	1c58      	adds	r0, r3, #1
 8008590:	4770      	bx	lr
 8008592:	4618      	mov	r0, r3
 8008594:	4770      	bx	lr
 8008596:	2020      	movs	r0, #32
 8008598:	4770      	bx	lr

0800859a <__lo0bits>:
 800859a:	6803      	ldr	r3, [r0, #0]
 800859c:	f013 0207 	ands.w	r2, r3, #7
 80085a0:	d00b      	beq.n	80085ba <__lo0bits+0x20>
 80085a2:	07d9      	lsls	r1, r3, #31
 80085a4:	d422      	bmi.n	80085ec <__lo0bits+0x52>
 80085a6:	079a      	lsls	r2, r3, #30
 80085a8:	bf4b      	itete	mi
 80085aa:	085b      	lsrmi	r3, r3, #1
 80085ac:	089b      	lsrpl	r3, r3, #2
 80085ae:	6003      	strmi	r3, [r0, #0]
 80085b0:	6003      	strpl	r3, [r0, #0]
 80085b2:	bf4c      	ite	mi
 80085b4:	2001      	movmi	r0, #1
 80085b6:	2002      	movpl	r0, #2
 80085b8:	4770      	bx	lr
 80085ba:	b299      	uxth	r1, r3
 80085bc:	b909      	cbnz	r1, 80085c2 <__lo0bits+0x28>
 80085be:	0c1b      	lsrs	r3, r3, #16
 80085c0:	2210      	movs	r2, #16
 80085c2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80085c6:	bf04      	itt	eq
 80085c8:	0a1b      	lsreq	r3, r3, #8
 80085ca:	3208      	addeq	r2, #8
 80085cc:	0719      	lsls	r1, r3, #28
 80085ce:	bf04      	itt	eq
 80085d0:	091b      	lsreq	r3, r3, #4
 80085d2:	3204      	addeq	r2, #4
 80085d4:	0799      	lsls	r1, r3, #30
 80085d6:	bf04      	itt	eq
 80085d8:	089b      	lsreq	r3, r3, #2
 80085da:	3202      	addeq	r2, #2
 80085dc:	07d9      	lsls	r1, r3, #31
 80085de:	d402      	bmi.n	80085e6 <__lo0bits+0x4c>
 80085e0:	085b      	lsrs	r3, r3, #1
 80085e2:	d005      	beq.n	80085f0 <__lo0bits+0x56>
 80085e4:	3201      	adds	r2, #1
 80085e6:	6003      	str	r3, [r0, #0]
 80085e8:	4610      	mov	r0, r2
 80085ea:	4770      	bx	lr
 80085ec:	2000      	movs	r0, #0
 80085ee:	4770      	bx	lr
 80085f0:	2020      	movs	r0, #32
 80085f2:	4770      	bx	lr

080085f4 <__i2b>:
 80085f4:	b510      	push	{r4, lr}
 80085f6:	460c      	mov	r4, r1
 80085f8:	2101      	movs	r1, #1
 80085fa:	f7ff ff27 	bl	800844c <_Balloc>
 80085fe:	2201      	movs	r2, #1
 8008600:	6144      	str	r4, [r0, #20]
 8008602:	6102      	str	r2, [r0, #16]
 8008604:	bd10      	pop	{r4, pc}

08008606 <__multiply>:
 8008606:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800860a:	4614      	mov	r4, r2
 800860c:	690a      	ldr	r2, [r1, #16]
 800860e:	6923      	ldr	r3, [r4, #16]
 8008610:	429a      	cmp	r2, r3
 8008612:	bfb8      	it	lt
 8008614:	460b      	movlt	r3, r1
 8008616:	4688      	mov	r8, r1
 8008618:	bfbc      	itt	lt
 800861a:	46a0      	movlt	r8, r4
 800861c:	461c      	movlt	r4, r3
 800861e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008622:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008626:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800862a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800862e:	eb07 0609 	add.w	r6, r7, r9
 8008632:	429e      	cmp	r6, r3
 8008634:	bfc8      	it	gt
 8008636:	3101      	addgt	r1, #1
 8008638:	f7ff ff08 	bl	800844c <_Balloc>
 800863c:	f100 0514 	add.w	r5, r0, #20
 8008640:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 8008644:	462b      	mov	r3, r5
 8008646:	2200      	movs	r2, #0
 8008648:	4563      	cmp	r3, ip
 800864a:	d202      	bcs.n	8008652 <__multiply+0x4c>
 800864c:	f843 2b04 	str.w	r2, [r3], #4
 8008650:	e7fa      	b.n	8008648 <__multiply+0x42>
 8008652:	f104 0214 	add.w	r2, r4, #20
 8008656:	f108 0114 	add.w	r1, r8, #20
 800865a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800865e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008662:	9300      	str	r3, [sp, #0]
 8008664:	9b00      	ldr	r3, [sp, #0]
 8008666:	9201      	str	r2, [sp, #4]
 8008668:	4293      	cmp	r3, r2
 800866a:	d957      	bls.n	800871c <__multiply+0x116>
 800866c:	f8b2 b000 	ldrh.w	fp, [r2]
 8008670:	f1bb 0f00 	cmp.w	fp, #0
 8008674:	d023      	beq.n	80086be <__multiply+0xb8>
 8008676:	4689      	mov	r9, r1
 8008678:	46ae      	mov	lr, r5
 800867a:	f04f 0800 	mov.w	r8, #0
 800867e:	f859 4b04 	ldr.w	r4, [r9], #4
 8008682:	f8be a000 	ldrh.w	sl, [lr]
 8008686:	b2a3      	uxth	r3, r4
 8008688:	fb0b a303 	mla	r3, fp, r3, sl
 800868c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008690:	f8de 4000 	ldr.w	r4, [lr]
 8008694:	4443      	add	r3, r8
 8008696:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800869a:	fb0b 840a 	mla	r4, fp, sl, r8
 800869e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80086a2:	46f2      	mov	sl, lr
 80086a4:	b29b      	uxth	r3, r3
 80086a6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80086aa:	454f      	cmp	r7, r9
 80086ac:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80086b0:	f84a 3b04 	str.w	r3, [sl], #4
 80086b4:	d901      	bls.n	80086ba <__multiply+0xb4>
 80086b6:	46d6      	mov	lr, sl
 80086b8:	e7e1      	b.n	800867e <__multiply+0x78>
 80086ba:	f8ce 8004 	str.w	r8, [lr, #4]
 80086be:	9b01      	ldr	r3, [sp, #4]
 80086c0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80086c4:	3204      	adds	r2, #4
 80086c6:	f1ba 0f00 	cmp.w	sl, #0
 80086ca:	d021      	beq.n	8008710 <__multiply+0x10a>
 80086cc:	682b      	ldr	r3, [r5, #0]
 80086ce:	462c      	mov	r4, r5
 80086d0:	4689      	mov	r9, r1
 80086d2:	f04f 0800 	mov.w	r8, #0
 80086d6:	f8b9 e000 	ldrh.w	lr, [r9]
 80086da:	f8b4 b002 	ldrh.w	fp, [r4, #2]
 80086de:	fb0a be0e 	mla	lr, sl, lr, fp
 80086e2:	44f0      	add	r8, lr
 80086e4:	46a3      	mov	fp, r4
 80086e6:	b29b      	uxth	r3, r3
 80086e8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80086ec:	f84b 3b04 	str.w	r3, [fp], #4
 80086f0:	f859 3b04 	ldr.w	r3, [r9], #4
 80086f4:	f8b4 e004 	ldrh.w	lr, [r4, #4]
 80086f8:	0c1b      	lsrs	r3, r3, #16
 80086fa:	fb0a e303 	mla	r3, sl, r3, lr
 80086fe:	eb03 4318 	add.w	r3, r3, r8, lsr #16
 8008702:	454f      	cmp	r7, r9
 8008704:	ea4f 4813 	mov.w	r8, r3, lsr #16
 8008708:	d901      	bls.n	800870e <__multiply+0x108>
 800870a:	465c      	mov	r4, fp
 800870c:	e7e3      	b.n	80086d6 <__multiply+0xd0>
 800870e:	6063      	str	r3, [r4, #4]
 8008710:	3504      	adds	r5, #4
 8008712:	e7a7      	b.n	8008664 <__multiply+0x5e>
 8008714:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 8008718:	b913      	cbnz	r3, 8008720 <__multiply+0x11a>
 800871a:	3e01      	subs	r6, #1
 800871c:	2e00      	cmp	r6, #0
 800871e:	dcf9      	bgt.n	8008714 <__multiply+0x10e>
 8008720:	6106      	str	r6, [r0, #16]
 8008722:	b003      	add	sp, #12
 8008724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008728 <__pow5mult>:
 8008728:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800872c:	4615      	mov	r5, r2
 800872e:	f012 0203 	ands.w	r2, r2, #3
 8008732:	4606      	mov	r6, r0
 8008734:	460f      	mov	r7, r1
 8008736:	d007      	beq.n	8008748 <__pow5mult+0x20>
 8008738:	3a01      	subs	r2, #1
 800873a:	4c21      	ldr	r4, [pc, #132]	; (80087c0 <__pow5mult+0x98>)
 800873c:	2300      	movs	r3, #0
 800873e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008742:	f7ff fecf 	bl	80084e4 <__multadd>
 8008746:	4607      	mov	r7, r0
 8008748:	10ad      	asrs	r5, r5, #2
 800874a:	d036      	beq.n	80087ba <__pow5mult+0x92>
 800874c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800874e:	b93c      	cbnz	r4, 8008760 <__pow5mult+0x38>
 8008750:	2010      	movs	r0, #16
 8008752:	f7ff fc23 	bl	8007f9c <malloc>
 8008756:	6270      	str	r0, [r6, #36]	; 0x24
 8008758:	6044      	str	r4, [r0, #4]
 800875a:	6084      	str	r4, [r0, #8]
 800875c:	6004      	str	r4, [r0, #0]
 800875e:	60c4      	str	r4, [r0, #12]
 8008760:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008764:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008768:	b94c      	cbnz	r4, 800877e <__pow5mult+0x56>
 800876a:	f240 2171 	movw	r1, #625	; 0x271
 800876e:	4630      	mov	r0, r6
 8008770:	f7ff ff40 	bl	80085f4 <__i2b>
 8008774:	2300      	movs	r3, #0
 8008776:	f8c8 0008 	str.w	r0, [r8, #8]
 800877a:	4604      	mov	r4, r0
 800877c:	6003      	str	r3, [r0, #0]
 800877e:	f04f 0800 	mov.w	r8, #0
 8008782:	07eb      	lsls	r3, r5, #31
 8008784:	d50a      	bpl.n	800879c <__pow5mult+0x74>
 8008786:	4639      	mov	r1, r7
 8008788:	4622      	mov	r2, r4
 800878a:	4630      	mov	r0, r6
 800878c:	f7ff ff3b 	bl	8008606 <__multiply>
 8008790:	4639      	mov	r1, r7
 8008792:	4681      	mov	r9, r0
 8008794:	4630      	mov	r0, r6
 8008796:	f7ff fe8e 	bl	80084b6 <_Bfree>
 800879a:	464f      	mov	r7, r9
 800879c:	106d      	asrs	r5, r5, #1
 800879e:	d00c      	beq.n	80087ba <__pow5mult+0x92>
 80087a0:	6820      	ldr	r0, [r4, #0]
 80087a2:	b108      	cbz	r0, 80087a8 <__pow5mult+0x80>
 80087a4:	4604      	mov	r4, r0
 80087a6:	e7ec      	b.n	8008782 <__pow5mult+0x5a>
 80087a8:	4622      	mov	r2, r4
 80087aa:	4621      	mov	r1, r4
 80087ac:	4630      	mov	r0, r6
 80087ae:	f7ff ff2a 	bl	8008606 <__multiply>
 80087b2:	6020      	str	r0, [r4, #0]
 80087b4:	f8c0 8000 	str.w	r8, [r0]
 80087b8:	e7f4      	b.n	80087a4 <__pow5mult+0x7c>
 80087ba:	4638      	mov	r0, r7
 80087bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087c0:	08009550 	.word	0x08009550

080087c4 <__lshift>:
 80087c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087c8:	460c      	mov	r4, r1
 80087ca:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80087ce:	6926      	ldr	r6, [r4, #16]
 80087d0:	6849      	ldr	r1, [r1, #4]
 80087d2:	68a3      	ldr	r3, [r4, #8]
 80087d4:	4456      	add	r6, sl
 80087d6:	4607      	mov	r7, r0
 80087d8:	4691      	mov	r9, r2
 80087da:	1c75      	adds	r5, r6, #1
 80087dc:	42ab      	cmp	r3, r5
 80087de:	da02      	bge.n	80087e6 <__lshift+0x22>
 80087e0:	3101      	adds	r1, #1
 80087e2:	005b      	lsls	r3, r3, #1
 80087e4:	e7fa      	b.n	80087dc <__lshift+0x18>
 80087e6:	4638      	mov	r0, r7
 80087e8:	f7ff fe30 	bl	800844c <_Balloc>
 80087ec:	2300      	movs	r3, #0
 80087ee:	4680      	mov	r8, r0
 80087f0:	f100 0114 	add.w	r1, r0, #20
 80087f4:	461a      	mov	r2, r3
 80087f6:	4553      	cmp	r3, sl
 80087f8:	da03      	bge.n	8008802 <__lshift+0x3e>
 80087fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80087fe:	3301      	adds	r3, #1
 8008800:	e7f9      	b.n	80087f6 <__lshift+0x32>
 8008802:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 8008806:	6920      	ldr	r0, [r4, #16]
 8008808:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800880c:	f019 091f 	ands.w	r9, r9, #31
 8008810:	f104 0114 	add.w	r1, r4, #20
 8008814:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8008818:	d014      	beq.n	8008844 <__lshift+0x80>
 800881a:	f1c9 0c20 	rsb	ip, r9, #32
 800881e:	2200      	movs	r2, #0
 8008820:	6808      	ldr	r0, [r1, #0]
 8008822:	fa00 f009 	lsl.w	r0, r0, r9
 8008826:	4302      	orrs	r2, r0
 8008828:	469a      	mov	sl, r3
 800882a:	f843 2b04 	str.w	r2, [r3], #4
 800882e:	f851 2b04 	ldr.w	r2, [r1], #4
 8008832:	458e      	cmp	lr, r1
 8008834:	fa22 f20c 	lsr.w	r2, r2, ip
 8008838:	d8f2      	bhi.n	8008820 <__lshift+0x5c>
 800883a:	f8ca 2004 	str.w	r2, [sl, #4]
 800883e:	b142      	cbz	r2, 8008852 <__lshift+0x8e>
 8008840:	1cb5      	adds	r5, r6, #2
 8008842:	e006      	b.n	8008852 <__lshift+0x8e>
 8008844:	3b04      	subs	r3, #4
 8008846:	f851 2b04 	ldr.w	r2, [r1], #4
 800884a:	f843 2f04 	str.w	r2, [r3, #4]!
 800884e:	458e      	cmp	lr, r1
 8008850:	d8f9      	bhi.n	8008846 <__lshift+0x82>
 8008852:	3d01      	subs	r5, #1
 8008854:	4638      	mov	r0, r7
 8008856:	f8c8 5010 	str.w	r5, [r8, #16]
 800885a:	4621      	mov	r1, r4
 800885c:	f7ff fe2b 	bl	80084b6 <_Bfree>
 8008860:	4640      	mov	r0, r8
 8008862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008866 <__mcmp>:
 8008866:	6903      	ldr	r3, [r0, #16]
 8008868:	690a      	ldr	r2, [r1, #16]
 800886a:	1a9b      	subs	r3, r3, r2
 800886c:	b510      	push	{r4, lr}
 800886e:	d111      	bne.n	8008894 <__mcmp+0x2e>
 8008870:	0092      	lsls	r2, r2, #2
 8008872:	3014      	adds	r0, #20
 8008874:	3114      	adds	r1, #20
 8008876:	1883      	adds	r3, r0, r2
 8008878:	440a      	add	r2, r1
 800887a:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800887e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8008882:	428c      	cmp	r4, r1
 8008884:	d002      	beq.n	800888c <__mcmp+0x26>
 8008886:	d307      	bcc.n	8008898 <__mcmp+0x32>
 8008888:	2001      	movs	r0, #1
 800888a:	bd10      	pop	{r4, pc}
 800888c:	4298      	cmp	r0, r3
 800888e:	d3f4      	bcc.n	800887a <__mcmp+0x14>
 8008890:	2000      	movs	r0, #0
 8008892:	bd10      	pop	{r4, pc}
 8008894:	4618      	mov	r0, r3
 8008896:	bd10      	pop	{r4, pc}
 8008898:	f04f 30ff 	mov.w	r0, #4294967295
 800889c:	bd10      	pop	{r4, pc}

0800889e <__mdiff>:
 800889e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088a2:	460c      	mov	r4, r1
 80088a4:	4607      	mov	r7, r0
 80088a6:	4611      	mov	r1, r2
 80088a8:	4620      	mov	r0, r4
 80088aa:	4615      	mov	r5, r2
 80088ac:	f7ff ffdb 	bl	8008866 <__mcmp>
 80088b0:	1e06      	subs	r6, r0, #0
 80088b2:	d108      	bne.n	80088c6 <__mdiff+0x28>
 80088b4:	4631      	mov	r1, r6
 80088b6:	4638      	mov	r0, r7
 80088b8:	f7ff fdc8 	bl	800844c <_Balloc>
 80088bc:	2301      	movs	r3, #1
 80088be:	6103      	str	r3, [r0, #16]
 80088c0:	6146      	str	r6, [r0, #20]
 80088c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088c6:	bfbc      	itt	lt
 80088c8:	4623      	movlt	r3, r4
 80088ca:	462c      	movlt	r4, r5
 80088cc:	4638      	mov	r0, r7
 80088ce:	6861      	ldr	r1, [r4, #4]
 80088d0:	bfba      	itte	lt
 80088d2:	461d      	movlt	r5, r3
 80088d4:	2601      	movlt	r6, #1
 80088d6:	2600      	movge	r6, #0
 80088d8:	f7ff fdb8 	bl	800844c <_Balloc>
 80088dc:	692b      	ldr	r3, [r5, #16]
 80088de:	60c6      	str	r6, [r0, #12]
 80088e0:	6926      	ldr	r6, [r4, #16]
 80088e2:	f105 0914 	add.w	r9, r5, #20
 80088e6:	3414      	adds	r4, #20
 80088e8:	eb04 0786 	add.w	r7, r4, r6, lsl #2
 80088ec:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80088f0:	f100 0514 	add.w	r5, r0, #20
 80088f4:	f04f 0c00 	mov.w	ip, #0
 80088f8:	f854 3b04 	ldr.w	r3, [r4], #4
 80088fc:	f859 2b04 	ldr.w	r2, [r9], #4
 8008900:	fa1c f183 	uxtah	r1, ip, r3
 8008904:	fa1f fe82 	uxth.w	lr, r2
 8008908:	0c12      	lsrs	r2, r2, #16
 800890a:	ebce 0101 	rsb	r1, lr, r1
 800890e:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
 8008912:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008916:	b289      	uxth	r1, r1
 8008918:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800891c:	45c8      	cmp	r8, r9
 800891e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008922:	46a6      	mov	lr, r4
 8008924:	f845 3b04 	str.w	r3, [r5], #4
 8008928:	d8e6      	bhi.n	80088f8 <__mdiff+0x5a>
 800892a:	45be      	cmp	lr, r7
 800892c:	d20e      	bcs.n	800894c <__mdiff+0xae>
 800892e:	f85e 1b04 	ldr.w	r1, [lr], #4
 8008932:	fa1c f281 	uxtah	r2, ip, r1
 8008936:	1413      	asrs	r3, r2, #16
 8008938:	eb03 4311 	add.w	r3, r3, r1, lsr #16
 800893c:	b292      	uxth	r2, r2
 800893e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008942:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008946:	f845 2b04 	str.w	r2, [r5], #4
 800894a:	e7ee      	b.n	800892a <__mdiff+0x8c>
 800894c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8008950:	b90b      	cbnz	r3, 8008956 <__mdiff+0xb8>
 8008952:	3e01      	subs	r6, #1
 8008954:	e7fa      	b.n	800894c <__mdiff+0xae>
 8008956:	6106      	str	r6, [r0, #16]
 8008958:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800895c <__d2b>:
 800895c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008960:	460e      	mov	r6, r1
 8008962:	2101      	movs	r1, #1
 8008964:	ec59 8b10 	vmov	r8, r9, d0
 8008968:	4615      	mov	r5, r2
 800896a:	f7ff fd6f 	bl	800844c <_Balloc>
 800896e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008972:	4607      	mov	r7, r0
 8008974:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008978:	b10c      	cbz	r4, 800897e <__d2b+0x22>
 800897a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800897e:	9301      	str	r3, [sp, #4]
 8008980:	f1b8 0f00 	cmp.w	r8, #0
 8008984:	d019      	beq.n	80089ba <__d2b+0x5e>
 8008986:	a802      	add	r0, sp, #8
 8008988:	f840 8d08 	str.w	r8, [r0, #-8]!
 800898c:	f7ff fe05 	bl	800859a <__lo0bits>
 8008990:	9b00      	ldr	r3, [sp, #0]
 8008992:	b148      	cbz	r0, 80089a8 <__d2b+0x4c>
 8008994:	9a01      	ldr	r2, [sp, #4]
 8008996:	f1c0 0120 	rsb	r1, r0, #32
 800899a:	fa02 f101 	lsl.w	r1, r2, r1
 800899e:	430b      	orrs	r3, r1
 80089a0:	40c2      	lsrs	r2, r0
 80089a2:	617b      	str	r3, [r7, #20]
 80089a4:	9201      	str	r2, [sp, #4]
 80089a6:	e000      	b.n	80089aa <__d2b+0x4e>
 80089a8:	617b      	str	r3, [r7, #20]
 80089aa:	9b01      	ldr	r3, [sp, #4]
 80089ac:	61bb      	str	r3, [r7, #24]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	bf14      	ite	ne
 80089b2:	2102      	movne	r1, #2
 80089b4:	2101      	moveq	r1, #1
 80089b6:	6139      	str	r1, [r7, #16]
 80089b8:	e007      	b.n	80089ca <__d2b+0x6e>
 80089ba:	a801      	add	r0, sp, #4
 80089bc:	f7ff fded 	bl	800859a <__lo0bits>
 80089c0:	9b01      	ldr	r3, [sp, #4]
 80089c2:	617b      	str	r3, [r7, #20]
 80089c4:	2101      	movs	r1, #1
 80089c6:	6139      	str	r1, [r7, #16]
 80089c8:	3020      	adds	r0, #32
 80089ca:	b134      	cbz	r4, 80089da <__d2b+0x7e>
 80089cc:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80089d0:	4404      	add	r4, r0
 80089d2:	6034      	str	r4, [r6, #0]
 80089d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80089d8:	e009      	b.n	80089ee <__d2b+0x92>
 80089da:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80089de:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80089e2:	6030      	str	r0, [r6, #0]
 80089e4:	6918      	ldr	r0, [r3, #16]
 80089e6:	f7ff fdb8 	bl	800855a <__hi0bits>
 80089ea:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80089ee:	6028      	str	r0, [r5, #0]
 80089f0:	4638      	mov	r0, r7
 80089f2:	b003      	add	sp, #12
 80089f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080089f8 <_realloc_r>:
 80089f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089fc:	4681      	mov	r9, r0
 80089fe:	460c      	mov	r4, r1
 8008a00:	b929      	cbnz	r1, 8008a0e <_realloc_r+0x16>
 8008a02:	4611      	mov	r1, r2
 8008a04:	b003      	add	sp, #12
 8008a06:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a0a:	f7ff bacf 	b.w	8007fac <_malloc_r>
 8008a0e:	9201      	str	r2, [sp, #4]
 8008a10:	f7ff fd1a 	bl	8008448 <__malloc_lock>
 8008a14:	9a01      	ldr	r2, [sp, #4]
 8008a16:	f854 ec04 	ldr.w	lr, [r4, #-4]
 8008a1a:	f102 080b 	add.w	r8, r2, #11
 8008a1e:	f1b8 0f16 	cmp.w	r8, #22
 8008a22:	f1a4 0b08 	sub.w	fp, r4, #8
 8008a26:	f02e 0503 	bic.w	r5, lr, #3
 8008a2a:	d903      	bls.n	8008a34 <_realloc_r+0x3c>
 8008a2c:	f038 0807 	bics.w	r8, r8, #7
 8008a30:	d502      	bpl.n	8008a38 <_realloc_r+0x40>
 8008a32:	e003      	b.n	8008a3c <_realloc_r+0x44>
 8008a34:	f04f 0810 	mov.w	r8, #16
 8008a38:	4590      	cmp	r8, r2
 8008a3a:	d204      	bcs.n	8008a46 <_realloc_r+0x4e>
 8008a3c:	230c      	movs	r3, #12
 8008a3e:	f8c9 3000 	str.w	r3, [r9]
 8008a42:	2000      	movs	r0, #0
 8008a44:	e17d      	b.n	8008d42 <_realloc_r+0x34a>
 8008a46:	45a8      	cmp	r8, r5
 8008a48:	f340 8150 	ble.w	8008cec <_realloc_r+0x2f4>
 8008a4c:	4ba6      	ldr	r3, [pc, #664]	; (8008ce8 <_realloc_r+0x2f0>)
 8008a4e:	6898      	ldr	r0, [r3, #8]
 8008a50:	eb0b 0105 	add.w	r1, fp, r5
 8008a54:	4281      	cmp	r1, r0
 8008a56:	684f      	ldr	r7, [r1, #4]
 8008a58:	d005      	beq.n	8008a66 <_realloc_r+0x6e>
 8008a5a:	f027 0601 	bic.w	r6, r7, #1
 8008a5e:	440e      	add	r6, r1
 8008a60:	6876      	ldr	r6, [r6, #4]
 8008a62:	07f6      	lsls	r6, r6, #31
 8008a64:	d426      	bmi.n	8008ab4 <_realloc_r+0xbc>
 8008a66:	f027 0a03 	bic.w	sl, r7, #3
 8008a6a:	4281      	cmp	r1, r0
 8008a6c:	eb05 070a 	add.w	r7, r5, sl
 8008a70:	d118      	bne.n	8008aa4 <_realloc_r+0xac>
 8008a72:	f108 0610 	add.w	r6, r8, #16
 8008a76:	42b7      	cmp	r7, r6
 8008a78:	db1f      	blt.n	8008aba <_realloc_r+0xc2>
 8008a7a:	eb0b 0008 	add.w	r0, fp, r8
 8008a7e:	ebc8 0707 	rsb	r7, r8, r7
 8008a82:	f047 0701 	orr.w	r7, r7, #1
 8008a86:	6098      	str	r0, [r3, #8]
 8008a88:	6047      	str	r7, [r0, #4]
 8008a8a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008a8e:	f003 0301 	and.w	r3, r3, #1
 8008a92:	ea43 0308 	orr.w	r3, r3, r8
 8008a96:	4648      	mov	r0, r9
 8008a98:	f844 3c04 	str.w	r3, [r4, #-4]
 8008a9c:	f7ff fcd5 	bl	800844a <__malloc_unlock>
 8008aa0:	4620      	mov	r0, r4
 8008aa2:	e14e      	b.n	8008d42 <_realloc_r+0x34a>
 8008aa4:	45b8      	cmp	r8, r7
 8008aa6:	dc08      	bgt.n	8008aba <_realloc_r+0xc2>
 8008aa8:	68cb      	ldr	r3, [r1, #12]
 8008aaa:	688a      	ldr	r2, [r1, #8]
 8008aac:	463d      	mov	r5, r7
 8008aae:	60d3      	str	r3, [r2, #12]
 8008ab0:	609a      	str	r2, [r3, #8]
 8008ab2:	e11b      	b.n	8008cec <_realloc_r+0x2f4>
 8008ab4:	f04f 0a00 	mov.w	sl, #0
 8008ab8:	4651      	mov	r1, sl
 8008aba:	f01e 0f01 	tst.w	lr, #1
 8008abe:	f040 80c3 	bne.w	8008c48 <_realloc_r+0x250>
 8008ac2:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8008ac6:	ebc7 070b 	rsb	r7, r7, fp
 8008aca:	687e      	ldr	r6, [r7, #4]
 8008acc:	f026 0603 	bic.w	r6, r6, #3
 8008ad0:	442e      	add	r6, r5
 8008ad2:	2900      	cmp	r1, #0
 8008ad4:	f000 8083 	beq.w	8008bde <_realloc_r+0x1e6>
 8008ad8:	4281      	cmp	r1, r0
 8008ada:	44b2      	add	sl, r6
 8008adc:	d147      	bne.n	8008b6e <_realloc_r+0x176>
 8008ade:	f108 0110 	add.w	r1, r8, #16
 8008ae2:	458a      	cmp	sl, r1
 8008ae4:	db7b      	blt.n	8008bde <_realloc_r+0x1e6>
 8008ae6:	463e      	mov	r6, r7
 8008ae8:	68fa      	ldr	r2, [r7, #12]
 8008aea:	f856 1f08 	ldr.w	r1, [r6, #8]!
 8008aee:	60ca      	str	r2, [r1, #12]
 8008af0:	6091      	str	r1, [r2, #8]
 8008af2:	1f2a      	subs	r2, r5, #4
 8008af4:	2a24      	cmp	r2, #36	; 0x24
 8008af6:	d825      	bhi.n	8008b44 <_realloc_r+0x14c>
 8008af8:	2a13      	cmp	r2, #19
 8008afa:	d91b      	bls.n	8008b34 <_realloc_r+0x13c>
 8008afc:	6821      	ldr	r1, [r4, #0]
 8008afe:	60b9      	str	r1, [r7, #8]
 8008b00:	6861      	ldr	r1, [r4, #4]
 8008b02:	60f9      	str	r1, [r7, #12]
 8008b04:	2a1b      	cmp	r2, #27
 8008b06:	d803      	bhi.n	8008b10 <_realloc_r+0x118>
 8008b08:	f107 0210 	add.w	r2, r7, #16
 8008b0c:	3408      	adds	r4, #8
 8008b0e:	e012      	b.n	8008b36 <_realloc_r+0x13e>
 8008b10:	68a1      	ldr	r1, [r4, #8]
 8008b12:	6139      	str	r1, [r7, #16]
 8008b14:	68e1      	ldr	r1, [r4, #12]
 8008b16:	6179      	str	r1, [r7, #20]
 8008b18:	2a24      	cmp	r2, #36	; 0x24
 8008b1a:	bf01      	itttt	eq
 8008b1c:	6922      	ldreq	r2, [r4, #16]
 8008b1e:	61ba      	streq	r2, [r7, #24]
 8008b20:	6961      	ldreq	r1, [r4, #20]
 8008b22:	61f9      	streq	r1, [r7, #28]
 8008b24:	bf19      	ittee	ne
 8008b26:	f107 0218 	addne.w	r2, r7, #24
 8008b2a:	3410      	addne	r4, #16
 8008b2c:	f107 0220 	addeq.w	r2, r7, #32
 8008b30:	3418      	addeq	r4, #24
 8008b32:	e000      	b.n	8008b36 <_realloc_r+0x13e>
 8008b34:	4632      	mov	r2, r6
 8008b36:	6821      	ldr	r1, [r4, #0]
 8008b38:	6011      	str	r1, [r2, #0]
 8008b3a:	6861      	ldr	r1, [r4, #4]
 8008b3c:	6051      	str	r1, [r2, #4]
 8008b3e:	68a1      	ldr	r1, [r4, #8]
 8008b40:	6091      	str	r1, [r2, #8]
 8008b42:	e005      	b.n	8008b50 <_realloc_r+0x158>
 8008b44:	4621      	mov	r1, r4
 8008b46:	4630      	mov	r0, r6
 8008b48:	9301      	str	r3, [sp, #4]
 8008b4a:	f7ff fc5a 	bl	8008402 <memmove>
 8008b4e:	9b01      	ldr	r3, [sp, #4]
 8008b50:	eb07 0208 	add.w	r2, r7, r8
 8008b54:	ebc8 0a0a 	rsb	sl, r8, sl
 8008b58:	609a      	str	r2, [r3, #8]
 8008b5a:	f04a 0301 	orr.w	r3, sl, #1
 8008b5e:	6053      	str	r3, [r2, #4]
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f003 0301 	and.w	r3, r3, #1
 8008b66:	ea43 0308 	orr.w	r3, r3, r8
 8008b6a:	607b      	str	r3, [r7, #4]
 8008b6c:	e0b6      	b.n	8008cdc <_realloc_r+0x2e4>
 8008b6e:	45d0      	cmp	r8, sl
 8008b70:	dc35      	bgt.n	8008bde <_realloc_r+0x1e6>
 8008b72:	68cb      	ldr	r3, [r1, #12]
 8008b74:	688a      	ldr	r2, [r1, #8]
 8008b76:	4638      	mov	r0, r7
 8008b78:	60d3      	str	r3, [r2, #12]
 8008b7a:	609a      	str	r2, [r3, #8]
 8008b7c:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	60d3      	str	r3, [r2, #12]
 8008b84:	609a      	str	r2, [r3, #8]
 8008b86:	1f2a      	subs	r2, r5, #4
 8008b88:	2a24      	cmp	r2, #36	; 0x24
 8008b8a:	d823      	bhi.n	8008bd4 <_realloc_r+0x1dc>
 8008b8c:	2a13      	cmp	r2, #19
 8008b8e:	d91a      	bls.n	8008bc6 <_realloc_r+0x1ce>
 8008b90:	6823      	ldr	r3, [r4, #0]
 8008b92:	60bb      	str	r3, [r7, #8]
 8008b94:	6863      	ldr	r3, [r4, #4]
 8008b96:	60fb      	str	r3, [r7, #12]
 8008b98:	2a1b      	cmp	r2, #27
 8008b9a:	d803      	bhi.n	8008ba4 <_realloc_r+0x1ac>
 8008b9c:	f107 0010 	add.w	r0, r7, #16
 8008ba0:	3408      	adds	r4, #8
 8008ba2:	e010      	b.n	8008bc6 <_realloc_r+0x1ce>
 8008ba4:	68a3      	ldr	r3, [r4, #8]
 8008ba6:	613b      	str	r3, [r7, #16]
 8008ba8:	68e3      	ldr	r3, [r4, #12]
 8008baa:	617b      	str	r3, [r7, #20]
 8008bac:	2a24      	cmp	r2, #36	; 0x24
 8008bae:	bf01      	itttt	eq
 8008bb0:	6923      	ldreq	r3, [r4, #16]
 8008bb2:	61bb      	streq	r3, [r7, #24]
 8008bb4:	6963      	ldreq	r3, [r4, #20]
 8008bb6:	61fb      	streq	r3, [r7, #28]
 8008bb8:	bf19      	ittee	ne
 8008bba:	f107 0018 	addne.w	r0, r7, #24
 8008bbe:	3410      	addne	r4, #16
 8008bc0:	f107 0020 	addeq.w	r0, r7, #32
 8008bc4:	3418      	addeq	r4, #24
 8008bc6:	6823      	ldr	r3, [r4, #0]
 8008bc8:	6003      	str	r3, [r0, #0]
 8008bca:	6863      	ldr	r3, [r4, #4]
 8008bcc:	6043      	str	r3, [r0, #4]
 8008bce:	68a3      	ldr	r3, [r4, #8]
 8008bd0:	6083      	str	r3, [r0, #8]
 8008bd2:	e002      	b.n	8008bda <_realloc_r+0x1e2>
 8008bd4:	4621      	mov	r1, r4
 8008bd6:	f7ff fc14 	bl	8008402 <memmove>
 8008bda:	4655      	mov	r5, sl
 8008bdc:	e02e      	b.n	8008c3c <_realloc_r+0x244>
 8008bde:	45b0      	cmp	r8, r6
 8008be0:	dc32      	bgt.n	8008c48 <_realloc_r+0x250>
 8008be2:	4638      	mov	r0, r7
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8008bea:	60d3      	str	r3, [r2, #12]
 8008bec:	609a      	str	r2, [r3, #8]
 8008bee:	1f2a      	subs	r2, r5, #4
 8008bf0:	2a24      	cmp	r2, #36	; 0x24
 8008bf2:	d825      	bhi.n	8008c40 <_realloc_r+0x248>
 8008bf4:	2a13      	cmp	r2, #19
 8008bf6:	d91a      	bls.n	8008c2e <_realloc_r+0x236>
 8008bf8:	6823      	ldr	r3, [r4, #0]
 8008bfa:	60bb      	str	r3, [r7, #8]
 8008bfc:	6863      	ldr	r3, [r4, #4]
 8008bfe:	60fb      	str	r3, [r7, #12]
 8008c00:	2a1b      	cmp	r2, #27
 8008c02:	d803      	bhi.n	8008c0c <_realloc_r+0x214>
 8008c04:	f107 0010 	add.w	r0, r7, #16
 8008c08:	3408      	adds	r4, #8
 8008c0a:	e010      	b.n	8008c2e <_realloc_r+0x236>
 8008c0c:	68a3      	ldr	r3, [r4, #8]
 8008c0e:	613b      	str	r3, [r7, #16]
 8008c10:	68e3      	ldr	r3, [r4, #12]
 8008c12:	617b      	str	r3, [r7, #20]
 8008c14:	2a24      	cmp	r2, #36	; 0x24
 8008c16:	bf01      	itttt	eq
 8008c18:	6923      	ldreq	r3, [r4, #16]
 8008c1a:	61bb      	streq	r3, [r7, #24]
 8008c1c:	6963      	ldreq	r3, [r4, #20]
 8008c1e:	61fb      	streq	r3, [r7, #28]
 8008c20:	bf19      	ittee	ne
 8008c22:	f107 0018 	addne.w	r0, r7, #24
 8008c26:	3410      	addne	r4, #16
 8008c28:	f107 0020 	addeq.w	r0, r7, #32
 8008c2c:	3418      	addeq	r4, #24
 8008c2e:	6823      	ldr	r3, [r4, #0]
 8008c30:	6003      	str	r3, [r0, #0]
 8008c32:	6863      	ldr	r3, [r4, #4]
 8008c34:	6043      	str	r3, [r0, #4]
 8008c36:	68a3      	ldr	r3, [r4, #8]
 8008c38:	6083      	str	r3, [r0, #8]
 8008c3a:	4635      	mov	r5, r6
 8008c3c:	46bb      	mov	fp, r7
 8008c3e:	e055      	b.n	8008cec <_realloc_r+0x2f4>
 8008c40:	4621      	mov	r1, r4
 8008c42:	f7ff fbde 	bl	8008402 <memmove>
 8008c46:	e7f8      	b.n	8008c3a <_realloc_r+0x242>
 8008c48:	4611      	mov	r1, r2
 8008c4a:	4648      	mov	r0, r9
 8008c4c:	f7ff f9ae 	bl	8007fac <_malloc_r>
 8008c50:	4606      	mov	r6, r0
 8008c52:	2800      	cmp	r0, #0
 8008c54:	d042      	beq.n	8008cdc <_realloc_r+0x2e4>
 8008c56:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008c5a:	f023 0301 	bic.w	r3, r3, #1
 8008c5e:	f1a0 0208 	sub.w	r2, r0, #8
 8008c62:	445b      	add	r3, fp
 8008c64:	429a      	cmp	r2, r3
 8008c66:	d105      	bne.n	8008c74 <_realloc_r+0x27c>
 8008c68:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8008c6c:	f023 0303 	bic.w	r3, r3, #3
 8008c70:	441d      	add	r5, r3
 8008c72:	e03b      	b.n	8008cec <_realloc_r+0x2f4>
 8008c74:	1f2a      	subs	r2, r5, #4
 8008c76:	2a24      	cmp	r2, #36	; 0x24
 8008c78:	d829      	bhi.n	8008cce <_realloc_r+0x2d6>
 8008c7a:	2a13      	cmp	r2, #19
 8008c7c:	d91e      	bls.n	8008cbc <_realloc_r+0x2c4>
 8008c7e:	6823      	ldr	r3, [r4, #0]
 8008c80:	6003      	str	r3, [r0, #0]
 8008c82:	6863      	ldr	r3, [r4, #4]
 8008c84:	6043      	str	r3, [r0, #4]
 8008c86:	2a1b      	cmp	r2, #27
 8008c88:	d804      	bhi.n	8008c94 <_realloc_r+0x29c>
 8008c8a:	f100 0308 	add.w	r3, r0, #8
 8008c8e:	f104 0208 	add.w	r2, r4, #8
 8008c92:	e015      	b.n	8008cc0 <_realloc_r+0x2c8>
 8008c94:	68a3      	ldr	r3, [r4, #8]
 8008c96:	6083      	str	r3, [r0, #8]
 8008c98:	68e3      	ldr	r3, [r4, #12]
 8008c9a:	60c3      	str	r3, [r0, #12]
 8008c9c:	2a24      	cmp	r2, #36	; 0x24
 8008c9e:	bf01      	itttt	eq
 8008ca0:	6923      	ldreq	r3, [r4, #16]
 8008ca2:	6103      	streq	r3, [r0, #16]
 8008ca4:	6961      	ldreq	r1, [r4, #20]
 8008ca6:	6141      	streq	r1, [r0, #20]
 8008ca8:	bf19      	ittee	ne
 8008caa:	f100 0310 	addne.w	r3, r0, #16
 8008cae:	f104 0210 	addne.w	r2, r4, #16
 8008cb2:	f100 0318 	addeq.w	r3, r0, #24
 8008cb6:	f104 0218 	addeq.w	r2, r4, #24
 8008cba:	e001      	b.n	8008cc0 <_realloc_r+0x2c8>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	4622      	mov	r2, r4
 8008cc0:	6811      	ldr	r1, [r2, #0]
 8008cc2:	6019      	str	r1, [r3, #0]
 8008cc4:	6851      	ldr	r1, [r2, #4]
 8008cc6:	6059      	str	r1, [r3, #4]
 8008cc8:	6892      	ldr	r2, [r2, #8]
 8008cca:	609a      	str	r2, [r3, #8]
 8008ccc:	e002      	b.n	8008cd4 <_realloc_r+0x2dc>
 8008cce:	4621      	mov	r1, r4
 8008cd0:	f7ff fb97 	bl	8008402 <memmove>
 8008cd4:	4621      	mov	r1, r4
 8008cd6:	4648      	mov	r0, r9
 8008cd8:	f7fe fec4 	bl	8007a64 <_free_r>
 8008cdc:	4648      	mov	r0, r9
 8008cde:	f7ff fbb4 	bl	800844a <__malloc_unlock>
 8008ce2:	4630      	mov	r0, r6
 8008ce4:	e02d      	b.n	8008d42 <_realloc_r+0x34a>
 8008ce6:	bf00      	nop
 8008ce8:	20000164 	.word	0x20000164
 8008cec:	ebc8 0205 	rsb	r2, r8, r5
 8008cf0:	2a0f      	cmp	r2, #15
 8008cf2:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008cf6:	d914      	bls.n	8008d22 <_realloc_r+0x32a>
 8008cf8:	f003 0301 	and.w	r3, r3, #1
 8008cfc:	eb0b 0108 	add.w	r1, fp, r8
 8008d00:	ea43 0308 	orr.w	r3, r3, r8
 8008d04:	f8cb 3004 	str.w	r3, [fp, #4]
 8008d08:	f042 0301 	orr.w	r3, r2, #1
 8008d0c:	440a      	add	r2, r1
 8008d0e:	604b      	str	r3, [r1, #4]
 8008d10:	6853      	ldr	r3, [r2, #4]
 8008d12:	f043 0301 	orr.w	r3, r3, #1
 8008d16:	6053      	str	r3, [r2, #4]
 8008d18:	3108      	adds	r1, #8
 8008d1a:	4648      	mov	r0, r9
 8008d1c:	f7fe fea2 	bl	8007a64 <_free_r>
 8008d20:	e00a      	b.n	8008d38 <_realloc_r+0x340>
 8008d22:	f003 0301 	and.w	r3, r3, #1
 8008d26:	432b      	orrs	r3, r5
 8008d28:	eb0b 0205 	add.w	r2, fp, r5
 8008d2c:	f8cb 3004 	str.w	r3, [fp, #4]
 8008d30:	6853      	ldr	r3, [r2, #4]
 8008d32:	f043 0301 	orr.w	r3, r3, #1
 8008d36:	6053      	str	r3, [r2, #4]
 8008d38:	4648      	mov	r0, r9
 8008d3a:	f7ff fb86 	bl	800844a <__malloc_unlock>
 8008d3e:	f10b 0008 	add.w	r0, fp, #8
 8008d42:	b003      	add	sp, #12
 8008d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008d48 <_sbrk_r>:
 8008d48:	b538      	push	{r3, r4, r5, lr}
 8008d4a:	4c06      	ldr	r4, [pc, #24]	; (8008d64 <_sbrk_r+0x1c>)
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	4605      	mov	r5, r0
 8008d50:	4608      	mov	r0, r1
 8008d52:	6023      	str	r3, [r4, #0]
 8008d54:	f000 fa6e 	bl	8009234 <_sbrk>
 8008d58:	1c43      	adds	r3, r0, #1
 8008d5a:	d102      	bne.n	8008d62 <_sbrk_r+0x1a>
 8008d5c:	6823      	ldr	r3, [r4, #0]
 8008d5e:	b103      	cbz	r3, 8008d62 <_sbrk_r+0x1a>
 8008d60:	602b      	str	r3, [r5, #0]
 8008d62:	bd38      	pop	{r3, r4, r5, pc}
 8008d64:	20000720 	.word	0x20000720

08008d68 <__sread>:
 8008d68:	b510      	push	{r4, lr}
 8008d6a:	460c      	mov	r4, r1
 8008d6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d70:	f000 f996 	bl	80090a0 <_read_r>
 8008d74:	2800      	cmp	r0, #0
 8008d76:	bfab      	itete	ge
 8008d78:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008d7a:	89a3      	ldrhlt	r3, [r4, #12]
 8008d7c:	181b      	addge	r3, r3, r0
 8008d7e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008d82:	bfac      	ite	ge
 8008d84:	6563      	strge	r3, [r4, #84]	; 0x54
 8008d86:	81a3      	strhlt	r3, [r4, #12]
 8008d88:	bd10      	pop	{r4, pc}

08008d8a <__swrite>:
 8008d8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d8e:	461f      	mov	r7, r3
 8008d90:	898b      	ldrh	r3, [r1, #12]
 8008d92:	05db      	lsls	r3, r3, #23
 8008d94:	4605      	mov	r5, r0
 8008d96:	460c      	mov	r4, r1
 8008d98:	4616      	mov	r6, r2
 8008d9a:	d505      	bpl.n	8008da8 <__swrite+0x1e>
 8008d9c:	2302      	movs	r3, #2
 8008d9e:	2200      	movs	r2, #0
 8008da0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008da4:	f000 f96a 	bl	800907c <_lseek_r>
 8008da8:	89a3      	ldrh	r3, [r4, #12]
 8008daa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008dae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008db2:	81a3      	strh	r3, [r4, #12]
 8008db4:	4632      	mov	r2, r6
 8008db6:	463b      	mov	r3, r7
 8008db8:	4628      	mov	r0, r5
 8008dba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008dbe:	f000 b849 	b.w	8008e54 <_write_r>

08008dc2 <__sseek>:
 8008dc2:	b510      	push	{r4, lr}
 8008dc4:	460c      	mov	r4, r1
 8008dc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dca:	f000 f957 	bl	800907c <_lseek_r>
 8008dce:	1c43      	adds	r3, r0, #1
 8008dd0:	89a3      	ldrh	r3, [r4, #12]
 8008dd2:	bf15      	itete	ne
 8008dd4:	6560      	strne	r0, [r4, #84]	; 0x54
 8008dd6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008dda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008dde:	81a3      	strheq	r3, [r4, #12]
 8008de0:	bf18      	it	ne
 8008de2:	81a3      	strhne	r3, [r4, #12]
 8008de4:	bd10      	pop	{r4, pc}

08008de6 <__sclose>:
 8008de6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dea:	f000 b873 	b.w	8008ed4 <_close_r>

08008dee <__sprint_r>:
 8008dee:	6893      	ldr	r3, [r2, #8]
 8008df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008df4:	4680      	mov	r8, r0
 8008df6:	460f      	mov	r7, r1
 8008df8:	4614      	mov	r4, r2
 8008dfa:	b91b      	cbnz	r3, 8008e04 <__sprint_r+0x16>
 8008dfc:	6053      	str	r3, [r2, #4]
 8008dfe:	4618      	mov	r0, r3
 8008e00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e04:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8008e06:	049d      	lsls	r5, r3, #18
 8008e08:	d51c      	bpl.n	8008e44 <__sprint_r+0x56>
 8008e0a:	6815      	ldr	r5, [r2, #0]
 8008e0c:	68a0      	ldr	r0, [r4, #8]
 8008e0e:	3508      	adds	r5, #8
 8008e10:	b1d0      	cbz	r0, 8008e48 <__sprint_r+0x5a>
 8008e12:	f855 6c04 	ldr.w	r6, [r5, #-4]
 8008e16:	f855 ac08 	ldr.w	sl, [r5, #-8]
 8008e1a:	08b6      	lsrs	r6, r6, #2
 8008e1c:	f04f 0900 	mov.w	r9, #0
 8008e20:	454e      	cmp	r6, r9
 8008e22:	dd0a      	ble.n	8008e3a <__sprint_r+0x4c>
 8008e24:	463a      	mov	r2, r7
 8008e26:	f85a 1029 	ldr.w	r1, [sl, r9, lsl #2]
 8008e2a:	4640      	mov	r0, r8
 8008e2c:	f000 f8f3 	bl	8009016 <_fputwc_r>
 8008e30:	1c43      	adds	r3, r0, #1
 8008e32:	d009      	beq.n	8008e48 <__sprint_r+0x5a>
 8008e34:	f109 0901 	add.w	r9, r9, #1
 8008e38:	e7f2      	b.n	8008e20 <__sprint_r+0x32>
 8008e3a:	68a3      	ldr	r3, [r4, #8]
 8008e3c:	eba3 0686 	sub.w	r6, r3, r6, lsl #2
 8008e40:	60a6      	str	r6, [r4, #8]
 8008e42:	e7e3      	b.n	8008e0c <__sprint_r+0x1e>
 8008e44:	f7fe fecc 	bl	8007be0 <__sfvwrite_r>
 8008e48:	2300      	movs	r3, #0
 8008e4a:	60a3      	str	r3, [r4, #8]
 8008e4c:	6063      	str	r3, [r4, #4]
 8008e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08008e54 <_write_r>:
 8008e54:	b538      	push	{r3, r4, r5, lr}
 8008e56:	4c07      	ldr	r4, [pc, #28]	; (8008e74 <_write_r+0x20>)
 8008e58:	4605      	mov	r5, r0
 8008e5a:	4608      	mov	r0, r1
 8008e5c:	4611      	mov	r1, r2
 8008e5e:	2200      	movs	r2, #0
 8008e60:	6022      	str	r2, [r4, #0]
 8008e62:	461a      	mov	r2, r3
 8008e64:	f7fb fe94 	bl	8004b90 <_write>
 8008e68:	1c43      	adds	r3, r0, #1
 8008e6a:	d102      	bne.n	8008e72 <_write_r+0x1e>
 8008e6c:	6823      	ldr	r3, [r4, #0]
 8008e6e:	b103      	cbz	r3, 8008e72 <_write_r+0x1e>
 8008e70:	602b      	str	r3, [r5, #0]
 8008e72:	bd38      	pop	{r3, r4, r5, pc}
 8008e74:	20000720 	.word	0x20000720

08008e78 <_calloc_r>:
 8008e78:	b510      	push	{r4, lr}
 8008e7a:	4351      	muls	r1, r2
 8008e7c:	f7ff f896 	bl	8007fac <_malloc_r>
 8008e80:	4604      	mov	r4, r0
 8008e82:	b320      	cbz	r0, 8008ece <_calloc_r+0x56>
 8008e84:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008e88:	f022 0203 	bic.w	r2, r2, #3
 8008e8c:	3a04      	subs	r2, #4
 8008e8e:	2a24      	cmp	r2, #36	; 0x24
 8008e90:	d81a      	bhi.n	8008ec8 <_calloc_r+0x50>
 8008e92:	2a13      	cmp	r2, #19
 8008e94:	d912      	bls.n	8008ebc <_calloc_r+0x44>
 8008e96:	2100      	movs	r1, #0
 8008e98:	2a1b      	cmp	r2, #27
 8008e9a:	6001      	str	r1, [r0, #0]
 8008e9c:	6041      	str	r1, [r0, #4]
 8008e9e:	d802      	bhi.n	8008ea6 <_calloc_r+0x2e>
 8008ea0:	f100 0308 	add.w	r3, r0, #8
 8008ea4:	e00b      	b.n	8008ebe <_calloc_r+0x46>
 8008ea6:	2a24      	cmp	r2, #36	; 0x24
 8008ea8:	6081      	str	r1, [r0, #8]
 8008eaa:	60c1      	str	r1, [r0, #12]
 8008eac:	bf11      	iteee	ne
 8008eae:	f100 0310 	addne.w	r3, r0, #16
 8008eb2:	6101      	streq	r1, [r0, #16]
 8008eb4:	f100 0318 	addeq.w	r3, r0, #24
 8008eb8:	6141      	streq	r1, [r0, #20]
 8008eba:	e000      	b.n	8008ebe <_calloc_r+0x46>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	601a      	str	r2, [r3, #0]
 8008ec2:	605a      	str	r2, [r3, #4]
 8008ec4:	609a      	str	r2, [r3, #8]
 8008ec6:	e002      	b.n	8008ece <_calloc_r+0x56>
 8008ec8:	2100      	movs	r1, #0
 8008eca:	f7ff fab5 	bl	8008438 <memset>
 8008ece:	4620      	mov	r0, r4
 8008ed0:	bd10      	pop	{r4, pc}
	...

08008ed4 <_close_r>:
 8008ed4:	b538      	push	{r3, r4, r5, lr}
 8008ed6:	4c06      	ldr	r4, [pc, #24]	; (8008ef0 <_close_r+0x1c>)
 8008ed8:	2300      	movs	r3, #0
 8008eda:	4605      	mov	r5, r0
 8008edc:	4608      	mov	r0, r1
 8008ede:	6023      	str	r3, [r4, #0]
 8008ee0:	f000 f980 	bl	80091e4 <_close>
 8008ee4:	1c43      	adds	r3, r0, #1
 8008ee6:	d102      	bne.n	8008eee <_close_r+0x1a>
 8008ee8:	6823      	ldr	r3, [r4, #0]
 8008eea:	b103      	cbz	r3, 8008eee <_close_r+0x1a>
 8008eec:	602b      	str	r3, [r5, #0]
 8008eee:	bd38      	pop	{r3, r4, r5, pc}
 8008ef0:	20000720 	.word	0x20000720

08008ef4 <_fclose_r>:
 8008ef4:	b570      	push	{r4, r5, r6, lr}
 8008ef6:	4605      	mov	r5, r0
 8008ef8:	460c      	mov	r4, r1
 8008efa:	b909      	cbnz	r1, 8008f00 <_fclose_r+0xc>
 8008efc:	2000      	movs	r0, #0
 8008efe:	bd70      	pop	{r4, r5, r6, pc}
 8008f00:	b118      	cbz	r0, 8008f0a <_fclose_r+0x16>
 8008f02:	6983      	ldr	r3, [r0, #24]
 8008f04:	b90b      	cbnz	r3, 8008f0a <_fclose_r+0x16>
 8008f06:	f7fe fce5 	bl	80078d4 <__sinit>
 8008f0a:	4b20      	ldr	r3, [pc, #128]	; (8008f8c <_fclose_r+0x98>)
 8008f0c:	429c      	cmp	r4, r3
 8008f0e:	d101      	bne.n	8008f14 <_fclose_r+0x20>
 8008f10:	686c      	ldr	r4, [r5, #4]
 8008f12:	e008      	b.n	8008f26 <_fclose_r+0x32>
 8008f14:	4b1e      	ldr	r3, [pc, #120]	; (8008f90 <_fclose_r+0x9c>)
 8008f16:	429c      	cmp	r4, r3
 8008f18:	d101      	bne.n	8008f1e <_fclose_r+0x2a>
 8008f1a:	68ac      	ldr	r4, [r5, #8]
 8008f1c:	e003      	b.n	8008f26 <_fclose_r+0x32>
 8008f1e:	4b1d      	ldr	r3, [pc, #116]	; (8008f94 <_fclose_r+0xa0>)
 8008f20:	429c      	cmp	r4, r3
 8008f22:	bf08      	it	eq
 8008f24:	68ec      	ldreq	r4, [r5, #12]
 8008f26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d0e6      	beq.n	8008efc <_fclose_r+0x8>
 8008f2e:	4621      	mov	r1, r4
 8008f30:	4628      	mov	r0, r5
 8008f32:	f7fe fbd5 	bl	80076e0 <__sflush_r>
 8008f36:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008f38:	4606      	mov	r6, r0
 8008f3a:	b133      	cbz	r3, 8008f4a <_fclose_r+0x56>
 8008f3c:	6a21      	ldr	r1, [r4, #32]
 8008f3e:	4628      	mov	r0, r5
 8008f40:	4798      	blx	r3
 8008f42:	2800      	cmp	r0, #0
 8008f44:	bfb8      	it	lt
 8008f46:	f04f 36ff 	movlt.w	r6, #4294967295
 8008f4a:	89a3      	ldrh	r3, [r4, #12]
 8008f4c:	061b      	lsls	r3, r3, #24
 8008f4e:	d503      	bpl.n	8008f58 <_fclose_r+0x64>
 8008f50:	6921      	ldr	r1, [r4, #16]
 8008f52:	4628      	mov	r0, r5
 8008f54:	f7fe fd86 	bl	8007a64 <_free_r>
 8008f58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f5a:	b141      	cbz	r1, 8008f6e <_fclose_r+0x7a>
 8008f5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f60:	4299      	cmp	r1, r3
 8008f62:	d002      	beq.n	8008f6a <_fclose_r+0x76>
 8008f64:	4628      	mov	r0, r5
 8008f66:	f7fe fd7d 	bl	8007a64 <_free_r>
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	6363      	str	r3, [r4, #52]	; 0x34
 8008f6e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008f70:	b121      	cbz	r1, 8008f7c <_fclose_r+0x88>
 8008f72:	4628      	mov	r0, r5
 8008f74:	f7fe fd76 	bl	8007a64 <_free_r>
 8008f78:	2300      	movs	r3, #0
 8008f7a:	64a3      	str	r3, [r4, #72]	; 0x48
 8008f7c:	f7fe fd1a 	bl	80079b4 <__sfp_lock_acquire>
 8008f80:	2300      	movs	r3, #0
 8008f82:	81a3      	strh	r3, [r4, #12]
 8008f84:	f7fe fd17 	bl	80079b6 <__sfp_lock_release>
 8008f88:	4630      	mov	r0, r6
 8008f8a:	bd70      	pop	{r4, r5, r6, pc}
 8008f8c:	080093f0 	.word	0x080093f0
 8008f90:	08009410 	.word	0x08009410
 8008f94:	08009430 	.word	0x08009430

08008f98 <__fputwc>:
 8008f98:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008f9c:	4680      	mov	r8, r0
 8008f9e:	460e      	mov	r6, r1
 8008fa0:	4614      	mov	r4, r2
 8008fa2:	f7fe ff89 	bl	8007eb8 <__locale_mb_cur_max>
 8008fa6:	2801      	cmp	r0, #1
 8008fa8:	d106      	bne.n	8008fb8 <__fputwc+0x20>
 8008faa:	1e73      	subs	r3, r6, #1
 8008fac:	2bfe      	cmp	r3, #254	; 0xfe
 8008fae:	d803      	bhi.n	8008fb8 <__fputwc+0x20>
 8008fb0:	f88d 6004 	strb.w	r6, [sp, #4]
 8008fb4:	4605      	mov	r5, r0
 8008fb6:	e00e      	b.n	8008fd6 <__fputwc+0x3e>
 8008fb8:	4632      	mov	r2, r6
 8008fba:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8008fbe:	a901      	add	r1, sp, #4
 8008fc0:	4640      	mov	r0, r8
 8008fc2:	f000 f8dd 	bl	8009180 <_wcrtomb_r>
 8008fc6:	1c42      	adds	r2, r0, #1
 8008fc8:	4605      	mov	r5, r0
 8008fca:	d104      	bne.n	8008fd6 <__fputwc+0x3e>
 8008fcc:	89a3      	ldrh	r3, [r4, #12]
 8008fce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fd2:	81a3      	strh	r3, [r4, #12]
 8008fd4:	e01c      	b.n	8009010 <__fputwc+0x78>
 8008fd6:	2700      	movs	r7, #0
 8008fd8:	42af      	cmp	r7, r5
 8008fda:	d018      	beq.n	800900e <__fputwc+0x76>
 8008fdc:	ab01      	add	r3, sp, #4
 8008fde:	5cf9      	ldrb	r1, [r7, r3]
 8008fe0:	68a3      	ldr	r3, [r4, #8]
 8008fe2:	3b01      	subs	r3, #1
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	60a3      	str	r3, [r4, #8]
 8008fe8:	da04      	bge.n	8008ff4 <__fputwc+0x5c>
 8008fea:	69a2      	ldr	r2, [r4, #24]
 8008fec:	4293      	cmp	r3, r2
 8008fee:	db06      	blt.n	8008ffe <__fputwc+0x66>
 8008ff0:	290a      	cmp	r1, #10
 8008ff2:	d004      	beq.n	8008ffe <__fputwc+0x66>
 8008ff4:	6823      	ldr	r3, [r4, #0]
 8008ff6:	1c5a      	adds	r2, r3, #1
 8008ff8:	6022      	str	r2, [r4, #0]
 8008ffa:	7019      	strb	r1, [r3, #0]
 8008ffc:	e005      	b.n	800900a <__fputwc+0x72>
 8008ffe:	4622      	mov	r2, r4
 8009000:	4640      	mov	r0, r8
 8009002:	f000 f85f 	bl	80090c4 <__swbuf_r>
 8009006:	1c43      	adds	r3, r0, #1
 8009008:	d002      	beq.n	8009010 <__fputwc+0x78>
 800900a:	3701      	adds	r7, #1
 800900c:	e7e4      	b.n	8008fd8 <__fputwc+0x40>
 800900e:	4630      	mov	r0, r6
 8009010:	b002      	add	sp, #8
 8009012:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009016 <_fputwc_r>:
 8009016:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 800901a:	b410      	push	{r4}
 800901c:	049c      	lsls	r4, r3, #18
 800901e:	d406      	bmi.n	800902e <_fputwc_r+0x18>
 8009020:	6e54      	ldr	r4, [r2, #100]	; 0x64
 8009022:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009026:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 800902a:	8193      	strh	r3, [r2, #12]
 800902c:	6654      	str	r4, [r2, #100]	; 0x64
 800902e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009032:	f7ff bfb1 	b.w	8008f98 <__fputwc>
	...

08009038 <_fstat_r>:
 8009038:	b538      	push	{r3, r4, r5, lr}
 800903a:	4c07      	ldr	r4, [pc, #28]	; (8009058 <_fstat_r+0x20>)
 800903c:	2300      	movs	r3, #0
 800903e:	4605      	mov	r5, r0
 8009040:	4608      	mov	r0, r1
 8009042:	4611      	mov	r1, r2
 8009044:	6023      	str	r3, [r4, #0]
 8009046:	f000 f8d5 	bl	80091f4 <_fstat>
 800904a:	1c43      	adds	r3, r0, #1
 800904c:	d102      	bne.n	8009054 <_fstat_r+0x1c>
 800904e:	6823      	ldr	r3, [r4, #0]
 8009050:	b103      	cbz	r3, 8009054 <_fstat_r+0x1c>
 8009052:	602b      	str	r3, [r5, #0]
 8009054:	bd38      	pop	{r3, r4, r5, pc}
 8009056:	bf00      	nop
 8009058:	20000720 	.word	0x20000720

0800905c <_isatty_r>:
 800905c:	b538      	push	{r3, r4, r5, lr}
 800905e:	4c06      	ldr	r4, [pc, #24]	; (8009078 <_isatty_r+0x1c>)
 8009060:	2300      	movs	r3, #0
 8009062:	4605      	mov	r5, r0
 8009064:	4608      	mov	r0, r1
 8009066:	6023      	str	r3, [r4, #0]
 8009068:	f000 f8cc 	bl	8009204 <_isatty>
 800906c:	1c43      	adds	r3, r0, #1
 800906e:	d102      	bne.n	8009076 <_isatty_r+0x1a>
 8009070:	6823      	ldr	r3, [r4, #0]
 8009072:	b103      	cbz	r3, 8009076 <_isatty_r+0x1a>
 8009074:	602b      	str	r3, [r5, #0]
 8009076:	bd38      	pop	{r3, r4, r5, pc}
 8009078:	20000720 	.word	0x20000720

0800907c <_lseek_r>:
 800907c:	b538      	push	{r3, r4, r5, lr}
 800907e:	4c07      	ldr	r4, [pc, #28]	; (800909c <_lseek_r+0x20>)
 8009080:	4605      	mov	r5, r0
 8009082:	4608      	mov	r0, r1
 8009084:	4611      	mov	r1, r2
 8009086:	2200      	movs	r2, #0
 8009088:	6022      	str	r2, [r4, #0]
 800908a:	461a      	mov	r2, r3
 800908c:	f000 f8c2 	bl	8009214 <_lseek>
 8009090:	1c43      	adds	r3, r0, #1
 8009092:	d102      	bne.n	800909a <_lseek_r+0x1e>
 8009094:	6823      	ldr	r3, [r4, #0]
 8009096:	b103      	cbz	r3, 800909a <_lseek_r+0x1e>
 8009098:	602b      	str	r3, [r5, #0]
 800909a:	bd38      	pop	{r3, r4, r5, pc}
 800909c:	20000720 	.word	0x20000720

080090a0 <_read_r>:
 80090a0:	b538      	push	{r3, r4, r5, lr}
 80090a2:	4c07      	ldr	r4, [pc, #28]	; (80090c0 <_read_r+0x20>)
 80090a4:	4605      	mov	r5, r0
 80090a6:	4608      	mov	r0, r1
 80090a8:	4611      	mov	r1, r2
 80090aa:	2200      	movs	r2, #0
 80090ac:	6022      	str	r2, [r4, #0]
 80090ae:	461a      	mov	r2, r3
 80090b0:	f000 f8b8 	bl	8009224 <_read>
 80090b4:	1c43      	adds	r3, r0, #1
 80090b6:	d102      	bne.n	80090be <_read_r+0x1e>
 80090b8:	6823      	ldr	r3, [r4, #0]
 80090ba:	b103      	cbz	r3, 80090be <_read_r+0x1e>
 80090bc:	602b      	str	r3, [r5, #0]
 80090be:	bd38      	pop	{r3, r4, r5, pc}
 80090c0:	20000720 	.word	0x20000720

080090c4 <__swbuf_r>:
 80090c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090c6:	460f      	mov	r7, r1
 80090c8:	4614      	mov	r4, r2
 80090ca:	4606      	mov	r6, r0
 80090cc:	b118      	cbz	r0, 80090d6 <__swbuf_r+0x12>
 80090ce:	6983      	ldr	r3, [r0, #24]
 80090d0:	b90b      	cbnz	r3, 80090d6 <__swbuf_r+0x12>
 80090d2:	f7fe fbff 	bl	80078d4 <__sinit>
 80090d6:	4b27      	ldr	r3, [pc, #156]	; (8009174 <__swbuf_r+0xb0>)
 80090d8:	429c      	cmp	r4, r3
 80090da:	d101      	bne.n	80090e0 <__swbuf_r+0x1c>
 80090dc:	6874      	ldr	r4, [r6, #4]
 80090de:	e008      	b.n	80090f2 <__swbuf_r+0x2e>
 80090e0:	4b25      	ldr	r3, [pc, #148]	; (8009178 <__swbuf_r+0xb4>)
 80090e2:	429c      	cmp	r4, r3
 80090e4:	d101      	bne.n	80090ea <__swbuf_r+0x26>
 80090e6:	68b4      	ldr	r4, [r6, #8]
 80090e8:	e003      	b.n	80090f2 <__swbuf_r+0x2e>
 80090ea:	4b24      	ldr	r3, [pc, #144]	; (800917c <__swbuf_r+0xb8>)
 80090ec:	429c      	cmp	r4, r3
 80090ee:	bf08      	it	eq
 80090f0:	68f4      	ldreq	r4, [r6, #12]
 80090f2:	69a3      	ldr	r3, [r4, #24]
 80090f4:	60a3      	str	r3, [r4, #8]
 80090f6:	89a3      	ldrh	r3, [r4, #12]
 80090f8:	0719      	lsls	r1, r3, #28
 80090fa:	d50e      	bpl.n	800911a <__swbuf_r+0x56>
 80090fc:	6923      	ldr	r3, [r4, #16]
 80090fe:	b163      	cbz	r3, 800911a <__swbuf_r+0x56>
 8009100:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009104:	049a      	lsls	r2, r3, #18
 8009106:	b2fd      	uxtb	r5, r7
 8009108:	d410      	bmi.n	800912c <__swbuf_r+0x68>
 800910a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800910e:	81a3      	strh	r3, [r4, #12]
 8009110:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009112:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009116:	6663      	str	r3, [r4, #100]	; 0x64
 8009118:	e008      	b.n	800912c <__swbuf_r+0x68>
 800911a:	4621      	mov	r1, r4
 800911c:	4630      	mov	r0, r6
 800911e:	f7fd fc3f 	bl	80069a0 <__swsetup_r>
 8009122:	2800      	cmp	r0, #0
 8009124:	d0ec      	beq.n	8009100 <__swbuf_r+0x3c>
 8009126:	f04f 30ff 	mov.w	r0, #4294967295
 800912a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800912c:	6823      	ldr	r3, [r4, #0]
 800912e:	6920      	ldr	r0, [r4, #16]
 8009130:	1a18      	subs	r0, r3, r0
 8009132:	6963      	ldr	r3, [r4, #20]
 8009134:	4298      	cmp	r0, r3
 8009136:	db05      	blt.n	8009144 <__swbuf_r+0x80>
 8009138:	4621      	mov	r1, r4
 800913a:	4630      	mov	r0, r6
 800913c:	f7fe fb60 	bl	8007800 <_fflush_r>
 8009140:	2800      	cmp	r0, #0
 8009142:	d1f0      	bne.n	8009126 <__swbuf_r+0x62>
 8009144:	68a3      	ldr	r3, [r4, #8]
 8009146:	3b01      	subs	r3, #1
 8009148:	60a3      	str	r3, [r4, #8]
 800914a:	6823      	ldr	r3, [r4, #0]
 800914c:	1c5a      	adds	r2, r3, #1
 800914e:	6022      	str	r2, [r4, #0]
 8009150:	701f      	strb	r7, [r3, #0]
 8009152:	6962      	ldr	r2, [r4, #20]
 8009154:	1c43      	adds	r3, r0, #1
 8009156:	4293      	cmp	r3, r2
 8009158:	d004      	beq.n	8009164 <__swbuf_r+0xa0>
 800915a:	89a3      	ldrh	r3, [r4, #12]
 800915c:	07db      	lsls	r3, r3, #31
 800915e:	d507      	bpl.n	8009170 <__swbuf_r+0xac>
 8009160:	2d0a      	cmp	r5, #10
 8009162:	d105      	bne.n	8009170 <__swbuf_r+0xac>
 8009164:	4621      	mov	r1, r4
 8009166:	4630      	mov	r0, r6
 8009168:	f7fe fb4a 	bl	8007800 <_fflush_r>
 800916c:	2800      	cmp	r0, #0
 800916e:	d1da      	bne.n	8009126 <__swbuf_r+0x62>
 8009170:	4628      	mov	r0, r5
 8009172:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009174:	080093f0 	.word	0x080093f0
 8009178:	08009410 	.word	0x08009410
 800917c:	08009430 	.word	0x08009430

08009180 <_wcrtomb_r>:
 8009180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009184:	461d      	mov	r5, r3
 8009186:	4b0f      	ldr	r3, [pc, #60]	; (80091c4 <_wcrtomb_r+0x44>)
 8009188:	b086      	sub	sp, #24
 800918a:	4604      	mov	r4, r0
 800918c:	4690      	mov	r8, r2
 800918e:	460e      	mov	r6, r1
 8009190:	681f      	ldr	r7, [r3, #0]
 8009192:	b931      	cbnz	r1, 80091a2 <_wcrtomb_r+0x22>
 8009194:	f7fe fe8c 	bl	8007eb0 <__locale_charset>
 8009198:	9500      	str	r5, [sp, #0]
 800919a:	4603      	mov	r3, r0
 800919c:	4632      	mov	r2, r6
 800919e:	a903      	add	r1, sp, #12
 80091a0:	e005      	b.n	80091ae <_wcrtomb_r+0x2e>
 80091a2:	f7fe fe85 	bl	8007eb0 <__locale_charset>
 80091a6:	9500      	str	r5, [sp, #0]
 80091a8:	4603      	mov	r3, r0
 80091aa:	4642      	mov	r2, r8
 80091ac:	4631      	mov	r1, r6
 80091ae:	4620      	mov	r0, r4
 80091b0:	47b8      	blx	r7
 80091b2:	1c43      	adds	r3, r0, #1
 80091b4:	bf01      	itttt	eq
 80091b6:	2300      	moveq	r3, #0
 80091b8:	602b      	streq	r3, [r5, #0]
 80091ba:	238a      	moveq	r3, #138	; 0x8a
 80091bc:	6023      	streq	r3, [r4, #0]
 80091be:	b006      	add	sp, #24
 80091c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091c4:	20000574 	.word	0x20000574

080091c8 <__ascii_wctomb>:
 80091c8:	b149      	cbz	r1, 80091de <__ascii_wctomb+0x16>
 80091ca:	2aff      	cmp	r2, #255	; 0xff
 80091cc:	bf85      	ittet	hi
 80091ce:	238a      	movhi	r3, #138	; 0x8a
 80091d0:	6003      	strhi	r3, [r0, #0]
 80091d2:	700a      	strbls	r2, [r1, #0]
 80091d4:	f04f 30ff 	movhi.w	r0, #4294967295
 80091d8:	bf98      	it	ls
 80091da:	2001      	movls	r0, #1
 80091dc:	4770      	bx	lr
 80091de:	4608      	mov	r0, r1
 80091e0:	4770      	bx	lr
	...

080091e4 <_close>:
 80091e4:	4b02      	ldr	r3, [pc, #8]	; (80091f0 <_close+0xc>)
 80091e6:	2258      	movs	r2, #88	; 0x58
 80091e8:	601a      	str	r2, [r3, #0]
 80091ea:	f04f 30ff 	mov.w	r0, #4294967295
 80091ee:	4770      	bx	lr
 80091f0:	20000720 	.word	0x20000720

080091f4 <_fstat>:
 80091f4:	4b02      	ldr	r3, [pc, #8]	; (8009200 <_fstat+0xc>)
 80091f6:	2258      	movs	r2, #88	; 0x58
 80091f8:	601a      	str	r2, [r3, #0]
 80091fa:	f04f 30ff 	mov.w	r0, #4294967295
 80091fe:	4770      	bx	lr
 8009200:	20000720 	.word	0x20000720

08009204 <_isatty>:
 8009204:	4b02      	ldr	r3, [pc, #8]	; (8009210 <_isatty+0xc>)
 8009206:	2258      	movs	r2, #88	; 0x58
 8009208:	601a      	str	r2, [r3, #0]
 800920a:	2000      	movs	r0, #0
 800920c:	4770      	bx	lr
 800920e:	bf00      	nop
 8009210:	20000720 	.word	0x20000720

08009214 <_lseek>:
 8009214:	4b02      	ldr	r3, [pc, #8]	; (8009220 <_lseek+0xc>)
 8009216:	2258      	movs	r2, #88	; 0x58
 8009218:	601a      	str	r2, [r3, #0]
 800921a:	f04f 30ff 	mov.w	r0, #4294967295
 800921e:	4770      	bx	lr
 8009220:	20000720 	.word	0x20000720

08009224 <_read>:
 8009224:	4b02      	ldr	r3, [pc, #8]	; (8009230 <_read+0xc>)
 8009226:	2258      	movs	r2, #88	; 0x58
 8009228:	601a      	str	r2, [r3, #0]
 800922a:	f04f 30ff 	mov.w	r0, #4294967295
 800922e:	4770      	bx	lr
 8009230:	20000720 	.word	0x20000720

08009234 <_sbrk>:
 8009234:	4b04      	ldr	r3, [pc, #16]	; (8009248 <_sbrk+0x14>)
 8009236:	6819      	ldr	r1, [r3, #0]
 8009238:	4602      	mov	r2, r0
 800923a:	b909      	cbnz	r1, 8009240 <_sbrk+0xc>
 800923c:	4903      	ldr	r1, [pc, #12]	; (800924c <_sbrk+0x18>)
 800923e:	6019      	str	r1, [r3, #0]
 8009240:	6818      	ldr	r0, [r3, #0]
 8009242:	4402      	add	r2, r0
 8009244:	601a      	str	r2, [r3, #0]
 8009246:	4770      	bx	lr
 8009248:	2000060c 	.word	0x2000060c
 800924c:	20000724 	.word	0x20000724

08009250 <_init>:
 8009250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009252:	bf00      	nop
 8009254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009256:	bc08      	pop	{r3}
 8009258:	469e      	mov	lr, r3
 800925a:	4770      	bx	lr

0800925c <_fini>:
 800925c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800925e:	bf00      	nop
 8009260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009262:	bc08      	pop	{r3}
 8009264:	469e      	mov	lr, r3
 8009266:	4770      	bx	lr
