<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::RegAllocBase Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1RegAllocBase.html">RegAllocBase</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="#pro-static-attribs">Static Protected Attributes</a> &#124;
<a href="classllvm_1_1RegAllocBase-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::RegAllocBase Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classllvm_1_1RegAllocBase.html" title="RegAllocBase provides the register allocation driver and interface that can be extended to add intere...">RegAllocBase</a> provides the register allocation driver and interface that can be extended to add interesting heuristics.  
 <a href="#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="RegAllocBase_8h_source.html">CodeGen/RegAllocBase.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::RegAllocBase:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1RegAllocBase__inherit__graph.png" border="0" usemap="#allvm_1_1RegAllocBase_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1RegAllocBase_inherit__map" id="allvm_1_1RegAllocBase_inherit__map">
<area shape="rect" title="RegAllocBase provides the register allocation driver and interface that can be extended to add intere..." alt="" coords="5,5,142,31"/>
<area shape="rect" href="classllvm_1_1RAGreedy.html" title=" " alt="" coords="16,79,131,105"/>
<area shape="poly" title=" " alt="" coords="76,46,76,79,71,79,71,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-attribs" name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:afbeaddcf447db994c372dfff591105ac" id="r_afbeaddcf447db994c372dfff591105ac"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afbeaddcf447db994c372dfff591105ac">VerifyEnabled</a> = false</td></tr>
<tr class="memdesc:afbeaddcf447db994c372dfff591105ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">VerifyEnabled - True when -verify-regalloc is given.  <br /></td></tr>
<tr class="separator:afbeaddcf447db994c372dfff591105ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-methods" name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a012fb04b333e4c8875594766fd9f076a" id="r_a012fb04b333e4c8875594766fd9f076a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a012fb04b333e4c8875594766fd9f076a">RegAllocBase</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a0ab9dba764b528b15e89f9c443b2e202">RegAllocFilterFunc</a> <a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>=nullptr)</td></tr>
<tr class="separator:a012fb04b333e4c8875594766fd9f076a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a942377d78de304f20a6037ae4edbe1" id="r_a2a942377d78de304f20a6037ae4edbe1"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a942377d78de304f20a6037ae4edbe1">~RegAllocBase</a> ()=default</td></tr>
<tr class="separator:a2a942377d78de304f20a6037ae4edbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9547b9bc56b02aad18e54488c8059b" id="r_a2e9547b9bc56b02aad18e54488c8059b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e9547b9bc56b02aad18e54488c8059b">init</a> (<a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> &amp;vrm, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;lis, <a class="el" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> &amp;mat)</td></tr>
<tr class="separator:a2e9547b9bc56b02aad18e54488c8059b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee328fb90c6cef95857090cdc67de0d4" id="r_aee328fb90c6cef95857090cdc67de0d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee328fb90c6cef95857090cdc67de0d4">shouldAllocateRegister</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:aee328fb90c6cef95857090cdc67de0d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get whether a given register should be allocated.  <br /></td></tr>
<tr class="separator:aee328fb90c6cef95857090cdc67de0d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac35fef2aafb20ef4b079d0819394e87d" id="r_ac35fef2aafb20ef4b079d0819394e87d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac35fef2aafb20ef4b079d0819394e87d">allocatePhysRegs</a> ()</td></tr>
<tr class="separator:ac35fef2aafb20ef4b079d0819394e87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93e2dd7d80790456c7201dc40d3b1263" id="r_a93e2dd7d80790456c7201dc40d3b1263"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a93e2dd7d80790456c7201dc40d3b1263">postOptimization</a> ()</td></tr>
<tr class="separator:a93e2dd7d80790456c7201dc40d3b1263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49d5127f2ab5ad47f9b00a889948dd91" id="r_a49d5127f2ab5ad47f9b00a889948dd91"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Spiller.html">Spiller</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a49d5127f2ab5ad47f9b00a889948dd91">spiller</a> ()=0</td></tr>
<tr class="separator:a49d5127f2ab5ad47f9b00a889948dd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac41354781f406aa77d665f9e5aec8309" id="r_ac41354781f406aa77d665f9e5aec8309"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac41354781f406aa77d665f9e5aec8309">enqueueImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *LI)=0</td></tr>
<tr class="memdesc:ac41354781f406aa77d665f9e5aec8309"><td class="mdescLeft">&#160;</td><td class="mdescRight">enqueue - Add VirtReg to the priority queue of unassigned registers.  <br /></td></tr>
<tr class="separator:ac41354781f406aa77d665f9e5aec8309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4798520a9880c2b801fd18ff8342d2" id="r_a1d4798520a9880c2b801fd18ff8342d2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d4798520a9880c2b801fd18ff8342d2">enqueue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *LI)</td></tr>
<tr class="memdesc:a1d4798520a9880c2b801fd18ff8342d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">enqueue - Add VirtReg to the priority queue of unassigned registers.  <br /></td></tr>
<tr class="separator:a1d4798520a9880c2b801fd18ff8342d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9575386e3e74d0ebf3b80ec946feda" id="r_a8c9575386e3e74d0ebf3b80ec946feda"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c9575386e3e74d0ebf3b80ec946feda">dequeue</a> ()=0</td></tr>
<tr class="memdesc:a8c9575386e3e74d0ebf3b80ec946feda"><td class="mdescLeft">&#160;</td><td class="mdescRight">dequeue - Return the next unassigned register, or NULL.  <br /></td></tr>
<tr class="separator:a8c9575386e3e74d0ebf3b80ec946feda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ad31d44cbe980bf48cbb166a924091" id="r_a10ad31d44cbe980bf48cbb166a924091"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10ad31d44cbe980bf48cbb166a924091">selectOrSplit</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &amp;splitLVRs)=0</td></tr>
<tr class="separator:a10ad31d44cbe980bf48cbb166a924091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a064c82f883b28000d10199532b1c35" id="r_a0a064c82f883b28000d10199532b1c35"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a064c82f883b28000d10199532b1c35">aboutToRemoveInterval</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI)</td></tr>
<tr class="memdesc:a0a064c82f883b28000d10199532b1c35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method called when the allocator is about to remove a <a class="el" href="classllvm_1_1LiveInterval.html" title="LiveInterval - This class represents the liveness of a register, or stack slot.">LiveInterval</a>.  <br /></td></tr>
<tr class="separator:a0a064c82f883b28000d10199532b1c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-attribs" name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a523cbc58f79fe5e9e95dc87f9cee8a36" id="r_a523cbc58f79fe5e9e95dc87f9cee8a36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a523cbc58f79fe5e9e95dc87f9cee8a36">TRI</a> = nullptr</td></tr>
<tr class="separator:a523cbc58f79fe5e9e95dc87f9cee8a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba058f684e1b6704e5b4a09f889ec18c" id="r_aba058f684e1b6704e5b4a09f889ec18c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba058f684e1b6704e5b4a09f889ec18c">MRI</a> = nullptr</td></tr>
<tr class="separator:aba058f684e1b6704e5b4a09f889ec18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96bb57a8041a40ded1ba0ef3b411a615" id="r_a96bb57a8041a40ded1ba0ef3b411a615"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96bb57a8041a40ded1ba0ef3b411a615">VRM</a> = nullptr</td></tr>
<tr class="separator:a96bb57a8041a40ded1ba0ef3b411a615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a575345318339b28557a6c8ea57708434" id="r_a575345318339b28557a6c8ea57708434"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a575345318339b28557a6c8ea57708434">LIS</a> = nullptr</td></tr>
<tr class="separator:a575345318339b28557a6c8ea57708434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a865e0247c5f922b8afaaaec481e4939c" id="r_a865e0247c5f922b8afaaaec481e4939c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a865e0247c5f922b8afaaaec481e4939c">Matrix</a> = nullptr</td></tr>
<tr class="separator:a865e0247c5f922b8afaaaec481e4939c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6330bc662bf646d769c2a0771282eaf" id="r_aa6330bc662bf646d769c2a0771282eaf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa6330bc662bf646d769c2a0771282eaf">RegClassInfo</a></td></tr>
<tr class="separator:aa6330bc662bf646d769c2a0771282eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a073386d697a3adacf27699bd95441d" id="r_a3a073386d697a3adacf27699bd95441d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, 32 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a073386d697a3adacf27699bd95441d">DeadRemats</a></td></tr>
<tr class="memdesc:a3a073386d697a3adacf27699bd95441d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inst which is a def of an original reg and whose defs are already all dead after remat is saved in DeadRemats.  <br /></td></tr>
<tr class="separator:a3a073386d697a3adacf27699bd95441d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-static-attribs" name="pro-static-attribs"></a>
Static Protected Attributes</h2></td></tr>
<tr class="memitem:a666d8b67c14d35f657e591cb87984592" id="r_a666d8b67c14d35f657e591cb87984592"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a666d8b67c14d35f657e591cb87984592">TimerGroupName</a> [] = &quot;regalloc&quot;</td></tr>
<tr class="separator:a666d8b67c14d35f657e591cb87984592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75a298de4027780720785b5cd3479e92" id="r_a75a298de4027780720785b5cd3479e92"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75a298de4027780720785b5cd3479e92">TimerGroupDescription</a> [] = &quot;Register Allocation&quot;</td></tr>
<tr class="separator:a75a298de4027780720785b5cd3479e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1RegAllocBase.html" title="RegAllocBase provides the register allocation driver and interface that can be extended to add intere...">RegAllocBase</a> provides the register allocation driver and interface that can be extended to add interesting heuristics. </p>
<p><a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> allocators must override the <a class="el" href="#a10ad31d44cbe980bf48cbb166a924091">selectOrSplit()</a> method to implement live range splitting. They must also override enqueue/dequeue to provide an assignment order. </p>

<p class="definition">Definition at line <a class="el" href="RegAllocBase_8h_source.html#l00062">62</a> of file <a class="el" href="RegAllocBase_8h_source.html">RegAllocBase.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a012fb04b333e4c8875594766fd9f076a" name="a012fb04b333e4c8875594766fd9f076a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a012fb04b333e4c8875594766fd9f076a">&#9670;&#160;</a></span>RegAllocBase()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::RegAllocBase::RegAllocBase </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a0ab9dba764b528b15e89f9c443b2e202">RegAllocFilterFunc</a></td>          <td class="paramname"><span class="paramname"><em>F</em></span><span class="paramdefsep"> = </span><span class="paramdefval">nullptr</span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegAllocBase_8h_source.html#l00084">84</a> of file <a class="el" href="RegAllocBase_8h_source.html">RegAllocBase.h</a>.</p>

</div>
</div>
<a id="a2a942377d78de304f20a6037ae4edbe1" name="a2a942377d78de304f20a6037ae4edbe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a942377d78de304f20a6037ae4edbe1">&#9670;&#160;</a></span>~RegAllocBase()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual llvm::RegAllocBase::~RegAllocBase </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a0a064c82f883b28000d10199532b1c35" name="a0a064c82f883b28000d10199532b1c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a064c82f883b28000d10199532b1c35">&#9670;&#160;</a></span>aboutToRemoveInterval()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::RegAllocBase::aboutToRemoveInterval </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>LI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Method called when the allocator is about to remove a <a class="el" href="classllvm_1_1LiveInterval.html" title="LiveInterval - This class represents the liveness of a register, or stack slot.">LiveInterval</a>. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1RAGreedy.html#af4e3fe7472622039e7a9f5a54e584ec4">llvm::RAGreedy</a>.</p>

<p class="definition">Definition at line <a class="el" href="RegAllocBase_8h_source.html#l00131">131</a> of file <a class="el" href="RegAllocBase_8h_source.html">RegAllocBase.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00085">allocatePhysRegs()</a>.</p>

</div>
</div>
<a id="ac35fef2aafb20ef4b079d0819394e87d" name="ac35fef2aafb20ef4b079d0819394e87d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac35fef2aafb20ef4b079d0819394e87d">&#9670;&#160;</a></span>allocatePhysRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RegAllocBase::allocatePhysRegs </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegAllocBase_8cpp_source.html#l00085">85</a> of file <a class="el" href="RegAllocBase_8cpp_source.html">RegAllocBase.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegAllocBase_8h_source.html#l00131">aboutToRemoveInterval()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LiveRegMatrix_8cpp_source.html#l00104">llvm::LiveRegMatrix::assign()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00085">llvm::VirtRegMap::assignVirt2Phys()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="#a8c9575386e3e74d0ebf3b80ec946feda">dequeue()</a>, <a class="el" href="ArrayRef_8h_source.html#l00160">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="LiveInterval_8h_source.html#l00382">llvm::LiveRange::empty()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00174">enqueue()</a>, <a class="el" href="ArrayRef_8h_source.html#l00168">llvm::ArrayRef&lt; T &gt;::front()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00125">llvm::LiveIntervals::getInterval()</a>, <a class="el" href="RegisterClassInfo_8h_source.html#l00101">llvm::RegisterClassInfo::getOrder()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00653">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00824">llvm::TargetRegisterInfo::getRegClassName()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00136">llvm::LiveIntervals::hasInterval()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00099">llvm::VirtRegMap::hasPhys()</a>, <a class="el" href="LiveRegMatrix_8h_source.html#l00081">llvm::LiveRegMatrix::invalidateVirtRegs()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="RegAllocBase_8h_source.html#l00069">LIS</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="RegAllocBase_8h_source.html#l00070">Matrix</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="RegAllocBase_8h_source.html#l00067">MRI</a>, <a class="el" href="LiveInterval_8h_source.html#l00718">llvm::LiveInterval::reg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00316">llvm::MachineRegisterInfo::reg_instructions()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00391">llvm::MachineRegisterInfo::reg_nodbg_empty()</a>, <a class="el" href="RegAllocBase_8h_source.html#l00071">RegClassInfo</a>, <a class="el" href="LiveIntervals_8h_source.html#l00162">llvm::LiveIntervals::removeInterval()</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00167">llvm::report_fatal_error()</a>, <a class="el" href="#a10ad31d44cbe980bf48cbb166a924091">selectOrSplit()</a>, <a class="el" href="RegAllocBase_8h_source.html#l00066">TRI</a>, and <a class="el" href="RegAllocBase_8h_source.html#l00068">VRM</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocGreedy_8cpp_source.html#l02706">llvm::RAGreedy::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a8c9575386e3e74d0ebf3b80ec946feda" name="a8c9575386e3e74d0ebf3b80ec946feda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c9575386e3e74d0ebf3b80ec946feda">&#9670;&#160;</a></span>dequeue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveInterval.html">LiveInterval</a> * llvm::RegAllocBase::dequeue </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>dequeue - Return the next unassigned register, or NULL. </p>

<p>Implemented in <a class="el" href="classllvm_1_1RAGreedy.html#aa6e839ab9149b9e4bba152ca5408a19c">llvm::RAGreedy</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00085">allocatePhysRegs()</a>.</p>

</div>
</div>
<a id="a1d4798520a9880c2b801fd18ff8342d2" name="a1d4798520a9880c2b801fd18ff8342d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d4798520a9880c2b801fd18ff8342d2">&#9670;&#160;</a></span>enqueue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RegAllocBase::enqueue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *</td>          <td class="paramname"><span class="paramname"><em>LI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>enqueue - Add VirtReg to the priority queue of unassigned registers. </p>

<p class="definition">Definition at line <a class="el" href="RegAllocBase_8cpp_source.html#l00174">174</a> of file <a class="el" href="RegAllocBase_8cpp_source.html">RegAllocBase.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="#ac41354781f406aa77d665f9e5aec8309">enqueueImpl()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00099">llvm::VirtRegMap::hasPhys()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00108">llvm::printReg()</a>, <a class="el" href="LiveInterval_8h_source.html#l00718">llvm::LiveInterval::reg()</a>, <a class="el" href="RegAllocBase_8h_source.html#l00093">shouldAllocateRegister()</a>, <a class="el" href="RegAllocBase_8h_source.html#l00066">TRI</a>, and <a class="el" href="RegAllocBase_8h_source.html#l00068">VRM</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00085">allocatePhysRegs()</a>.</p>

</div>
</div>
<a id="ac41354781f406aa77d665f9e5aec8309" name="ac41354781f406aa77d665f9e5aec8309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac41354781f406aa77d665f9e5aec8309">&#9670;&#160;</a></span>enqueueImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::RegAllocBase::enqueueImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *</td>          <td class="paramname"><span class="paramname"><em>LI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>enqueue - Add VirtReg to the priority queue of unassigned registers. </p>

<p>Implemented in <a class="el" href="classllvm_1_1RAGreedy.html#ac1dc8fef31f8b6c87cee82d35b95f684">llvm::RAGreedy</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00174">enqueue()</a>.</p>

</div>
</div>
<a id="a2e9547b9bc56b02aad18e54488c8059b" name="a2e9547b9bc56b02aad18e54488c8059b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e9547b9bc56b02aad18e54488c8059b">&#9670;&#160;</a></span>init()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RegAllocBase::init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>vrm</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>lis</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>mat</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegAllocBase_8cpp_source.html#l00058">58</a> of file <a class="el" href="RegAllocBase_8cpp_source.html">RegAllocBase.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00522">llvm::MachineRegisterInfo::freezeReservedRegs()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00087">llvm::VirtRegMap::getMachineFunction()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00092">llvm::VirtRegMap::getRegInfo()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00093">llvm::VirtRegMap::getTargetRegInfo()</a>, <a class="el" href="RegAllocBase_8h_source.html#l00069">LIS</a>, <a class="el" href="RegAllocBase_8h_source.html#l00070">Matrix</a>, <a class="el" href="RegAllocBase_8h_source.html#l00067">MRI</a>, <a class="el" href="RegAllocBase_8h_source.html#l00071">RegClassInfo</a>, <a class="el" href="RegisterClassInfo_8cpp_source.html#l00042">llvm::RegisterClassInfo::runOnMachineFunction()</a>, <a class="el" href="RegAllocBase_8h_source.html#l00066">TRI</a>, and <a class="el" href="RegAllocBase_8h_source.html#l00068">VRM</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocGreedy_8cpp_source.html#l02706">llvm::RAGreedy::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a93e2dd7d80790456c7201dc40d3b1263" name="a93e2dd7d80790456c7201dc40d3b1263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93e2dd7d80790456c7201dc40d3b1263">&#9670;&#160;</a></span>postOptimization()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RegAllocBase::postOptimization </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegAllocBase_8cpp_source.html#l00165">165</a> of file <a class="el" href="RegAllocBase_8cpp_source.html">RegAllocBase.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegAllocBase_8h_source.html#l00082">DeadRemats</a>, <a class="el" href="RegAllocBase_8h_source.html#l00069">LIS</a>, <a class="el" href="Spiller_8h_source.html#l00033">llvm::Spiller::postOptimization()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00285">llvm::LiveIntervals::RemoveMachineInstrFromMaps()</a>, and <a class="el" href="#a49d5127f2ab5ad47f9b00a889948dd91">spiller()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocGreedy_8cpp_source.html#l02706">llvm::RAGreedy::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a10ad31d44cbe980bf48cbb166a924091" name="a10ad31d44cbe980bf48cbb166a924091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10ad31d44cbe980bf48cbb166a924091">&#9670;&#160;</a></span>selectOrSplit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> llvm::RegAllocBase::selectOrSplit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>VirtReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>splitLVRs</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classllvm_1_1RAGreedy.html#a61a893421c22ef66b14401945560e4af">llvm::RAGreedy</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00085">allocatePhysRegs()</a>.</p>

</div>
</div>
<a id="aee328fb90c6cef95857090cdc67de0d4" name="aee328fb90c6cef95857090cdc67de0d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee328fb90c6cef95857090cdc67de0d4">&#9670;&#160;</a></span>shouldAllocateRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RegAllocBase::shouldAllocateRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get whether a given register should be allocated. </p>

<p class="definition">Definition at line <a class="el" href="RegAllocBase_8h_source.html#l00093">93</a> of file <a class="el" href="RegAllocBase_8h_source.html">RegAllocBase.h</a>.</p>

<p class="reference">References <a class="el" href="RegAllocBase_8h_source.html#l00067">MRI</a>, and <a class="el" href="RegAllocBase_8h_source.html#l00066">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00174">enqueue()</a>.</p>

</div>
</div>
<a id="a49d5127f2ab5ad47f9b00a889948dd91" name="a49d5127f2ab5ad47f9b00a889948dd91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49d5127f2ab5ad47f9b00a889948dd91">&#9670;&#160;</a></span>spiller()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1Spiller.html">Spiller</a> &amp; llvm::RegAllocBase::spiller </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classllvm_1_1RAGreedy.html#a3005c8a0b2f3c6b3d211c55bca1a471c">llvm::RAGreedy</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00165">postOptimization()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a3a073386d697a3adacf27699bd95441d" name="a3a073386d697a3adacf27699bd95441d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a073386d697a3adacf27699bd95441d">&#9670;&#160;</a></span>DeadRemats</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet</a>&lt;<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, 32&gt; llvm::RegAllocBase::DeadRemats</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Inst which is a def of an original reg and whose defs are already all dead after remat is saved in DeadRemats. </p>
<p>The deletion of such inst is postponed till all the allocations are done, so its remat expr is always available for the remat of all the siblings of the original reg. </p>

<p class="definition">Definition at line <a class="el" href="RegAllocBase_8h_source.html#l00082">82</a> of file <a class="el" href="RegAllocBase_8h_source.html">RegAllocBase.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00165">postOptimization()</a>.</p>

</div>
</div>
<a id="a575345318339b28557a6c8ea57708434" name="a575345318339b28557a6c8ea57708434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a575345318339b28557a6c8ea57708434">&#9670;&#160;</a></span>LIS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a>* llvm::RegAllocBase::LIS = nullptr</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegAllocBase_8h_source.html#l00069">69</a> of file <a class="el" href="RegAllocBase_8h_source.html">RegAllocBase.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00085">allocatePhysRegs()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00058">init()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00165">postOptimization()</a>, and <a class="el" href="RegAllocGreedy_8cpp_source.html#l02706">llvm::RAGreedy::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a865e0247c5f922b8afaaaec481e4939c" name="a865e0247c5f922b8afaaaec481e4939c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a865e0247c5f922b8afaaaec481e4939c">&#9670;&#160;</a></span>Matrix</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a>* llvm::RegAllocBase::Matrix = nullptr</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegAllocBase_8h_source.html#l00070">70</a> of file <a class="el" href="RegAllocBase_8h_source.html">RegAllocBase.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00085">allocatePhysRegs()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l00455">llvm::RegAllocEvictionAdvisor::canReassign()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00058">init()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l00522">llvm::RegAllocEvictionAdvisor::isUnusedCalleeSavedReg()</a>, and <a class="el" href="RegAllocGreedy_8cpp_source.html#l02706">llvm::RAGreedy::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="aba058f684e1b6704e5b4a09f889ec18c" name="aba058f684e1b6704e5b4a09f889ec18c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba058f684e1b6704e5b4a09f889ec18c">&#9670;&#160;</a></span>MRI</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>* llvm::RegAllocBase::MRI = nullptr</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegAllocBase_8h_source.html#l00067">67</a> of file <a class="el" href="RegAllocBase_8h_source.html">RegAllocBase.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00085">allocatePhysRegs()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l01350">getInstReadLaneMask()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l00531">llvm::RegAllocEvictionAdvisor::getOrderLimit()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l01839">hasTiedDef()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00058">init()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l01381">readsLaneSubset()</a>, and <a class="el" href="RegAllocBase_8h_source.html#l00093">shouldAllocateRegister()</a>.</p>

</div>
</div>
<a id="aa6330bc662bf646d769c2a0771282eaf" name="aa6330bc662bf646d769c2a0771282eaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6330bc662bf646d769c2a0771282eaf">&#9670;&#160;</a></span>RegClassInfo</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> llvm::RegAllocBase::RegClassInfo</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegAllocBase_8h_source.html#l00071">71</a> of file <a class="el" href="RegAllocBase_8h_source.html">RegAllocBase.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00085">allocatePhysRegs()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l00557">llvm::RegAllocEvictionAdvisor::canAllocatePhysReg()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l00455">llvm::RegAllocEvictionAdvisor::canReassign()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l00531">llvm::RegAllocEvictionAdvisor::getOrderLimit()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00058">init()</a>, and <a class="el" href="RegAllocGreedy_8cpp_source.html#l00522">llvm::RegAllocEvictionAdvisor::isUnusedCalleeSavedReg()</a>.</p>

</div>
</div>
<a id="a75a298de4027780720785b5cd3479e92" name="a75a298de4027780720785b5cd3479e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75a298de4027780720785b5cd3479e92">&#9670;&#160;</a></span>TimerGroupDescription</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> RegAllocBase::TimerGroupDescription = &quot;Register Allocation&quot;</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegAllocBase_8h_source.html#l00128">128</a> of file <a class="el" href="RegAllocBase_8h_source.html">RegAllocBase.h</a>.</p>

</div>
</div>
<a id="a666d8b67c14d35f657e591cb87984592" name="a666d8b67c14d35f657e591cb87984592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a666d8b67c14d35f657e591cb87984592">&#9670;&#160;</a></span>TimerGroupName</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> RegAllocBase::TimerGroupName = &quot;regalloc&quot;</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegAllocBase_8h_source.html#l00127">127</a> of file <a class="el" href="RegAllocBase_8h_source.html">RegAllocBase.h</a>.</p>

</div>
</div>
<a id="a523cbc58f79fe5e9e95dc87f9cee8a36" name="a523cbc58f79fe5e9e95dc87f9cee8a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a523cbc58f79fe5e9e95dc87f9cee8a36">&#9670;&#160;</a></span>TRI</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>* llvm::RegAllocBase::TRI = nullptr</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegAllocBase_8h_source.html#l00066">66</a> of file <a class="el" href="RegAllocBase_8h_source.html">RegAllocBase.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00085">allocatePhysRegs()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l01849">assignedRegPartiallyOverlaps()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l00557">llvm::RegAllocEvictionAdvisor::canAllocatePhysReg()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l00455">llvm::RegAllocEvictionAdvisor::canReassign()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00174">enqueue()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l01350">getInstReadLaneMask()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l01336">getNumAllocatableRegsForConstraints()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l00531">llvm::RegAllocEvictionAdvisor::getOrderLimit()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00058">init()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l01381">readsLaneSubset()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l02706">llvm::RAGreedy::runOnMachineFunction()</a>, and <a class="el" href="RegAllocBase_8h_source.html#l00093">shouldAllocateRegister()</a>.</p>

</div>
</div>
<a id="afbeaddcf447db994c372dfff591105ac" name="afbeaddcf447db994c372dfff591105ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbeaddcf447db994c372dfff591105ac">&#9670;&#160;</a></span>VerifyEnabled</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RegAllocBase::VerifyEnabled = false</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>VerifyEnabled - True when -verify-regalloc is given. </p>

<p class="definition">Definition at line <a class="el" href="RegAllocBase_8h_source.html#l00135">135</a> of file <a class="el" href="RegAllocBase_8h_source.html">RegAllocBase.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocGreedy_8cpp_source.html#l02706">llvm::RAGreedy::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a96bb57a8041a40ded1ba0ef3b411a615" name="a96bb57a8041a40ded1ba0ef3b411a615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96bb57a8041a40ded1ba0ef3b411a615">&#9670;&#160;</a></span>VRM</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a>* llvm::RegAllocBase::VRM = nullptr</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegAllocBase_8h_source.html#l00068">68</a> of file <a class="el" href="RegAllocBase_8h_source.html">RegAllocBase.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00085">allocatePhysRegs()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l01849">assignedRegPartiallyOverlaps()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l00455">llvm::RegAllocEvictionAdvisor::canReassign()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00174">enqueue()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00058">init()</a>, and <a class="el" href="RegAllocGreedy_8cpp_source.html#l02706">llvm::RAGreedy::runOnMachineFunction()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/CodeGen/<a class="el" href="RegAllocBase_8h_source.html">RegAllocBase.h</a></li>
<li>lib/CodeGen/<a class="el" href="RegAllocBase_8cpp_source.html">RegAllocBase.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:58:49 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
