<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p193" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_193{left:96px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2_193{left:811px;bottom:48px;letter-spacing:-0.1px;}
#t3_193{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.59px;}
#t4_193{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t5_193{left:96px;bottom:1038px;letter-spacing:0.12px;}
#t6_193{left:162px;bottom:1038px;letter-spacing:0.18px;word-spacing:-0.09px;}
#t7_193{left:96px;bottom:1005px;letter-spacing:0.12px;word-spacing:-0.91px;}
#t8_193{left:96px;bottom:983px;letter-spacing:0.12px;word-spacing:-0.68px;}
#t9_193{left:96px;bottom:962px;letter-spacing:0.13px;word-spacing:-0.59px;}
#ta_193{left:96px;bottom:941px;letter-spacing:0.13px;word-spacing:-0.51px;}
#tb_193{left:96px;bottom:910px;}
#tc_193{left:124px;bottom:910px;letter-spacing:0.15px;word-spacing:-0.5px;}
#td_193{left:124px;bottom:889px;letter-spacing:0.08px;word-spacing:-0.5px;}
#te_193{left:96px;bottom:861px;}
#tf_193{left:124px;bottom:861px;letter-spacing:0.13px;word-spacing:-0.43px;}
#tg_193{left:124px;bottom:840px;letter-spacing:0.08px;word-spacing:-0.5px;}
#th_193{left:96px;bottom:812px;}
#ti_193{left:124px;bottom:812px;letter-spacing:0.15px;word-spacing:-0.55px;}
#tj_193{left:124px;bottom:791px;letter-spacing:0.08px;word-spacing:-0.5px;}
#tk_193{left:96px;bottom:763px;}
#tl_193{left:124px;bottom:763px;letter-spacing:0.12px;word-spacing:-0.37px;}
#tm_193{left:124px;bottom:742px;letter-spacing:0.08px;word-spacing:-0.5px;}
#tn_193{left:96px;bottom:714px;}
#to_193{left:124px;bottom:714px;letter-spacing:0.12px;word-spacing:-0.38px;}
#tp_193{left:124px;bottom:693px;letter-spacing:0.08px;word-spacing:-0.5px;}
#tq_193{left:96px;bottom:665px;}
#tr_193{left:124px;bottom:665px;letter-spacing:0.14px;word-spacing:-0.47px;}
#ts_193{left:124px;bottom:644px;letter-spacing:0.08px;word-spacing:-0.5px;}
#tt_193{left:96px;bottom:617px;}
#tu_193{left:124px;bottom:617px;letter-spacing:0.15px;word-spacing:-0.55px;}
#tv_193{left:124px;bottom:595px;letter-spacing:0.08px;word-spacing:-0.5px;}
#tw_193{left:96px;bottom:568px;}
#tx_193{left:124px;bottom:568px;letter-spacing:0.12px;word-spacing:-0.36px;}
#ty_193{left:124px;bottom:546px;letter-spacing:0.08px;word-spacing:-0.5px;}
#tz_193{left:96px;bottom:519px;}
#t10_193{left:124px;bottom:519px;letter-spacing:0.12px;word-spacing:-0.38px;}
#t11_193{left:124px;bottom:497px;letter-spacing:0.08px;word-spacing:-0.5px;}
#t12_193{left:96px;bottom:470px;}
#t13_193{left:124px;bottom:470px;letter-spacing:0.14px;word-spacing:-0.47px;}
#t14_193{left:124px;bottom:449px;letter-spacing:0.08px;word-spacing:-0.5px;}
#t15_193{left:96px;bottom:421px;}
#t16_193{left:124px;bottom:421px;letter-spacing:0.13px;word-spacing:-0.42px;}
#t17_193{left:124px;bottom:400px;letter-spacing:0.08px;word-spacing:-0.5px;}
#t18_193{left:96px;bottom:372px;}
#t19_193{left:124px;bottom:372px;letter-spacing:0.15px;word-spacing:-0.54px;}
#t1a_193{left:124px;bottom:351px;letter-spacing:0.08px;word-spacing:-0.5px;}
#t1b_193{left:96px;bottom:316px;letter-spacing:0.15px;word-spacing:-0.52px;}
#t1c_193{left:96px;bottom:294px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t1d_193{left:96px;bottom:273px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t1e_193{left:96px;bottom:251px;letter-spacing:0.13px;word-spacing:-0.59px;}
#t1f_193{left:96px;bottom:230px;letter-spacing:0.1px;word-spacing:-0.47px;}
#t1g_193{left:96px;bottom:190px;letter-spacing:0.18px;}
#t1h_193{left:147px;bottom:190px;letter-spacing:0.16px;word-spacing:0.05px;}
#t1i_193{left:96px;bottom:155px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t1j_193{left:96px;bottom:134px;letter-spacing:0.15px;word-spacing:-0.57px;}
#t1k_193{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_193{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_193{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s3_193{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_193{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_193{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts193" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg193Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg193" style="-webkit-user-select: none;"><object width="935" height="1210" data="193/193.svg" type="image/svg+xml" id="pdf193" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_193" class="t s1_193">Streaming SIMD Extensions Media and Scientific Programming </span><span id="t2_193" class="t s1_193">157 </span>
<span id="t3_193" class="t s1_193">24592—Rev. 3.23—October 2020 </span><span id="t4_193" class="t s1_193">AMD64 Technology </span>
<span id="t5_193" class="t s2_193">4.6.2.4 </span><span id="t6_193" class="t s2_193">Convert Packed Integer Format </span>
<span id="t7_193" class="t s3_193">A common operation on packed integers is the conversion by zero or sign extension of packed integers </span>
<span id="t8_193" class="t s3_193">into wider data types. These instructions convert from a smaller packed integer type to a larger integer </span>
<span id="t9_193" class="t s3_193">type. Only the number of integers that will fit in the destination XMM or YMM register are converted </span>
<span id="ta_193" class="t s3_193">starting with the least-significant integer in the source operand. </span>
<span id="tb_193" class="t s4_193">• </span><span id="tc_193" class="t s3_193">(V)PMOVSXBW—Sign extend 8-bit integers in the source operand to 16 bits and pack into </span>
<span id="td_193" class="t s3_193">destination register. </span>
<span id="te_193" class="t s4_193">• </span><span id="tf_193" class="t s3_193">(V)PMOVZXBW—Zero extend 8-bit integers in the source operand to 16 bits and pack into </span>
<span id="tg_193" class="t s3_193">destination register. </span>
<span id="th_193" class="t s4_193">• </span><span id="ti_193" class="t s3_193">(V)PMOVSXBD—Sign extend 8-bit integers in the source operand to 32 bits and pack into </span>
<span id="tj_193" class="t s3_193">destination register. </span>
<span id="tk_193" class="t s4_193">• </span><span id="tl_193" class="t s3_193">(V)PMOVZXBD—Zero extend 8-bit integers in the source operand to 32 bits and pack into </span>
<span id="tm_193" class="t s3_193">destination register. </span>
<span id="tn_193" class="t s4_193">• </span><span id="to_193" class="t s3_193">(V)PMOVSXWD—Sign extend 16-bit integers in the source operand to 32 bits and pack into </span>
<span id="tp_193" class="t s3_193">destination register. </span>
<span id="tq_193" class="t s4_193">• </span><span id="tr_193" class="t s3_193">(V)PMOVZXWD—Zero extend 16-bit integers in the source operand to 32 bits and pack into </span>
<span id="ts_193" class="t s3_193">destination register. </span>
<span id="tt_193" class="t s4_193">• </span><span id="tu_193" class="t s3_193">(V)PMOVSXBQ—Sign extend 8-bit integers in the source operand to 64 bits and pack into </span>
<span id="tv_193" class="t s3_193">destination register. </span>
<span id="tw_193" class="t s4_193">• </span><span id="tx_193" class="t s3_193">(V)PMOVZXBQ—Zero extend 8-bit integers in the source operand to 64 bits and pack into </span>
<span id="ty_193" class="t s3_193">destination register. </span>
<span id="tz_193" class="t s4_193">• </span><span id="t10_193" class="t s3_193">(V)PMOVSXWQ—Sign extend 16-bit integers in the source operand to 64 bits and pack into </span>
<span id="t11_193" class="t s3_193">destination register. </span>
<span id="t12_193" class="t s4_193">• </span><span id="t13_193" class="t s3_193">(V)PMOVZXWQ—Zero extend 16-bit integers in the source operand to 64 bits and pack into </span>
<span id="t14_193" class="t s3_193">destination register. </span>
<span id="t15_193" class="t s4_193">• </span><span id="t16_193" class="t s3_193">(V)PMOVSXDQ—Sign extend 32-bit integers in the source operand to 64 bits and pack into </span>
<span id="t17_193" class="t s3_193">destination register. </span>
<span id="t18_193" class="t s4_193">• </span><span id="t19_193" class="t s3_193">(V)PMOVZXDQ—Zero extend 32-bit integers in the source operand to 64 bits and pack into </span>
<span id="t1a_193" class="t s3_193">destination register. </span>
<span id="t1b_193" class="t s3_193">The source operand is an XMM/YMM register or a 128-bit or 256-bit memory location. The </span>
<span id="t1c_193" class="t s3_193">destination is an XMM/YMM register. When accessing memory, no alignment is required for any of </span>
<span id="t1d_193" class="t s3_193">the instructions unless alignment checking is enabled. In which case, all conversions must be aligned </span>
<span id="t1e_193" class="t s3_193">to the width of the memory reference. The legacy form of these instructions support 128-bit operands. </span>
<span id="t1f_193" class="t s3_193">AVX2 adds support for 256-bit operands to the extended forms. </span>
<span id="t1g_193" class="t s2_193">4.6.3 </span><span id="t1h_193" class="t s2_193">Data Reordering </span>
<span id="t1i_193" class="t s3_193">The integer data-reordering instructions pack, unpack, interleave, extract, insert, and shuffle the </span>
<span id="t1j_193" class="t s3_193">elements of vector operands. </span>
<span id="t1k_193" class="t s5_193">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
