head	1.4;
access;
symbols
	sid-snapshot-20180601:1.4
	sid-snapshot-20180501:1.4
	sid-snapshot-20180401:1.4
	sid-snapshot-20180301:1.4
	sid-snapshot-20180201:1.4
	sid-snapshot-20180101:1.4
	sid-snapshot-20171201:1.4
	sid-snapshot-20171101:1.4
	sid-snapshot-20171001:1.4
	sid-snapshot-20170901:1.4
	sid-snapshot-20170801:1.4
	sid-snapshot-20170701:1.4
	sid-snapshot-20170601:1.4
	sid-snapshot-20170501:1.4
	sid-snapshot-20170401:1.4
	sid-snapshot-20170301:1.4
	sid-snapshot-20170201:1.4
	sid-snapshot-20170101:1.4
	sid-snapshot-20161201:1.4
	sid-snapshot-20161101:1.4
	sid-snapshot-20160901:1.4
	sid-snapshot-20160801:1.4
	sid-snapshot-20160701:1.4
	sid-snapshot-20160601:1.4
	sid-snapshot-20160501:1.4
	sid-snapshot-20160401:1.4
	sid-snapshot-20160301:1.4
	sid-snapshot-20160201:1.4
	sid-snapshot-20160101:1.4
	sid-snapshot-20151201:1.4
	sid-snapshot-20151101:1.4
	sid-snapshot-20151001:1.4
	sid-snapshot-20150901:1.4
	sid-snapshot-20150801:1.4
	sid-snapshot-20150701:1.4
	sid-snapshot-20150601:1.4
	sid-snapshot-20150501:1.4
	sid-snapshot-20150401:1.4
	sid-snapshot-20150301:1.4
	sid-snapshot-20150201:1.4
	sid-snapshot-20150101:1.4
	sid-snapshot-20141201:1.4
	sid-snapshot-20141101:1.4
	sid-snapshot-20141001:1.4
	sid-snapshot-20140901:1.4
	sid-snapshot-20140801:1.4
	sid-snapshot-20140701:1.4
	sid-snapshot-20140601:1.4
	sid-snapshot-20140501:1.4
	sid-snapshot-20140401:1.4
	sid-snapshot-20140301:1.4
	sid-snapshot-20140201:1.4
	sid-snapshot-20140101:1.4
	sid-snapshot-20131201:1.4
	sid-snapshot-20131101:1.4
	sid-snapshot-20131001:1.4
	sid-snapshot-20130901:1.4
	sid-snapshot-20130801:1.4
	sid-snapshot-20130701:1.4
	sid-snapshot-20130601:1.4
	sid-snapshot-20130501:1.4
	sid-snapshot-20130401:1.4
	sid-snapshot-20130301:1.4
	sid-snapshot-20130201:1.4
	sid-snapshot-20130101:1.4
	sid-snapshot-20121201:1.4
	sid-snapshot-20121101:1.4
	sid-snapshot-20121001:1.4
	sid-snapshot-20120901:1.4
	sid-snapshot-20120801:1.4
	sid-snapshot-20120701:1.4
	sid-snapshot-20120601:1.4
	sid-snapshot-20120501:1.4
	sid-snapshot-20120401:1.4
	sid-snapshot-20120301:1.4
	sid-snapshot-20120201:1.4
	sid-snapshot-20120101:1.4
	sid-snapshot-20111201:1.4
	sid-snapshot-20111101:1.4
	sid-snapshot-20111001:1.4
	sid-snapshot-20110901:1.4
	sid-snapshot-20110801:1.4
	sid-snapshot-20110701:1.4
	sid-snapshot-20110601:1.4
	sid-snapshot-20110501:1.4
	sid-snapshot-20110401:1.4
	sid-snapshot-20110301:1.4
	sid-snapshot-20110201:1.4
	sid-snapshot-20110101:1.4
	sid-snapshot-20101201:1.4
	sid-snapshot-20101101:1.4
	sid-snapshot-20101001:1.4
	sid-snapshot-20100901:1.4
	sid-snapshot-20100801:1.4
	sid-snapshot-20100701:1.4
	sid-snapshot-20100601:1.4
	sid-snapshot-20100501:1.4
	sid-snapshot-20100401:1.4
	sid-snapshot-20100301:1.4
	sid-snapshot-20100201:1.4
	sid-snapshot-20100101:1.3
	sid-snapshot-20091201:1.3
	sid-snapshot-20091101:1.3
	sid-snapshot-20091001:1.3
	sid-snapshot-20090901:1.3
	sid-snapshot-20090801:1.3
	sid-snapshot-20090701:1.2
	sid-snapshot-20090601:1.2
	sid-snapshot-20090501:1.1;
locks; strict;
comment	@ * @;


1.4
date	2010.01.02.21.18.55;	author devans;	state Exp;
branches;
next	1.3;

1.3
date	2009.07.07.01.56.01;	author dj;	state Exp;
branches;
next	1.2;

1.2
date	2009.05.22.17.37.43;	author dj;	state Exp;
branches;
next	1.1;

1.1
date	2009.04.30.21.18.37;	author dj;	state Exp;
branches;
next	;


desc
@@


1.4
log
@Regenerate cgen files, update copyright year.
@
text
@/* Simulator model support for mepcop1_16.

THIS FILE IS MACHINE GENERATED WITH CGEN.

Copyright (C) 2000-2010 Red Hat, Inc.

This file is part of the Red Hat simulators.


*/

#ifndef MEPCOP1_16_MODEL_H
#define MEPCOP1_16_MODEL_H

#include "cgen-cpu.h"
#include "cgen-model.h"

namespace mep_ext1
{
using namespace cgen;

class mepcop1_16_mep_model : public cgen_model
{
public:
  mepcop1_16_mep_model (mep_ext1_cpu *cpu);

  // Call the proper unit modelling function for the given insn.
  UINT model_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache* sem)
    {
      return (this->*(timing[sem->idesc->sem_index].model_before)) (current_cpu, sem);
    } 
  UINT model_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache* sem)
    {
      return (this->*(timing[sem->idesc->sem_index].model_after)) (current_cpu, sem);
    } 

// Function unit handlers
// To be overridden as needed.
  virtual UINT model_u_store_ctrl_reg_before (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num, INT /*storereg*/)
    {
      return 0;
    }
  virtual UINT model_u_store_ctrl_reg_after (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num, unsigned long long referenced, INT /*storereg*/)
    {
      return timing[idesc->sem_index].units[unit_num].done;
    }
  virtual UINT model_u_use_ctrl_reg_before (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num, INT /*usereg*/)
    {
      return 0;
    }
  virtual UINT model_u_use_ctrl_reg_after (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num, unsigned long long referenced, INT /*usereg*/)
    {
      return timing[idesc->sem_index].units[unit_num].done;
    }
  virtual UINT model_u_use_gpr_before (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num, INT /*usereg*/)
    {
      return 0;
    }
  virtual UINT model_u_use_gpr_after (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num, unsigned long long referenced, INT /*usereg*/)
    {
      return timing[idesc->sem_index].units[unit_num].done;
    }
  virtual UINT model_u_mul_gpr_before (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num, INT /*resultreg*/)
    {
      return 0;
    }
  virtual UINT model_u_mul_gpr_after (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num, unsigned long long referenced, INT /*resultreg*/)
    {
      return timing[idesc->sem_index].units[unit_num].done;
    }
  virtual UINT model_u_ldcb_gpr_before (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num, INT /*loadreg*/)
    {
      return 0;
    }
  virtual UINT model_u_ldcb_gpr_after (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num, unsigned long long referenced, INT /*loadreg*/)
    {
      return timing[idesc->sem_index].units[unit_num].done;
    }
  virtual UINT model_u_load_gpr_before (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num, INT /*loadreg*/)
    {
      return 0;
    }
  virtual UINT model_u_load_gpr_after (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num, unsigned long long referenced, INT /*loadreg*/)
    {
      return timing[idesc->sem_index].units[unit_num].done;
    }
  virtual UINT model_u_ldcb_before (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num)
    {
      return 0;
    }
  virtual UINT model_u_ldcb_after (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num, unsigned long long referenced)
    {
      return timing[idesc->sem_index].units[unit_num].done;
    }
  virtual UINT model_u_stcb_before (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num)
    {
      return 0;
    }
  virtual UINT model_u_stcb_after (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num, unsigned long long referenced)
    {
      return timing[idesc->sem_index].units[unit_num].done;
    }
  virtual UINT model_u_divide_before (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num)
    {
      return 0;
    }
  virtual UINT model_u_divide_after (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num, unsigned long long referenced)
    {
      return timing[idesc->sem_index].units[unit_num].done;
    }
  virtual UINT model_u_multiply_before (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num)
    {
      return 0;
    }
  virtual UINT model_u_multiply_after (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num, unsigned long long referenced)
    {
      return timing[idesc->sem_index].units[unit_num].done;
    }
  virtual UINT model_u_branch_before (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num)
    {
      return 0;
    }
  virtual UINT model_u_branch_after (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num, unsigned long long referenced)
    {
      return timing[idesc->sem_index].units[unit_num].done;
    }
  virtual UINT model_u_exec_before (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num)
    {
      return 0;
    }
  virtual UINT model_u_exec_after (mep_ext1_cpu *cpu, const struct mepcop1_16_idesc *idesc, int unit_num, unsigned long long referenced)
    {
      return timing[idesc->sem_index].units[unit_num].done;
    }

protected:
  // These methods call the appropriate unit modeller(s) for each insn.
  UINT model_c0nop_P0_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_c0nop_P0_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpadd3_b_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpadd3_b_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpadd3_h_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpadd3_h_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpadd3_w_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpadd3_w_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpunpacku_b_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpunpacku_b_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpunpacku_h_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpunpacku_h_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpunpacku_w_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpunpacku_w_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpunpackl_b_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpunpackl_b_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpunpackl_h_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpunpackl_h_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpunpackl_w_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpunpackl_w_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsel_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsel_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfsftbs0_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfsftbs0_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfsftbs1_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfsftbs1_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmov_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmov_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpabsz_b_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpabsz_b_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpabsz_h_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpabsz_h_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpabsz_w_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpabsz_w_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpldz_h_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpldz_h_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpldz_w_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpldz_w_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpnorm_h_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpnorm_h_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpnorm_w_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpnorm_w_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cphaddu_b_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cphaddu_b_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cphadd_b_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cphadd_b_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cphadd_h_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cphadd_h_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cphadd_w_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cphadd_w_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpccadd_b_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpccadd_b_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpbcast_b_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpbcast_b_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpbcast_h_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpbcast_h_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpbcast_w_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpbcast_w_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpextuu_b_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpextuu_b_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpextu_b_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpextu_b_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpextuu_h_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpextuu_h_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpextu_h_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpextu_h_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpextlu_b_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpextlu_b_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpextl_b_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpextl_b_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpextlu_h_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpextlu_h_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpextl_h_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpextl_h_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcastub_h_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcastub_h_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcastb_h_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcastb_h_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcastub_w_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcastub_w_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcastb_w_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcastb_w_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcastuh_w_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcastuh_w_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcasth_w_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcasth_w_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cdcastuw_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cdcastuw_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cdcastw_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cdcastw_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovfrcsar0_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovfrcsar0_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovfrcsar1_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovfrcsar1_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovfrcc_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovfrcc_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovtocsar0_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovtocsar0_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovtocsar1_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovtocsar1_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovtocc_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovtocc_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpeqz_b_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpeqz_b_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpeq_b_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpeq_b_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpeq_h_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpeq_h_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpeq_w_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpeq_w_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpne_b_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpne_b_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpne_h_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpne_h_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpne_w_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpne_w_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpgtu_b_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpgtu_b_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpgt_b_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpgt_b_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpgt_h_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpgt_h_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpgtu_w_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpgtu_w_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpgt_w_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpgt_w_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpgeu_b_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpgeu_b_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpge_b_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpge_b_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpge_h_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpge_h_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpgeu_w_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpgeu_w_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpge_w_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpcmpge_w_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpadda0u_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpadda0u_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpadda0_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpadda0_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpaddua0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpaddua0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpaddla0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpaddla0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpaddaca0u_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpaddaca0u_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpaddaca0_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpaddaca0_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpaddacua0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpaddacua0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpaddacla0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpaddacla0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsuba0u_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsuba0u_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsuba0_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsuba0_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsubua0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsubua0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsubla0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsubla0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsubaca0u_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsubaca0u_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsubaca0_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsubaca0_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsubacua0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsubacua0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsubacla0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsubacla0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpabsa0u_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpabsa0u_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpabsa0_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpabsa0_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpabsua0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpabsua0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpabsla0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpabsla0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsada0u_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsada0u_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsada0_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsada0_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsadua0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsadua0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsadla0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsadla0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpseta0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpseta0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsetua0_w_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsetua0_w_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsetla0_w_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsetla0_w_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmova0_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmova0_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovua0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovua0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovla0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovla0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovuua0_w_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovuua0_w_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovula0_w_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovula0_w_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovlua0_w_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovlua0_w_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovlla0_w_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovlla0_w_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cppacka0u_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cppacka0u_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cppacka0_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cppacka0_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cppackua0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cppackua0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cppackla0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cppackla0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cppackua0_w_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cppackua0_w_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cppackla0_w_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cppackla0_w_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovhua0_w_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovhua0_w_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovhla0_w_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovhla0_w_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpacsuma0_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpacsuma0_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpaccpa0_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpaccpa0_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsrla0_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsrla0_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsraa0_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsraa0_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpslla0_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpslla0_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsrlia0_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsrlia0_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsraia0_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsraia0_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsllia0_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpsllia0_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfsftba0s0u_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfsftba0s0u_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfsftba0s0_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfsftba0s0_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfsftbua0s0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfsftbua0s0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfsftbla0s0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfsftbla0s0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfaca0s0u_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfaca0s0u_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfaca0s0_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfaca0s0_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfacua0s0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfacua0s0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfacla0s0_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfacla0s0_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfsftba0s1u_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfsftba0s1u_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfsftba0s1_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfsftba0s1_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfsftbua0s1_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfsftbua0s1_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfsftbla0s1_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfsftbla0s1_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfaca0s1u_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfaca0s1u_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfaca0s1_b_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfaca0s1_b_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfacua0s1_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfacua0s1_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfacla0s1_h_P0S_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpfacla0s1_h_P0S_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovi_b_P0S_P1_before (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);
  UINT model_cpmovi_b_P0S_P1_after (mep_ext1_cpu *current_cpu, mepcop1_16_scache *sem);

  /* Enum declaration for unit types.  */
typedef enum unit_number {
  UNIT_NONE, UNIT_U_STORE_CTRL_REG, UNIT_U_USE_CTRL_REG, UNIT_U_USE_GPR
 , UNIT_U_MUL_GPR, UNIT_U_LDCB_GPR, UNIT_U_LOAD_GPR, UNIT_U_LDCB
 , UNIT_U_STCB, UNIT_U_DIVIDE, UNIT_U_MULTIPLY, UNIT_U_BRANCH
 , UNIT_U_EXEC, UNIT_MAX
} UNIT_NUMBER;

  struct unit {
    unit_number unit;
    UINT issue;
    UINT done;
  };

  static const int MAX_UNITS = 1;

  typedef UINT (mepcop1_16_mep_model::*model_function) (mep_ext1_cpu* current_cpu, mepcop1_16_scache* sem);

  struct insn_timing {
    // This is an integer that identifies this insn.
    UINT num;
    // Functions to handle insn-specific profiling.
    model_function model_before;
    model_function model_after;
    // Array of function units used by this insn.
    unit units[MAX_UNITS];
  };

  static const insn_timing timing[];
};

} // namespace mep_ext1

#endif // MEPCOP1_16_MODEL_H
@


1.3
log
@[cgen]

	* cpu/mep-core.cpu (fsft, ssarb): Mark as VOLATILE.
	* cpu/mep-ivc2.cpu (many): Add VOLATILE to more insns that make
	unspecified accesses to control registers.

[sid/component/cgen-cpu/mep]

	* mep-cop1-16-decode.cxx: Regenerate.
	* mep-cop1-16-decode.h: Regenerate.
	* mep-cop1-16-defs.h: Regenerate.
	* mep-cop1-16-model.cxx: Regenerate.
	* mep-cop1-16-model.h: Regenerate.
	* mep-cop1-16-sem.cxx: Regenerate.
	* mep-cop1-32-decode.cxx: Regenerate.
	* mep-cop1-32-decode.h: Regenerate.
	* mep-cop1-32-defs.h: Regenerate.
	* mep-cop1-32-model.cxx: Regenerate.
	* mep-cop1-32-model.h: Regenerate.
	* mep-cop1-32-sem.cxx: Regenerate.
	* mep-cop1-48-decode.cxx: Regenerate.
	* mep-cop1-48-decode.h: Regenerate.
	* mep-cop1-48-defs.h: Regenerate.
	* mep-cop1-48-model.cxx: Regenerate.
	* mep-cop1-48-model.h: Regenerate.
	* mep-cop1-48-sem.cxx: Regenerate.
	* mep-cop1-64-decode.cxx: Regenerate.
	* mep-cop1-64-decode.h: Regenerate.
	* mep-cop1-64-defs.h: Regenerate.
	* mep-cop1-64-model.cxx: Regenerate.
	* mep-cop1-64-model.h: Regenerate.
	* mep-cop1-64-sem.cxx: Regenerate.
	* mep-core1-decode.cxx: Regenerate.
	* mep-core1-decode.h: Regenerate.
	* mep-core1-defs.h: Regenerate.
	* mep-core1-model.cxx: Regenerate.
	* mep-core1-model.h: Regenerate.
	* mep-core1-sem.cxx: Regenerate.
	* mep-cpu.h: Regenerate.
	* mep-decode.cxx: Regenerate.
	* mep-decode.h: Regenerate.
	* mep-defs.h: Regenerate.
	* mep-desc.h: Regenerate.
	* mep-model.cxx: Regenerate.
	* mep-model.h: Regenerate.
	* mep-sem.cxx: Regenerate.

[opcodes]

	* mep-desc.c: Regenerate.
	* mep-desc.h: Regenerate.
	* mep-opc.c: Regenerate.
	* mep-opc.h: Regenerate.
@
text
@d5 1
a5 1
Copyright (C) 2000-2009 Red Hat, Inc.
@


1.2
log
@[cgen]

	* cpu/mep.opc (mep_examine_ivc2_insns): Fix bug in ivc2 decoder.
	(mep_config_map): Regenerate.

	* cpu/mep-ivc2.cpu (h-ccr-ivc2): Add generic names as well as
	ivc2-specific names.
	(simm8p20): New.
	(cmovc): move to after field definitions, use ivc2-specific
	register names.
	(cpmovi_b_P0S_P1): New.

[utils/mep]

	* mepcfgtool.c (do_cgen_config_opc): Propagate endianness and VLIW
	size to default configuration.

[sid/component/cgen-cpu/mep]

	* mep-cop1-16-decode.cxx: Regenerate.
	* mep-cop1-16-decode.h: Regenerate.
	* mep-cop1-16-model.cxx: Regenerate.
	* mep-cop1-16-model.h: Regenerate.
	* mep-cop1-16-sem.cxx: Regenerate.
	* mep-cop1-64-decode.cxx: Regenerate.
	* mep-cop1-64-decode.h: Regenerate.
	* mep-cop1-64-model.cxx: Regenerate.
	* mep-cop1-64-model.h: Regenerate.
	* mep-cop1-64-sem.cxx: Regenerate.

[opcodes]

	* mep-asm.c: Regenerate.
	* mep-desc.c: Regenerate.
	* mep-desc.h: Regenerate.
	* mep-dis.c: Regenerate.
	* mep-ibld.c: Regenerate.
	* mep-opc.c: Regenerate.
	* mep-opc.h: Regenerate.
@
text
@d5 1
a5 1
Copyright (C) 2000-2007 Red Hat, Inc.
@


1.1
log
@Index: sid/component/cgen-cpu/mep

* Makefile.am: Regenerate.
* Makefile.in: Regenerate.
* common_model.cxx: Regenerate.
* mep-core1-decode.cxx: Regenerate.
* mep-core1-sem: Regenerate.
* mep-cpu.h: Regenerate.
* mep-decode.cxx: Regenerate.
* mep-desc.h: Regenerate.
* mep-sem.cxx: Regenerate.
* mep_ext1.h: Regenerate.
* ivc2-cop.cxx: New.
* ivc2-cpu.h: New.
* ivc2.h: New.
* mep-cop1-16-decode.cxx: New.
* mep-cop1-16-decode.h: New.
* mep-cop1-16-defs.h: New.
* mep-cop1-16-model.cxx: New.
* mep-cop1-16-model.h: New.
* mep-cop1-16-sem.cxx: New.
* mep-cop1-32-decode.cxx: New.
* mep-cop1-32-decode.h: New.
* mep-cop1-32-defs.h: New.
* mep-cop1-32-model.cxx: New.
* mep-cop1-32-model.h: New.
* mep-cop1-32-sem.cxx: New.
* mep-cop1-48-decode.cxx: New.
* mep-cop1-48-decode.h: New.
* mep-cop1-48-defs.h: New.
* mep-cop1-48-model.cxx: New.
* mep-cop1-48-model.h: New.
* mep-cop1-48-sem.cxx: New.
* mep-cop1-64-decode.cxx: New.
* mep-cop1-64-decode.h: New.
* mep-cop1-64-defs.h: New.
* mep-cop1-64-model.cxx: New.
* mep-cop1-64-model.h: New.
* mep-cop1-64-sem.cxx: New.

* mep.cxx (mep_cpu::mep_cpu): Add ivc2-decode? pin.
(mep_cpu::step_insns): Flush register write queu before looping,
and after each insn bundle.

* mep.h: Regenerate.
(mep_print_insn_set_ivc2_mode): Declare.
(mep_cpu): Add register write queues.  Add IVC2 support.
(decode_bundling): Likewise.
(step_one_insn): Likewise.

Index: sid/main/dynamic

* mainDynamic: Regenerate.
* mepCfg.cxx (MepBoardCfg::set_ivc2_decode): New.
* mepCfg.h (MepBoardCfg::set_ivc2_decode): Add.
@
text
@d406 2
@

