// Seed: 2553027968
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    output uwire id_2,
    output supply0 id_3,
    input tri1 id_4,
    input supply0 id_5#(
        .id_7 (1),
        .id_8 (1),
        .id_9 (-1),
        .id_10(1)
    )
);
  wire id_11 = id_0;
  and primCall (id_1, id_10, id_11, id_4, id_5, id_7, id_8, id_9);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_5 = 32'd12
) (
    output wor id_0,
    output tri id_1,
    input supply1 id_2,
    output supply1 id_3,
    input wand id_4,
    input supply0 _id_5
);
  logic [1 : id_5] id_7;
  wire [id_5 : -1 'b0] id_8;
  module_0 modCall_1 ();
endmodule
