[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/Decoder"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Decoder|Decoder>io_dc_out_func7",
    "sources":[
      "~Decoder|Decoder>io_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Decoder|Decoder>io_dc_out_rs2_index",
    "sources":[
      "~Decoder|Decoder>io_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Decoder|Decoder>io_dc_out_rd_index",
    "sources":[
      "~Decoder|Decoder>io_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Decoder|Decoder>io_dc_out_rs1_index",
    "sources":[
      "~Decoder|Decoder>io_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Decoder|Decoder>io_dc_out_opcode",
    "sources":[
      "~Decoder|Decoder>io_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Decoder|Decoder>io_dc_out_func3",
    "sources":[
      "~Decoder|Decoder>io_inst"
    ]
  }
]