// Seed: 750050613
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wor id_3;
  input wire id_2;
  assign module_1.id_1 = 0;
  input wire id_1;
  assign id_3 = -1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  wire  id_0,
    input  uwire id_1,
    output tri   id_2,
    input  wor   id_3
);
  if (1) wire id_5 = id_3, id_6 = id_5, id_7 = id_0;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5
  );
endmodule
module module_2;
  logic id_1;
  ;
endmodule
module module_3 (
    output tri1 id_0,
    input wor id_1,
    output uwire id_2,
    output supply1 id_3
    , id_7,
    output supply1 id_4,
    output wor id_5
);
  assign id_2 = -1'b0;
  wire id_8, id_9, id_10;
  module_2 modCall_1 ();
  wire id_11, id_12;
endmodule
