# System-Verilog-Assertions
examples of some of the assertions
