<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AESOP-Lite DAQ board Main PSOC: al-main-daq.cydsn/Generated_Source/PSoC5/Clock_LR.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">AESOP-Lite DAQ board Main PSOC
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1a3a5b7916db6f49a23d101328f675c1.html">al-main-daq.cydsn</a></li><li class="navelem"><a class="el" href="dir_feabb2d18a81bafd00d5c0766b0362e3.html">Generated_Source</a></li><li class="navelem"><a class="el" href="dir_c19a56f5bc071619abcc775953a4e230.html">PSoC5</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">Clock_LR.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#if !defined(CY_CLOCK_Clock_LR_H)</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#define CY_CLOCK_Clock_LR_H</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &lt;<a class="code" href="_generated___source_2_p_so_c5_2cytypes_8h.html">cytypes.h</a>&gt;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &lt;<a class="code" href="_generated___source_2_p_so_c5_2cyfitter_8h.html">cyfitter.h</a>&gt;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* Check to see if required defines such as CY_PSOC5LP are available */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">/* They are defined starting with cy_boot v3.0 */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#if !defined (CY_PSOC5LP)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">    #error Component cy_clock_v2_20 requires cy_boot v3.0 or later</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#endif </span><span class="comment">/* (CY_PSOC5LP) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_clock___l_r_8h.html#a703e068c62148e4445f9da1c63937e20">Clock_LR_Start</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_clock___l_r_8h.html#ad82d2e17c599e57387f47a617d69219c">Clock_LR_Stop</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#if(CY_PSOC3 || CY_PSOC5LP)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="keywordtype">void</span> Clock_LR_StopBlock(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#endif </span><span class="comment">/* (CY_PSOC3 || CY_PSOC5LP) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_clock___l_r_8h.html#a8f629c1323a8affa17e6c1284df548c0">Clock_LR_StandbyPower</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> state) ;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_clock___l_r_8h.html#ad35a75892d18fccbf71df3d43f516185">Clock_LR_SetDividerRegister</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> clkDivider, <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> restart) </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>                                ;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> <a class="code hl_function" href="codegentemp_2_clock___l_r_8h.html#a2edb3cd18b52a128f763c44af98a7693">Clock_LR_GetDividerRegister</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_clock___l_r_8h.html#a593c27088473d8b33e54d1e40ec9bd84">Clock_LR_SetModeRegister</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> modeBitMask) ;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_clock___l_r_8h.html#a9f5a9dcff0231558e859e0d02a0e9d62">Clock_LR_ClearModeRegister</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> modeBitMask) ;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_function" href="codegentemp_2_clock___l_r_8h.html#a9e5be734deac8b94d52f13977a714e0e">Clock_LR_GetModeRegister</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_clock___l_r_8h.html#a238dd3d9777ec134ae6bb6bb5cc35344">Clock_LR_SetSourceRegister</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> clkSource) ;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_function" href="codegentemp_2_clock___l_r_8h.html#a581bbeab335359aabba60e5014631efb">Clock_LR_GetSourceRegister</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#if defined(Clock_LR__CFG3)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="keywordtype">void</span> Clock_LR_SetPhaseRegister(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> clkPhase) ;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> Clock_LR_GetPhaseRegister(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#endif </span><span class="comment">/* defined(Clock_LR__CFG3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#a9760bff580e4878685bb89319c13bc96">   60</a></span><span class="preprocessor">#define Clock_LR_Enable()                       Clock_LR_Start()</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#aa5f8636f15d08fe67b813f48bf938606">   61</a></span><span class="preprocessor">#define Clock_LR_Disable()                      Clock_LR_Stop()</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#ac1ea418d07bdd7f6b94f3c811c31c91c">   62</a></span><span class="preprocessor">#define Clock_LR_SetDivider(clkDivider)         Clock_LR_SetDividerRegister(clkDivider, 1u)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#a762927f9e0353e4e6e079f5e97fa162a">   63</a></span><span class="preprocessor">#define Clock_LR_SetDividerValue(clkDivider)    Clock_LR_SetDividerRegister((clkDivider) - 1u, 1u)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#a08e5595f817ffe0f3e9c2cd7a1affc2d">   64</a></span><span class="preprocessor">#define Clock_LR_SetMode(clkMode)               Clock_LR_SetModeRegister(clkMode)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#a6d9f2f68dc5b686fa1c2c68fe3197d16">   65</a></span><span class="preprocessor">#define Clock_LR_SetSource(clkSource)           Clock_LR_SetSourceRegister(clkSource)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#if defined(Clock_LR__CFG3)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">#define Clock_LR_SetPhase(clkPhase)             Clock_LR_SetPhaseRegister(clkPhase)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define Clock_LR_SetPhaseValue(clkPhase)        Clock_LR_SetPhaseRegister((clkPhase) + 1u)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#endif </span><span class="comment">/* defined(Clock_LR__CFG3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/* Register to enable or disable the clock */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#a71821467719ff47aa0c83a975f3d7bf1">   77</a></span><span class="preprocessor">#define Clock_LR_CLKEN              (* (reg8 *) Clock_LR__PM_ACT_CFG)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#af64cfcaeeefd0bd571b858c199db8e03">   78</a></span><span class="preprocessor">#define Clock_LR_CLKEN_PTR          ((reg8 *) Clock_LR__PM_ACT_CFG)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/* Register to enable or disable the clock */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#a196ead9bf64c0f1b79551de4da9ae177">   81</a></span><span class="preprocessor">#define Clock_LR_CLKSTBY            (* (reg8 *) Clock_LR__PM_STBY_CFG)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#ad833147ca2a0b2b03122d490cbd87524">   82</a></span><span class="preprocessor">#define Clock_LR_CLKSTBY_PTR        ((reg8 *) Clock_LR__PM_STBY_CFG)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/* Clock LSB divider configuration register. */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#a24cee9f12841ae7456c54558eed4b95c">   85</a></span><span class="preprocessor">#define Clock_LR_DIV_LSB            (* (reg8 *) Clock_LR__CFG0)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#a3b5dda9ac7958824690b1c5eb14b3656">   86</a></span><span class="preprocessor">#define Clock_LR_DIV_LSB_PTR        ((reg8 *) Clock_LR__CFG0)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#a666969ef0e9add0cae051953960961ea">   87</a></span><span class="preprocessor">#define Clock_LR_DIV_PTR            ((reg16 *) Clock_LR__CFG0)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/* Clock MSB divider configuration register. */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#af07c28606835dd759d823e5639e1ccd8">   90</a></span><span class="preprocessor">#define Clock_LR_DIV_MSB            (* (reg8 *) Clock_LR__CFG1)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#a1267d76f099f5cee6130d5224937c4da">   91</a></span><span class="preprocessor">#define Clock_LR_DIV_MSB_PTR        ((reg8 *) Clock_LR__CFG1)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">/* Mode and source configuration register */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#ad131d8040904df3602ea363dd5671072">   94</a></span><span class="preprocessor">#define Clock_LR_MOD_SRC            (* (reg8 *) Clock_LR__CFG2)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#ad97c0ce0b0024493d9e06c76f1df46e9">   95</a></span><span class="preprocessor">#define Clock_LR_MOD_SRC_PTR        ((reg8 *) Clock_LR__CFG2)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#if defined(Clock_LR__CFG3)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">/* Analog clock phase configuration register */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#define Clock_LR_PHASE              (* (reg8 *) Clock_LR__CFG3)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#define Clock_LR_PHASE_PTR          ((reg8 *) Clock_LR__CFG3)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#endif </span><span class="comment">/* defined(Clock_LR__CFG3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">/* Power manager register masks */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#aecbc39a42e8eb6a78dea98cb7b476afd">  109</a></span><span class="preprocessor">#define Clock_LR_CLKEN_MASK         Clock_LR__PM_ACT_MSK</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#ad6c2eb0623dbe8fdd426dd16c8cde91f">  110</a></span><span class="preprocessor">#define Clock_LR_CLKSTBY_MASK       Clock_LR__PM_STBY_MSK</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">/* CFG2 field masks */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#a81519c12fa60f19e0b7b52668ec0171d">  113</a></span><span class="preprocessor">#define Clock_LR_SRC_SEL_MSK        Clock_LR__CFG2_SRC_SEL_MASK</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_clock___l_r_8h.html#adcbe5bd73a14bdd86f3116e4338636c7">  114</a></span><span class="preprocessor">#define Clock_LR_MODE_MASK          (~(Clock_LR_SRC_SEL_MSK))</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#if defined(Clock_LR__CFG3)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/* CFG3 phase mask */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#define Clock_LR_PHASE_MASK         Clock_LR__CFG3_PHASE_DLY_MASK</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#endif </span><span class="comment">/* defined(Clock_LR__CFG3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#endif </span><span class="comment">/* CY_CLOCK_Clock_LR_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/* [] END OF FILE */</span></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2cyfitter_8h_html"><div class="ttname"><a href="_generated___source_2_p_so_c5_2cyfitter_8h.html">cyfitter.h</a></div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2cytypes_8h_html"><div class="ttname"><a href="_generated___source_2_p_so_c5_2cytypes_8h.html">cytypes.h</a></div><div class="ttdoc">CyTypes provides register access macros and approved types for use in firmware.</div></div>
<div class="ttc" id="acodegentemp_2_clock___l_r_8h_html_a238dd3d9777ec134ae6bb6bb5cc35344"><div class="ttname"><a href="codegentemp_2_clock___l_r_8h.html#a238dd3d9777ec134ae6bb6bb5cc35344">Clock_LR_SetSourceRegister</a></div><div class="ttdeci">void Clock_LR_SetSourceRegister(uint8 clkSource)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_clock___l_r_8c_source.html#l00419">Clock_LR.c:419</a></div></div>
<div class="ttc" id="acodegentemp_2_clock___l_r_8h_html_a2edb3cd18b52a128f763c44af98a7693"><div class="ttname"><a href="codegentemp_2_clock___l_r_8h.html#a2edb3cd18b52a128f763c44af98a7693">Clock_LR_GetDividerRegister</a></div><div class="ttdeci">uint16 Clock_LR_GetDividerRegister(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_clock___l_r_8c_source.html#l00297">Clock_LR.c:297</a></div></div>
<div class="ttc" id="acodegentemp_2_clock___l_r_8h_html_a581bbeab335359aabba60e5014631efb"><div class="ttname"><a href="codegentemp_2_clock___l_r_8h.html#a581bbeab335359aabba60e5014631efb">Clock_LR_GetSourceRegister</a></div><div class="ttdeci">uint8 Clock_LR_GetSourceRegister(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_clock___l_r_8c_source.html#l00464">Clock_LR.c:464</a></div></div>
<div class="ttc" id="acodegentemp_2_clock___l_r_8h_html_a593c27088473d8b33e54d1e40ec9bd84"><div class="ttname"><a href="codegentemp_2_clock___l_r_8h.html#a593c27088473d8b33e54d1e40ec9bd84">Clock_LR_SetModeRegister</a></div><div class="ttdeci">void Clock_LR_SetModeRegister(uint8 modeBitMask)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_clock___l_r_8c_source.html#l00332">Clock_LR.c:332</a></div></div>
<div class="ttc" id="acodegentemp_2_clock___l_r_8h_html_a703e068c62148e4445f9da1c63937e20"><div class="ttname"><a href="codegentemp_2_clock___l_r_8h.html#a703e068c62148e4445f9da1c63937e20">Clock_LR_Start</a></div><div class="ttdeci">void Clock_LR_Start(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_clock___l_r_8c_source.html#l00045">Clock_LR.c:45</a></div></div>
<div class="ttc" id="acodegentemp_2_clock___l_r_8h_html_a8f629c1323a8affa17e6c1284df548c0"><div class="ttname"><a href="codegentemp_2_clock___l_r_8h.html#a8f629c1323a8affa17e6c1284df548c0">Clock_LR_StandbyPower</a></div><div class="ttdeci">void Clock_LR_StandbyPower(uint8 state)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_clock___l_r_8c_source.html#l00157">Clock_LR.c:157</a></div></div>
<div class="ttc" id="acodegentemp_2_clock___l_r_8h_html_a9e5be734deac8b94d52f13977a714e0e"><div class="ttname"><a href="codegentemp_2_clock___l_r_8h.html#a9e5be734deac8b94d52f13977a714e0e">Clock_LR_GetModeRegister</a></div><div class="ttdeci">uint8 Clock_LR_GetModeRegister(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_clock___l_r_8c_source.html#l00388">Clock_LR.c:388</a></div></div>
<div class="ttc" id="acodegentemp_2_clock___l_r_8h_html_a9f5a9dcff0231558e859e0d02a0e9d62"><div class="ttname"><a href="codegentemp_2_clock___l_r_8h.html#a9f5a9dcff0231558e859e0d02a0e9d62">Clock_LR_ClearModeRegister</a></div><div class="ttdeci">void Clock_LR_ClearModeRegister(uint8 modeBitMask)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_clock___l_r_8c_source.html#l00367">Clock_LR.c:367</a></div></div>
<div class="ttc" id="acodegentemp_2_clock___l_r_8h_html_ad35a75892d18fccbf71df3d43f516185"><div class="ttname"><a href="codegentemp_2_clock___l_r_8h.html#ad35a75892d18fccbf71df3d43f516185">Clock_LR_SetDividerRegister</a></div><div class="ttdeci">void Clock_LR_SetDividerRegister(uint16 clkDivider, uint8 restart)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_clock___l_r_8c_source.html#l00193">Clock_LR.c:193</a></div></div>
<div class="ttc" id="acodegentemp_2_clock___l_r_8h_html_ad82d2e17c599e57387f47a617d69219c"><div class="ttname"><a href="codegentemp_2_clock___l_r_8h.html#ad82d2e17c599e57387f47a617d69219c">Clock_LR_Stop</a></div><div class="ttdeci">void Clock_LR_Stop(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_clock___l_r_8c_source.html#l00071">Clock_LR.c:71</a></div></div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_a05f6b0ae8f6a6e135b0e290c25fe0e4e"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a></div><div class="ttdeci">unsigned short uint16</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00490">cytypes.h:490</a></div></div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_adde6aaee8457bee49c2a92621fe22b79"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a></div><div class="ttdeci">unsigned char uint8</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00489">cytypes.h:489</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
