<def f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='393' ll='395' type='bool llvm::GCNSubtarget::hasReadVCCZBug() const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='391'>/// Extra wait hazard is needed in some cases before
  /// s_cbranch_vccnz/s_cbranch_vccz.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='1044' u='c' c='_ZN12_GLOBAL__N_116SIInsertWaitcnts25generateWaitcntInstBeforeERN4llvm12MachineInstrERNS_15WaitcntBracketsEPS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='1409' u='c' c='_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='1446' u='c' c='_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='1460' u='c' c='_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='1479' u='c' c='_ZN12_GLOBAL__N_116SIInsertWaitcnts20insertWaitcntInBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockERNS_15WaitcntBracketsE'/>
