<stg><name>parseSAOEO</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="32">
<![CDATA[
:0 %binIdx = alloca i32 1

]]></Node>
<StgValue><ssdm name="binIdx"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
:1 %symbolVal_write_assign = alloca i32 1

]]></Node>
<StgValue><ssdm name="symbolVal_write_assign"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
:2 %state_ivlOffset_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="state_ivlOffset_0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
:3 %state_bstate_n_bits_held_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
:4 %state_bstate_held_aligned_word_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
:5 %state_bstate_currIdx_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6 %state_bstate_held_aligned_word_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_bstate_held_aligned_word_read

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %state_bstate_n_bits_held_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_bstate_n_bits_held_read

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %state_bstate_currIdx_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_bstate_currIdx_read

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %state_ivlOffset_V_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_ivlOffset_V_read

]]></Node>
<StgValue><ssdm name="state_ivlOffset_V_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
:10 %baeState_0_constprop_load = load i32 %baeState_0_constprop

]]></Node>
<StgValue><ssdm name="baeState_0_constprop_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %store_ln80 = store i32 %state_bstate_currIdx_read_1, i32 %state_bstate_currIdx_0

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12 %store_ln80 = store i8 %state_bstate_held_aligned_word_read_1, i8 %state_bstate_held_aligned_word_0

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13 %store_ln80 = store i8 %state_bstate_n_bits_held_read_1, i8 %state_bstate_n_bits_held_0

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %store_ln80 = store i32 %state_ivlOffset_V_read_1, i32 %state_ivlOffset_0

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15 %store_ln80 = store i32 0, i32 %symbolVal_write_assign

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:16 %store_ln80 = store i2 0, i2 %binIdx

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln80 = br void

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0 %binIdx_2 = load i2 %binIdx

]]></Node>
<StgValue><ssdm name="binIdx_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %icmp_ln80 = icmp_eq  i2 %binIdx_2, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %add_ln83 = add i2 %binIdx_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln80 = br i1 %icmp_ln80, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.split:0 %state_bstate_n_bits_held_0_load_1 = load i8 %state_bstate_n_bits_held_0

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_0_load_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.split:1 %state_bstate_held_aligned_word_0_load = load i8 %state_bstate_held_aligned_word_0

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_0_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln75"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="8">
<![CDATA[
.split:3 %zext_ln13 = zext i8 %state_bstate_n_bits_held_0_load_1

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:4 %icmp_ln13 = icmp_eq  i8 %state_bstate_n_bits_held_0_load_1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="8">
<![CDATA[
.split:5 %zext_ln14 = zext i8 %state_bstate_held_aligned_word_0_load

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:6 %br_ln13 = br i1 %icmp_ln13, void, void %._crit_edge3

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0 %add_ln14 = add i9 %zext_ln13, i9 511

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="9">
<![CDATA[
:1 %sext_ln14 = sext i9 %add_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %retVal_15 = lshr i32 %zext_ln14, i32 %sext_ln14

]]></Node>
<StgValue><ssdm name="retVal_15"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32">
<![CDATA[
:3 %retVal_16 = trunc i32 %retVal_15

]]></Node>
<StgValue><ssdm name="retVal_16"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %add_ln16 = add i8 %state_bstate_n_bits_held_0_load_1, i8 255

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:6 %store_ln17 = store i8 %add_ln16, i8 %state_bstate_n_bits_held_0

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge3:0 %state_bstate_currIdx_0_load = load i32 %state_bstate_currIdx_0

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_0_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge3:1 %zext_ln5 = zext i32 %state_bstate_currIdx_0_load

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3:2 %bStream_addr = getelementptr i8 %bStream, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="bStream_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge3:3 %retVal_17 = load i3 %bStream_addr

]]></Node>
<StgValue><ssdm name="retVal_17"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:4 %add_ln6 = add i32 %state_bstate_currIdx_0_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge3:8 %store_ln46 = store i32 %add_ln6, i32 %state_bstate_currIdx_0

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %symbolVal_write_assign_load_1 = load i32 %symbolVal_write_assign

]]></Node>
<StgValue><ssdm name="symbolVal_write_assign_load_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1 %state_ivlOffset_0_load_1 = load i32 %state_ivlOffset_0

]]></Node>
<StgValue><ssdm name="state_ivlOffset_0_load_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:2 %state_bstate_n_bits_held_0_load = load i8 %state_bstate_n_bits_held_0

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_0_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:3 %state_bstate_held_aligned_word_0_load_1 = load i8 %state_bstate_held_aligned_word_0

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_0_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4 %state_bstate_currIdx_0_load_1 = load i32 %state_bstate_currIdx_0

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_0_load_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="112" op_0_bw="112" op_1_bw="32">
<![CDATA[
:5 %mrv = insertvalue i112 <undef>, i32 %state_ivlOffset_0_load_1

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="112" op_0_bw="112" op_1_bw="32">
<![CDATA[
:6 %mrv_1 = insertvalue i112 %mrv, i32 %state_bstate_currIdx_0_load_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="112" op_0_bw="112" op_1_bw="8">
<![CDATA[
:7 %mrv_2 = insertvalue i112 %mrv_1, i8 %state_bstate_n_bits_held_0_load

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="112" op_0_bw="112" op_1_bw="8">
<![CDATA[
:8 %mrv_3 = insertvalue i112 %mrv_2, i8 %state_bstate_held_aligned_word_0_load_1

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="112" op_0_bw="112" op_1_bw="32">
<![CDATA[
:9 %mrv_4 = insertvalue i112 %mrv_3, i32 %symbolVal_write_assign_load_1

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="112">
<![CDATA[
:10 %ret_ln89 = ret i112 %mrv_4

]]></Node>
<StgValue><ssdm name="ret_ln89"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="1">
<![CDATA[
:4 %zext_ln11 = zext i1 %retVal_16

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln17 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge3:3 %retVal_17 = load i3 %bStream_addr

]]></Node>
<StgValue><ssdm name="retVal_17"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge3:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %retVal_17, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="1">
<![CDATA[
._crit_edge3:6 %zext_ln42 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
._crit_edge3:7 %retVal = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln42

]]></Node>
<StgValue><ssdm name="retVal"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge3:9 %store_ln46 = store i8 %retVal_17, i8 %state_bstate_held_aligned_word_0

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge3:10 %store_ln46 = store i8 7, i8 %state_bstate_n_bits_held_0

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3:11 %br_ln46 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i:16 %store_ln83 = store i2 %add_ln83, i2 %binIdx

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i:0 %val = phi i9 %retVal, void %._crit_edge3, i9 %zext_ln11, void

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i:1 %symbolVal_write_assign_load = load i32 %symbolVal_write_assign

]]></Node>
<StgValue><ssdm name="symbolVal_write_assign_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i:2 %state_ivlOffset_0_load = load i32 %state_ivlOffset_0

]]></Node>
<StgValue><ssdm name="state_ivlOffset_0_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i:3 %trunc_ln1543 = trunc i32 %state_ivlOffset_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln1543"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i:4 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln1543, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i:5 %or_ln1543 = or i9 %shl_ln, i9 %val

]]></Node>
<StgValue><ssdm name="or_ln1543"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i:6 %tmp_s = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %state_ivlOffset_0_load, i32 8, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i:7 %ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %tmp_s, i9 %or_ln1543

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i:8 %icmp_ln1076 = icmp_ult  i32 %ret, i32 %baeState_0_constprop_load

]]></Node>
<StgValue><ssdm name="icmp_ln1076"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i:9 %sub_ln229 = sub i32 %ret, i32 %baeState_0_constprop_load

]]></Node>
<StgValue><ssdm name="sub_ln229"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i:10 %ret_7 = select i1 %icmp_ln1076, i32 %ret, i32 %sub_ln229

]]></Node>
<StgValue><ssdm name="ret_7"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i:11 %binVal = xor i1 %icmp_ln1076, i1 1

]]></Node>
<StgValue><ssdm name="binVal"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="31" op_0_bw="32">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i:12 %trunc_ln82 = trunc i32 %symbolVal_write_assign_load

]]></Node>
<StgValue><ssdm name="trunc_ln82"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i:13 %or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln82, i1 %binVal

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i:14 %store_ln76 = store i32 %ret_7, i32 %state_ivlOffset_0

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i:15 %store_ln82 = store i32 %or_ln, i32 %symbolVal_write_assign

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i:17 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="93" name="state_ivlOffset_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_ivlOffset_V_read"/></StgValue>
</port>
<port id="94" name="state_bstate_currIdx_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_bstate_currIdx_read"/></StgValue>
</port>
<port id="95" name="state_bstate_n_bits_held_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_bstate_n_bits_held_read"/></StgValue>
</port>
<port id="96" name="state_bstate_held_aligned_word_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_bstate_held_aligned_word_read"/></StgValue>
</port>
<port id="97" name="bStream" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="bStream"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="baeState_0_constprop" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="baeState_0_constprop"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="100" from="StgValue_99" to="binIdx" fromId="99" toId="5">
</dataflow>
<dataflow id="101" from="StgValue_99" to="symbolVal_write_assign" fromId="99" toId="6">
</dataflow>
<dataflow id="102" from="StgValue_99" to="state_ivlOffset_0" fromId="99" toId="7">
</dataflow>
<dataflow id="103" from="StgValue_99" to="state_bstate_n_bits_held_0" fromId="99" toId="8">
</dataflow>
<dataflow id="104" from="StgValue_99" to="state_bstate_held_aligned_word_0" fromId="99" toId="9">
</dataflow>
<dataflow id="105" from="StgValue_99" to="state_bstate_currIdx_0" fromId="99" toId="10">
</dataflow>
<dataflow id="107" from="_ssdm_op_Read.ap_auto.i8" to="state_bstate_held_aligned_word_read_1" fromId="106" toId="11">
</dataflow>
<dataflow id="108" from="state_bstate_held_aligned_word_read" to="state_bstate_held_aligned_word_read_1" fromId="96" toId="11">
</dataflow>
<dataflow id="109" from="_ssdm_op_Read.ap_auto.i8" to="state_bstate_n_bits_held_read_1" fromId="106" toId="12">
</dataflow>
<dataflow id="110" from="state_bstate_n_bits_held_read" to="state_bstate_n_bits_held_read_1" fromId="95" toId="12">
</dataflow>
<dataflow id="112" from="_ssdm_op_Read.ap_auto.i32" to="state_bstate_currIdx_read_1" fromId="111" toId="13">
</dataflow>
<dataflow id="113" from="state_bstate_currIdx_read" to="state_bstate_currIdx_read_1" fromId="94" toId="13">
</dataflow>
<dataflow id="114" from="_ssdm_op_Read.ap_auto.i32" to="state_ivlOffset_V_read_1" fromId="111" toId="14">
</dataflow>
<dataflow id="115" from="state_ivlOffset_V_read" to="state_ivlOffset_V_read_1" fromId="93" toId="14">
</dataflow>
<dataflow id="116" from="baeState_0_constprop" to="baeState_0_constprop_load" fromId="98" toId="15">
</dataflow>
<dataflow id="117" from="state_bstate_currIdx_read_1" to="store_ln80" fromId="13" toId="16">
</dataflow>
<dataflow id="118" from="state_bstate_currIdx_0" to="store_ln80" fromId="10" toId="16">
</dataflow>
<dataflow id="119" from="state_bstate_held_aligned_word_read_1" to="store_ln80" fromId="11" toId="17">
</dataflow>
<dataflow id="120" from="state_bstate_held_aligned_word_0" to="store_ln80" fromId="9" toId="17">
</dataflow>
<dataflow id="121" from="state_bstate_n_bits_held_read_1" to="store_ln80" fromId="12" toId="18">
</dataflow>
<dataflow id="122" from="state_bstate_n_bits_held_0" to="store_ln80" fromId="8" toId="18">
</dataflow>
<dataflow id="123" from="state_ivlOffset_V_read_1" to="store_ln80" fromId="14" toId="19">
</dataflow>
<dataflow id="124" from="state_ivlOffset_0" to="store_ln80" fromId="7" toId="19">
</dataflow>
<dataflow id="126" from="StgValue_125" to="store_ln80" fromId="125" toId="20">
</dataflow>
<dataflow id="127" from="symbolVal_write_assign" to="store_ln80" fromId="6" toId="20">
</dataflow>
<dataflow id="129" from="StgValue_128" to="store_ln80" fromId="128" toId="21">
</dataflow>
<dataflow id="130" from="binIdx" to="store_ln80" fromId="5" toId="21">
</dataflow>
<dataflow id="131" from="binIdx" to="binIdx_2" fromId="5" toId="23">
</dataflow>
<dataflow id="132" from="binIdx_2" to="icmp_ln80" fromId="23" toId="24">
</dataflow>
<dataflow id="134" from="StgValue_133" to="icmp_ln80" fromId="133" toId="24">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="135" toId="25">
</dataflow>
<dataflow id="138" from="StgValue_137" to="empty" fromId="137" toId="25">
</dataflow>
<dataflow id="139" from="StgValue_137" to="empty" fromId="137" toId="25">
</dataflow>
<dataflow id="140" from="StgValue_137" to="empty" fromId="137" toId="25">
</dataflow>
<dataflow id="141" from="binIdx_2" to="add_ln83" fromId="23" toId="26">
</dataflow>
<dataflow id="143" from="StgValue_142" to="add_ln83" fromId="142" toId="26">
</dataflow>
<dataflow id="144" from="icmp_ln80" to="br_ln80" fromId="24" toId="27">
</dataflow>
<dataflow id="145" from="state_bstate_n_bits_held_0" to="state_bstate_n_bits_held_0_load_1" fromId="8" toId="28">
</dataflow>
<dataflow id="146" from="state_bstate_held_aligned_word_0" to="state_bstate_held_aligned_word_0_load" fromId="9" toId="29">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecLoopName" to="specloopname_ln75" fromId="147" toId="30">
</dataflow>
<dataflow id="150" from="empty_20" to="specloopname_ln75" fromId="149" toId="30">
</dataflow>
<dataflow id="151" from="state_bstate_n_bits_held_0_load_1" to="zext_ln13" fromId="28" toId="31">
</dataflow>
<dataflow id="152" from="state_bstate_n_bits_held_0_load_1" to="icmp_ln13" fromId="28" toId="32">
</dataflow>
<dataflow id="154" from="StgValue_153" to="icmp_ln13" fromId="153" toId="32">
</dataflow>
<dataflow id="155" from="state_bstate_held_aligned_word_0_load" to="zext_ln14" fromId="29" toId="33">
</dataflow>
<dataflow id="156" from="icmp_ln13" to="br_ln13" fromId="32" toId="34">
</dataflow>
<dataflow id="157" from="zext_ln13" to="add_ln14" fromId="31" toId="35">
</dataflow>
<dataflow id="159" from="StgValue_158" to="add_ln14" fromId="158" toId="35">
</dataflow>
<dataflow id="160" from="add_ln14" to="sext_ln14" fromId="35" toId="36">
</dataflow>
<dataflow id="161" from="zext_ln14" to="retVal_15" fromId="33" toId="37">
</dataflow>
<dataflow id="162" from="sext_ln14" to="retVal_15" fromId="36" toId="37">
</dataflow>
<dataflow id="163" from="retVal_15" to="retVal_16" fromId="37" toId="38">
</dataflow>
<dataflow id="164" from="state_bstate_n_bits_held_0_load_1" to="add_ln16" fromId="28" toId="39">
</dataflow>
<dataflow id="166" from="StgValue_165" to="add_ln16" fromId="165" toId="39">
</dataflow>
<dataflow id="167" from="add_ln16" to="store_ln17" fromId="39" toId="40">
</dataflow>
<dataflow id="168" from="state_bstate_n_bits_held_0" to="store_ln17" fromId="8" toId="40">
</dataflow>
<dataflow id="169" from="state_bstate_currIdx_0" to="state_bstate_currIdx_0_load" fromId="10" toId="41">
</dataflow>
<dataflow id="170" from="state_bstate_currIdx_0_load" to="zext_ln5" fromId="41" toId="42">
</dataflow>
<dataflow id="171" from="bStream" to="bStream_addr" fromId="97" toId="43">
</dataflow>
<dataflow id="173" from="StgValue_172" to="bStream_addr" fromId="172" toId="43">
</dataflow>
<dataflow id="174" from="zext_ln5" to="bStream_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="175" from="bStream_addr" to="retVal_17" fromId="43" toId="44">
</dataflow>
<dataflow id="176" from="state_bstate_currIdx_0_load" to="add_ln6" fromId="41" toId="45">
</dataflow>
<dataflow id="177" from="StgValue_99" to="add_ln6" fromId="99" toId="45">
</dataflow>
<dataflow id="178" from="add_ln6" to="store_ln46" fromId="45" toId="46">
</dataflow>
<dataflow id="179" from="state_bstate_currIdx_0" to="store_ln46" fromId="10" toId="46">
</dataflow>
<dataflow id="180" from="symbolVal_write_assign" to="symbolVal_write_assign_load_1" fromId="6" toId="47">
</dataflow>
<dataflow id="181" from="state_ivlOffset_0" to="state_ivlOffset_0_load_1" fromId="7" toId="48">
</dataflow>
<dataflow id="182" from="state_bstate_n_bits_held_0" to="state_bstate_n_bits_held_0_load" fromId="8" toId="49">
</dataflow>
<dataflow id="183" from="state_bstate_held_aligned_word_0" to="state_bstate_held_aligned_word_0_load_1" fromId="9" toId="50">
</dataflow>
<dataflow id="184" from="state_bstate_currIdx_0" to="state_bstate_currIdx_0_load_1" fromId="10" toId="51">
</dataflow>
<dataflow id="186" from="StgValue_185" to="mrv" fromId="185" toId="52">
</dataflow>
<dataflow id="187" from="state_ivlOffset_0_load_1" to="mrv" fromId="48" toId="52">
</dataflow>
<dataflow id="188" from="mrv" to="mrv_1" fromId="52" toId="53">
</dataflow>
<dataflow id="189" from="state_bstate_currIdx_0_load_1" to="mrv_1" fromId="51" toId="53">
</dataflow>
<dataflow id="190" from="mrv_1" to="mrv_2" fromId="53" toId="54">
</dataflow>
<dataflow id="191" from="state_bstate_n_bits_held_0_load" to="mrv_2" fromId="49" toId="54">
</dataflow>
<dataflow id="192" from="mrv_2" to="mrv_3" fromId="54" toId="55">
</dataflow>
<dataflow id="193" from="state_bstate_held_aligned_word_0_load_1" to="mrv_3" fromId="50" toId="55">
</dataflow>
<dataflow id="194" from="mrv_3" to="mrv_4" fromId="55" toId="56">
</dataflow>
<dataflow id="195" from="symbolVal_write_assign_load_1" to="mrv_4" fromId="47" toId="56">
</dataflow>
<dataflow id="196" from="mrv_4" to="ret_ln89" fromId="56" toId="57">
</dataflow>
<dataflow id="197" from="retVal_16" to="zext_ln11" fromId="38" toId="58">
</dataflow>
<dataflow id="198" from="bStream_addr" to="retVal_17" fromId="43" toId="60">
</dataflow>
<dataflow id="200" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="199" toId="61">
</dataflow>
<dataflow id="201" from="retVal_17" to="tmp" fromId="60" toId="61">
</dataflow>
<dataflow id="203" from="StgValue_202" to="tmp" fromId="202" toId="61">
</dataflow>
<dataflow id="204" from="tmp" to="zext_ln42" fromId="61" toId="62">
</dataflow>
<dataflow id="206" from="_ssdm_op_BitConcatenate.i9.i1.i8" to="retVal" fromId="205" toId="63">
</dataflow>
<dataflow id="208" from="StgValue_207" to="retVal" fromId="207" toId="63">
</dataflow>
<dataflow id="209" from="zext_ln42" to="retVal" fromId="62" toId="63">
</dataflow>
<dataflow id="210" from="retVal_17" to="store_ln46" fromId="60" toId="64">
</dataflow>
<dataflow id="211" from="state_bstate_held_aligned_word_0" to="store_ln46" fromId="9" toId="64">
</dataflow>
<dataflow id="213" from="StgValue_212" to="store_ln46" fromId="212" toId="65">
</dataflow>
<dataflow id="214" from="state_bstate_n_bits_held_0" to="store_ln46" fromId="8" toId="65">
</dataflow>
<dataflow id="215" from="add_ln83" to="store_ln83" fromId="26" toId="67">
</dataflow>
<dataflow id="216" from="binIdx" to="store_ln83" fromId="5" toId="67">
</dataflow>
<dataflow id="217" from="retVal" to="val" fromId="63" toId="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="218" from="br_ln46" to="val" fromId="66" toId="68">
</dataflow>
<dataflow id="219" from="zext_ln11" to="val" fromId="58" toId="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="220" from="br_ln17" to="val" fromId="59" toId="68">
</dataflow>
<dataflow id="221" from="symbolVal_write_assign" to="symbolVal_write_assign_load" fromId="6" toId="69">
</dataflow>
<dataflow id="222" from="state_ivlOffset_0" to="state_ivlOffset_0_load" fromId="7" toId="70">
</dataflow>
<dataflow id="223" from="state_ivlOffset_0_load" to="trunc_ln1543" fromId="70" toId="71">
</dataflow>
<dataflow id="225" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="shl_ln" fromId="224" toId="72">
</dataflow>
<dataflow id="226" from="trunc_ln1543" to="shl_ln" fromId="71" toId="72">
</dataflow>
<dataflow id="227" from="StgValue_207" to="shl_ln" fromId="207" toId="72">
</dataflow>
<dataflow id="228" from="shl_ln" to="or_ln1543" fromId="72" toId="73">
</dataflow>
<dataflow id="229" from="val" to="or_ln1543" fromId="68" toId="73">
</dataflow>
<dataflow id="231" from="_ssdm_op_PartSelect.i23.i32.i32.i32" to="tmp_s" fromId="230" toId="74">
</dataflow>
<dataflow id="232" from="state_ivlOffset_0_load" to="tmp_s" fromId="70" toId="74">
</dataflow>
<dataflow id="234" from="StgValue_233" to="tmp_s" fromId="233" toId="74">
</dataflow>
<dataflow id="236" from="StgValue_235" to="tmp_s" fromId="235" toId="74">
</dataflow>
<dataflow id="238" from="_ssdm_op_BitConcatenate.i32.i23.i9" to="ret" fromId="237" toId="75">
</dataflow>
<dataflow id="239" from="tmp_s" to="ret" fromId="74" toId="75">
</dataflow>
<dataflow id="240" from="or_ln1543" to="ret" fromId="73" toId="75">
</dataflow>
<dataflow id="241" from="ret" to="icmp_ln1076" fromId="75" toId="76">
</dataflow>
<dataflow id="242" from="baeState_0_constprop_load" to="icmp_ln1076" fromId="15" toId="76">
</dataflow>
<dataflow id="243" from="ret" to="sub_ln229" fromId="75" toId="77">
</dataflow>
<dataflow id="244" from="baeState_0_constprop_load" to="sub_ln229" fromId="15" toId="77">
</dataflow>
<dataflow id="245" from="icmp_ln1076" to="ret_7" fromId="76" toId="78">
</dataflow>
<dataflow id="246" from="ret" to="ret_7" fromId="75" toId="78">
</dataflow>
<dataflow id="247" from="sub_ln229" to="ret_7" fromId="77" toId="78">
</dataflow>
<dataflow id="248" from="icmp_ln1076" to="binVal" fromId="76" toId="79">
</dataflow>
<dataflow id="250" from="StgValue_249" to="binVal" fromId="249" toId="79">
</dataflow>
<dataflow id="251" from="symbolVal_write_assign_load" to="trunc_ln82" fromId="69" toId="80">
</dataflow>
<dataflow id="253" from="_ssdm_op_BitConcatenate.i32.i31.i1" to="or_ln" fromId="252" toId="81">
</dataflow>
<dataflow id="254" from="trunc_ln82" to="or_ln" fromId="80" toId="81">
</dataflow>
<dataflow id="255" from="binVal" to="or_ln" fromId="79" toId="81">
</dataflow>
<dataflow id="256" from="ret_7" to="store_ln76" fromId="78" toId="82">
</dataflow>
<dataflow id="257" from="state_ivlOffset_0" to="store_ln76" fromId="7" toId="82">
</dataflow>
<dataflow id="258" from="or_ln" to="store_ln82" fromId="81" toId="83">
</dataflow>
<dataflow id="259" from="symbolVal_write_assign" to="store_ln82" fromId="6" toId="83">
</dataflow>
<dataflow id="260" from="icmp_ln80" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="261" from="icmp_ln13" to="StgValue_2" fromId="32" toId="2">
</dataflow>
<dataflow id="262" from="icmp_ln13" to="StgValue_3" fromId="32" toId="3">
</dataflow>
</dataflows>


</stg>
