((components (((name main) (signature ((name _this) (ports (((name go) (width 1) (direction Output) (parent _this) (attributes (((Num Go) 1)))) ((name clk) (width 1) (direction Output) (parent _this) (attributes (((Bool Clk) 1)))) ((name reset) (width 1) (direction Output) (parent _this) (attributes (((Bool Reset) 1)))) ((name done) (width 1) (direction Input) (parent _this) (attributes (((Num Done) 1)))))) (prototype ThisComponent) (attributes ()) (reference false))) (cells (((name input0) (ports (((name out) (width 32) (direction Output) (parent input0) (attributes ())))) (prototype (Primitive (name std_const) (param_binding ((WIDTH 32) (VALUE 21))) (is_comb true) (latency ()))) (attributes ()) (reference false)) ((name input1) (ports (((name out) (width 32) (direction Output) (parent input1) (attributes ())))) (prototype (Primitive (name std_const) (param_binding ((WIDTH 32) (VALUE 2))) (is_comb true) (latency ()))) (attributes ()) (reference false)) ((name reg_q) (ports (((name in) (width 32) (direction Input) (parent reg_q) (attributes (((Num WriteTogether) 1) ((Bool Data) 1)))) ((name write_en) (width 1) (direction Input) (parent reg_q) (attributes (((Num WriteTogether) 1) ((Num Static) 1) ((Num Go) 1)))) ((name clk) (width 1) (direction Input) (parent reg_q) (attributes (((Bool Clk) 1)))) ((name reset) (width 1) (direction Input) (parent reg_q) (attributes (((Bool Reset) 1)))) ((name out) (width 32) (direction Output) (parent reg_q) (attributes (((Bool Stable) 1)))) ((name done) (width 1) (direction Output) (parent reg_q) (attributes (((Num Done) 1)))))) (prototype (Primitive (name std_reg) (param_binding ((WIDTH 32))) (is_comb false) (latency ()))) (attributes ()) (reference false)) ((name reg_r) (ports (((name in) (width 32) (direction Input) (parent reg_r) (attributes (((Num WriteTogether) 1) ((Bool Data) 1)))) ((name write_en) (width 1) (direction Input) (parent reg_r) (attributes (((Num WriteTogether) 1) ((Num Static) 1) ((Num Go) 1)))) ((name clk) (width 1) (direction Input) (parent reg_r) (attributes (((Bool Clk) 1)))) ((name reset) (width 1) (direction Input) (parent reg_r) (attributes (((Bool Reset) 1)))) ((name out) (width 32) (direction Output) (parent reg_r) (attributes (((Bool Stable) 1)))) ((name done) (width 1) (direction Output) (parent reg_r) (attributes (((Num Done) 1)))))) (prototype (Primitive (name std_reg) (param_binding ((WIDTH 32))) (is_comb false) (latency ()))) (attributes ()) (reference false)) ((name div) (ports (((name clk) (width 1) (direction Input) (parent div) (attributes (((Bool Clk) 1)))) ((name reset) (width 1) (direction Input) (parent div) (attributes (((Bool Reset) 1)))) ((name go) (width 1) (direction Input) (parent div) (attributes (((Num WriteTogether) 1) ((Num Go) 1)))) ((name left) (width 32) (direction Input) (parent div) (attributes (((Num WriteTogether) 1) ((Bool Data) 1)))) ((name right) (width 32) (direction Input) (parent div) (attributes (((Num WriteTogether) 1) ((Bool Data) 1)))) ((name out_quotient) (width 32) (direction Output) (parent div) (attributes (((Bool Stable) 1)))) ((name out_remainder) (width 32) (direction Output) (parent div) (attributes (((Bool Stable) 1)))) ((name done) (width 1) (direction Output) (parent div) (attributes (((Num Done) 1)))))) (prototype (Primitive (name std_div_pipe) (param_binding ((WIDTH 32))) (is_comb false) (latency ()))) (attributes ()) (reference false)) ((name or0) (ports (((name left) (width 32) (direction Input) (parent or0) (attributes (((Bool Data) 1)))) ((name right) (width 32) (direction Input) (parent or0) (attributes (((Bool Data) 1)))) ((name out) (width 32) (direction Output) (parent or0) (attributes ())))) (prototype (Primitive (name std_or) (param_binding ((WIDTH 32))) (is_comb true) (latency ()))) (attributes ()) (reference false)) ((name result) (ports (((name in) (width 32) (direction Input) (parent result) (attributes (((Num WriteTogether) 1) ((Bool Data) 1)))) ((name write_en) (width 1) (direction Input) (parent result) (attributes (((Num WriteTogether) 1) ((Num Static) 1) ((Num Go) 1)))) ((name clk) (width 1) (direction Input) (parent result) (attributes (((Bool Clk) 1)))) ((name reset) (width 1) (direction Input) (parent result) (attributes (((Bool Reset) 1)))) ((name out) (width 32) (direction Output) (parent result) (attributes (((Bool Stable) 1)))) ((name done) (width 1) (direction Output) (parent result) (attributes (((Num Done) 1)))))) (prototype (Primitive (name std_reg) (param_binding ((WIDTH 32))) (is_comb false) (latency ()))) (attributes ()) (reference false)) ((name _1_1) (ports (((name out) (width 1) (direction Output) (parent _1_1) (attributes ())))) (prototype (Constant (val 1) (width 1))) (attributes ()) (reference false)))) (groups (((name div_group) (assignments (((dst ((name in) (width 32) (direction Input) (parent reg_r) (attributes (((Num WriteTogether) 1) ((Bool Data) 1))))) (src ((name out_remainder) (width 32) (direction Output) (parent div) (attributes (((Bool Stable) 1))))) (guard True) (attributes ())) ((dst ((name in) (width 32) (direction Input) (parent reg_q) (attributes (((Num WriteTogether) 1) ((Bool Data) 1))))) (src ((name out_quotient) (width 32) (direction Output) (parent div) (attributes (((Bool Stable) 1))))) (guard True) (attributes ())) ((dst ((name write_en) (width 1) (direction Input) (parent reg_r) (attributes (((Num WriteTogether) 1) ((Num Static) 1) ((Num Go) 1))))) (src ((name out) (width 1) (direction Output) (parent _1_1) (attributes ()))) (guard (Port ((name done) (width 1) (direction Output) (parent div) (attributes (((Num Done) 1)))))) (attributes ())) ((dst ((name write_en) (width 1) (direction Input) (parent reg_q) (attributes (((Num WriteTogether) 1) ((Num Static) 1) ((Num Go) 1))))) (src ((name out) (width 1) (direction Output) (parent _1_1) (attributes ()))) (guard (Port ((name done) (width 1) (direction Output) (parent div) (attributes (((Num Done) 1)))))) (attributes ())) ((dst ((name right) (width 32) (direction Input) (parent div) (attributes (((Num WriteTogether) 1) ((Bool Data) 1))))) (src ((name out) (width 32) (direction Output) (parent input1) (attributes ()))) (guard True) (attributes ())) ((dst ((name left) (width 32) (direction Input) (parent div) (attributes (((Num WriteTogether) 1) ((Bool Data) 1))))) (src ((name out) (width 32) (direction Output) (parent input0) (attributes ()))) (guard True) (attributes ())) ((dst ((name go) (width 1) (direction Input) (parent div) (attributes (((Num WriteTogether) 1) ((Num Go) 1))))) (src ((name out) (width 1) (direction Output) (parent _1_1) (attributes ()))) (guard True) (attributes ())) ((dst ((name done) (width 1) (direction Inout) (parent div_group) (attributes ()))) (src ((name out) (width 1) (direction Output) (parent _1_1) (attributes ()))) (guard (And (Port ((name done) (width 1) (direction Output) (parent reg_q) (attributes (((Num Done) 1))))) (Port ((name done) (width 1) (direction Output) (parent reg_r) (attributes (((Num Done) 1))))))) (attributes ())))) (holes (((name go) (width 1) (direction Inout) (parent div_group) (attributes ())) ((name done) (width 1) (direction Inout) (parent div_group) (attributes ())))) (attributes ())) ((name or_group) (assignments (((dst ((name write_en) (width 1) (direction Input) (parent result) (attributes (((Num WriteTogether) 1) ((Num Static) 1) ((Num Go) 1))))) (src ((name out) (width 1) (direction Output) (parent _1_1) (attributes ()))) (guard True) (attributes ())) ((dst ((name right) (width 32) (direction Input) (parent or0) (attributes (((Bool Data) 1))))) (src ((name out) (width 32) (direction Output) (parent reg_r) (attributes (((Bool Stable) 1))))) (guard True) (attributes ())) ((dst ((name left) (width 32) (direction Input) (parent or0) (attributes (((Bool Data) 1))))) (src ((name out) (width 32) (direction Output) (parent reg_q) (attributes (((Bool Stable) 1))))) (guard True) (attributes ())) ((dst ((name in) (width 32) (direction Input) (parent result) (attributes (((Num WriteTogether) 1) ((Bool Data) 1))))) (src ((name out) (width 32) (direction Output) (parent or0) (attributes ()))) (guard True) (attributes ())) ((dst ((name done) (width 1) (direction Inout) (parent or_group) (attributes ()))) (src ((name done) (width 1) (direction Output) (parent result) (attributes (((Num Done) 1))))) (guard True) (attributes ())))) (holes (((name go) (width 1) (direction Inout) (parent or_group) (attributes ())) ((name done) (width 1) (direction Inout) (parent or_group) (attributes ())))) (attributes ())))) (static_groups ()) (comb_groups ()) (continuous_assignments ()) (control (Seq ((stmts ((Enable ((group ((name div_group) (assignments (((dst ((name in) (width 32) (direction Input) (parent reg_r) (attributes (((Num WriteTogether) 1) ((Bool Data) 1))))) (src ((name out_remainder) (width 32) (direction Output) (parent div) (attributes (((Bool Stable) 1))))) (guard True) (attributes ())) ((dst ((name in) (width 32) (direction Input) (parent reg_q) (attributes (((Num WriteTogether) 1) ((Bool Data) 1))))) (src ((name out_quotient) (width 32) (direction Output) (parent div) (attributes (((Bool Stable) 1))))) (guard True) (attributes ())) ((dst ((name write_en) (width 1) (direction Input) (parent reg_r) (attributes (((Num WriteTogether) 1) ((Num Static) 1) ((Num Go) 1))))) (src ((name out) (width 1) (direction Output) (parent _1_1) (attributes ()))) (guard (Port ((name done) (width 1) (direction Output) (parent div) (attributes (((Num Done) 1)))))) (attributes ())) ((dst ((name write_en) (width 1) (direction Input) (parent reg_q) (attributes (((Num WriteTogether) 1) ((Num Static) 1) ((Num Go) 1))))) (src ((name out) (width 1) (direction Output) (parent _1_1) (attributes ()))) (guard (Port ((name done) (width 1) (direction Output) (parent div) (attributes (((Num Done) 1)))))) (attributes ())) ((dst ((name right) (width 32) (direction Input) (parent div) (attributes (((Num WriteTogether) 1) ((Bool Data) 1))))) (src ((name out) (width 32) (direction Output) (parent input1) (attributes ()))) (guard True) (attributes ())) ((dst ((name left) (width 32) (direction Input) (parent div) (attributes (((Num WriteTogether) 1) ((Bool Data) 1))))) (src ((name out) (width 32) (direction Output) (parent input0) (attributes ()))) (guard True) (attributes ())) ((dst ((name go) (width 1) (direction Input) (parent div) (attributes (((Num WriteTogether) 1) ((Num Go) 1))))) (src ((name out) (width 1) (direction Output) (parent _1_1) (attributes ()))) (guard True) (attributes ())) ((dst ((name done) (width 1) (direction Inout) (parent div_group) (attributes ()))) (src ((name out) (width 1) (direction Output) (parent _1_1) (attributes ()))) (guard (And (Port ((name done) (width 1) (direction Output) (parent reg_q) (attributes (((Num Done) 1))))) (Port ((name done) (width 1) (direction Output) (parent reg_r) (attributes (((Num Done) 1))))))) (attributes ())))) (holes (((name go) (width 1) (direction Inout) (parent div_group) (attributes ())) ((name done) (width 1) (direction Inout) (parent div_group) (attributes ())))) (attributes ()))) (attributes ()))) (Enable ((group ((name or_group) (assignments (((dst ((name write_en) (width 1) (direction Input) (parent result) (attributes (((Num WriteTogether) 1) ((Num Static) 1) ((Num Go) 1))))) (src ((name out) (width 1) (direction Output) (parent _1_1) (attributes ()))) (guard True) (attributes ())) ((dst ((name right) (width 32) (direction Input) (parent or0) (attributes (((Bool Data) 1))))) (src ((name out) (width 32) (direction Output) (parent reg_r) (attributes (((Bool Stable) 1))))) (guard True) (attributes ())) ((dst ((name left) (width 32) (direction Input) (parent or0) (attributes (((Bool Data) 1))))) (src ((name out) (width 32) (direction Output) (parent reg_q) (attributes (((Bool Stable) 1))))) (guard True) (attributes ())) ((dst ((name in) (width 32) (direction Input) (parent result) (attributes (((Num WriteTogether) 1) ((Bool Data) 1))))) (src ((name out) (width 32) (direction Output) (parent or0) (attributes ()))) (guard True) (attributes ())) ((dst ((name done) (width 1) (direction Inout) (parent or_group) (attributes ()))) (src ((name done) (width 1) (direction Output) (parent result) (attributes (((Num Done) 1))))) (guard True) (attributes ())))) (holes (((name go) (width 1) (direction Inout) (parent or_group) (attributes ())) ((name done) (width 1) (direction Inout) (parent or_group) (attributes ())))) (attributes ()))) (attributes ()))))) (attributes ())))) (attributes ()) (is_comb false) (latency ())))) (entrypoint main))

