5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (exclude14.vcd) 2 -v (exclude14.v) 2 -o (exclude14.cdd)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 exclude14.v 8 27 1
2 1 3d 12 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 3d 18 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 1 10 1070004 1 0 0 0 1 17 0 1 0 0 0 0
4 1 12 8 1 0 0 1
4 2 18 8 1 0 0 2
13 L 10 1251033129 This line is not needed
3 1 main.$u0 "main.$u0" 0 exclude14.v 0 16 1
2 3 0 13 c000f 1 21004 0 0 1 16 0 0
2 4 1 13 80008 0 1410 0 0 1 1 a
2 5 37 13 8000f 1 16 3 4
2 6 0 14 9000b 1 1008 0 0 32 48 64 0
2 7 2c 14 8000b 1 9002 6 0 32 18 0 ffffffff 0 0 0 0
2 8 0 15 c000f 0 21010 0 0 1 16 1 0
2 9 1 15 80008 0 1410 0 0 1 1 a
2 10 37 15 8000f 0 2032 8 9
4 5 13 8 11 7 7 5
4 7 14 8 0 10 0 5
4 10 15 8 20 0 0 5
3 1 main.$u1 "main.$u1" 0 exclude14.v 0 25 1
2 11 0 23 9000a 1 1008 0 0 32 48 a 0
2 12 2c 23 8000a 2 900a 11 0 32 18 0 ffffffff 0 0 0 0
2 13 5a 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
4 12 23 8 11 13 0 12
4 13 24 0 0 0 0 12
