	component hps is
		port (
			intel_agilex_hps_0_hps_io_SDMMC_CMD       : inout std_logic                     := 'X';             -- SDMMC_CMD
			intel_agilex_hps_0_hps_io_SDMMC_D0        : inout std_logic                     := 'X';             -- SDMMC_D0
			intel_agilex_hps_0_hps_io_SDMMC_D1        : inout std_logic                     := 'X';             -- SDMMC_D1
			intel_agilex_hps_0_hps_io_SDMMC_D2        : inout std_logic                     := 'X';             -- SDMMC_D2
			intel_agilex_hps_0_hps_io_SDMMC_D3        : inout std_logic                     := 'X';             -- SDMMC_D3
			intel_agilex_hps_0_hps_io_SDMMC_CCLK      : out   std_logic;                                        -- SDMMC_CCLK
			intel_agilex_hps_0_h2f_reset_reset        : out   std_logic;                                        -- reset
			intel_agilex_hps_0_h2f_axi_clock_clk      : in    std_logic                     := 'X';             -- clk
			intel_agilex_hps_0_h2f_axi_reset_reset_n  : in    std_logic                     := 'X';             -- reset_n
			intel_agilex_hps_0_h2f_axi_master_awid    : out   std_logic_vector(3 downto 0);                     -- awid
			intel_agilex_hps_0_h2f_axi_master_awaddr  : out   std_logic_vector(31 downto 0);                    -- awaddr
			intel_agilex_hps_0_h2f_axi_master_awlen   : out   std_logic_vector(7 downto 0);                     -- awlen
			intel_agilex_hps_0_h2f_axi_master_awsize  : out   std_logic_vector(2 downto 0);                     -- awsize
			intel_agilex_hps_0_h2f_axi_master_awburst : out   std_logic_vector(1 downto 0);                     -- awburst
			intel_agilex_hps_0_h2f_axi_master_awlock  : out   std_logic;                                        -- awlock
			intel_agilex_hps_0_h2f_axi_master_awcache : out   std_logic_vector(3 downto 0);                     -- awcache
			intel_agilex_hps_0_h2f_axi_master_awprot  : out   std_logic_vector(2 downto 0);                     -- awprot
			intel_agilex_hps_0_h2f_axi_master_awvalid : out   std_logic;                                        -- awvalid
			intel_agilex_hps_0_h2f_axi_master_awready : in    std_logic                     := 'X';             -- awready
			intel_agilex_hps_0_h2f_axi_master_wdata   : out   std_logic_vector(63 downto 0);                    -- wdata
			intel_agilex_hps_0_h2f_axi_master_wstrb   : out   std_logic_vector(7 downto 0);                     -- wstrb
			intel_agilex_hps_0_h2f_axi_master_wlast   : out   std_logic;                                        -- wlast
			intel_agilex_hps_0_h2f_axi_master_wvalid  : out   std_logic;                                        -- wvalid
			intel_agilex_hps_0_h2f_axi_master_wready  : in    std_logic                     := 'X';             -- wready
			intel_agilex_hps_0_h2f_axi_master_bid     : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- bid
			intel_agilex_hps_0_h2f_axi_master_bresp   : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- bresp
			intel_agilex_hps_0_h2f_axi_master_bvalid  : in    std_logic                     := 'X';             -- bvalid
			intel_agilex_hps_0_h2f_axi_master_bready  : out   std_logic;                                        -- bready
			intel_agilex_hps_0_h2f_axi_master_arid    : out   std_logic_vector(3 downto 0);                     -- arid
			intel_agilex_hps_0_h2f_axi_master_araddr  : out   std_logic_vector(31 downto 0);                    -- araddr
			intel_agilex_hps_0_h2f_axi_master_arlen   : out   std_logic_vector(7 downto 0);                     -- arlen
			intel_agilex_hps_0_h2f_axi_master_arsize  : out   std_logic_vector(2 downto 0);                     -- arsize
			intel_agilex_hps_0_h2f_axi_master_arburst : out   std_logic_vector(1 downto 0);                     -- arburst
			intel_agilex_hps_0_h2f_axi_master_arlock  : out   std_logic;                                        -- arlock
			intel_agilex_hps_0_h2f_axi_master_arcache : out   std_logic_vector(3 downto 0);                     -- arcache
			intel_agilex_hps_0_h2f_axi_master_arprot  : out   std_logic_vector(2 downto 0);                     -- arprot
			intel_agilex_hps_0_h2f_axi_master_arvalid : out   std_logic;                                        -- arvalid
			intel_agilex_hps_0_h2f_axi_master_arready : in    std_logic                     := 'X';             -- arready
			intel_agilex_hps_0_h2f_axi_master_rid     : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- rid
			intel_agilex_hps_0_h2f_axi_master_rdata   : in    std_logic_vector(63 downto 0) := (others => 'X'); -- rdata
			intel_agilex_hps_0_h2f_axi_master_rresp   : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- rresp
			intel_agilex_hps_0_h2f_axi_master_rlast   : in    std_logic                     := 'X';             -- rlast
			intel_agilex_hps_0_h2f_axi_master_rvalid  : in    std_logic                     := 'X';             -- rvalid
			intel_agilex_hps_0_h2f_axi_master_rready  : out   std_logic                                         -- rready
		);
	end component hps;

