INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alarm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hours_to_bcd_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module increment_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequential_enable
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.srcs/sim_1/new/tob_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tob_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/xilinx/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
