// Seed: 350548226
module module_0 (
    input  tri1  id_0,
    output tri1  id_1,
    output wire  id_2,
    input  uwire id_3,
    input  wor   id_4,
    output tri1  id_5,
    input  tri   id_6,
    output tri0  id_7
);
  assign id_5 = ~-1'b0 || id_6;
  logic id_9;
  ;
  real id_10;
  ;
  wire id_11;
  assign id_9 = -1;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output tri0 id_2,
    input wor void id_3,
    input supply0 id_4,
    input tri id_5
);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_0,
      id_2,
      id_4,
      id_2
  );
  assign modCall_1.id_10 = 0.0;
endmodule
