# –ì–ª–∞–≤–∞ 1: –û—Å–Ω–æ–≤—ã —Ü–∏—Ñ—Ä–æ–≤–æ–π –ª–æ–≥–∏–∫–∏

## –ö—Ä–∞—Ç–∫–∏–π –æ–±–∑–æ—Ä
–ü–µ—Ä–≤–∞—è –≥–ª–∞–≤–∞ –∑–Ω–∞–∫–æ–º–∏—Ç —Å –æ—Å–Ω–æ–≤–∞–º–∏ –ø—Ä–æ–≥—Ä–∞–º–º–∏—Ä–æ–≤–∞–Ω–∏—è FPGA —á–µ—Ä–µ–∑ –ø—Ä–æ—Å—Ç—ã–µ –ª–æ–≥–∏—á–µ—Å–∫–∏–µ –æ–ø–µ—Ä–∞—Ü–∏–∏. –ò–∑—É—á–∞—é—Ç—Å—è –±–∞–∑–æ–≤—ã–µ –∫–æ–Ω—Ü–µ–ø—Ü–∏–∏ SystemVerilog –∏ —Ñ–∏–∑–∏—á–µ—Å–∫–æ–µ –ø–æ–¥–∫–ª—é—á–µ–Ω–∏–µ –∫ –ø–ª–∞—Ç–µ.

## –°–æ–¥–µ—Ä–∂–∞–Ω–∏–µ –¥–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏–∏

### üìÑ [–ì–õ–ê–í–ê_1_–ê–ù–ê–õ–ò–ó.md](./–ì–õ–ê–í–ê_1_–ê–ù–ê–õ–ò–ó.md)
–ü–æ–ª–Ω—ã–π –∞–Ω–∞–ª–∏–∑ –≤—Å–µ—Ö –ø—Ä–∏–º–µ—Ä–æ–≤ –∫–æ–¥–∞ –∏ –∫–æ–Ω—Ü–µ–ø—Ü–∏–π –ø–µ—Ä–≤–æ–π –≥–ª–∞–≤—ã:
- –ê–Ω–∞–ª–∏–∑ –º–æ–¥—É–ª–µ–π `logic_ex.sv` –∏ `challenge.sv`
- –û–±—ä—è—Å–Ω–µ–Ω–∏–µ –ª–æ–≥–∏—á–µ—Å–∫–∏—Ö –æ–ø–µ—Ä–∞—Ü–∏–π (AND, OR, NOT, XOR)
- –†–∞–∑–±–æ—Ä —Ç–µ—Å—Ç–æ–≤—ã—Ö –º–æ–¥—É–ª–µ–π –∏ –º–µ—Ç–æ–¥–æ–ª–æ–≥–∏–∏ –≤–µ—Ä–∏—Ñ–∏–∫–∞—Ü–∏–∏
- –ê–Ω–∞–ª–∏–∑ —Ñ–∞–π–ª–æ–≤ –æ–≥—Ä–∞–Ω–∏—á–µ–Ω–∏–π (.xdc) –¥–ª—è Nexys A7-100T
- –ü—Ä–∞–∫—Ç–∏—á–µ—Å–∫–∏–µ —Ä–µ–∫–æ–º–µ–Ω–¥–∞—Ü–∏–∏ –∏ —Ç–∏–ø–∏—á–Ω—ã–µ –æ—à–∏–±–∫–∏

### üñºÔ∏è –ò–∑–æ–±—Ä–∞–∂–µ–Ω–∏—è –∏ –¥–∏–∞–≥—Ä–∞–º–º—ã
–ü–∞–ø–∫–∞ `images/` —Å–æ–¥–µ—Ä–∂–∏—Ç –≤–∏–∑—É–∞–ª–∏–∑–∞—Ü–∏–∏, —Å–æ–∑–¥–∞–Ω–Ω—ã–µ –∞–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏:
- `chapter_1_logic_gates_diagram.png` - –°—Ö–µ–º–∞ –ª–æ–≥–∏—á–µ—Å–∫–∏—Ö —ç–ª–µ–º–µ–Ω—Ç–æ–≤
- `chapter_1_truth_tables.png` - –¢–∞–±–ª–∏—Ü—ã –∏—Å—Ç–∏–Ω–Ω–æ—Å—Ç–∏ –¥–ª—è –≤—Å–µ—Ö –æ–ø–µ—Ä–∞—Ü–∏–π
- `chapter_1_nexys_connections.png` - –°—Ö–µ–º–∞ –ø–æ–¥–∫–ª—é—á–µ–Ω–∏–π –Ω–∞ –ø–ª–∞—Ç–µ

## –ò–∑—É—á–∞–µ–º—ã–µ –∫–æ–Ω—Ü–µ–ø—Ü–∏–∏

### üîß SystemVerilog –æ—Å–Ω–æ–≤—ã
- –°—Ç—Ä—É–∫—Ç—É—Ä–∞ –º–æ–¥—É–ª–µ–π –∏ –ø–æ—Ä—Ç–æ–≤
- –¢–∏–ø—ã –¥–∞–Ω–Ω—ã—Ö (`logic`, `wire`)
- –ö–æ–º–±–∏–Ω–∞—Ü–∏–æ–Ω–Ω–∞—è –ª–æ–≥–∏–∫–∞ —Å `assign`
- –î–∏—Ä–µ–∫—Ç–∏–≤—ã `timescale`

### ‚ö° –õ–æ–≥–∏—á–µ—Å–∫–∏–µ –æ–ø–µ—Ä–∞—Ü–∏–∏
- **NOT** (–∏–Ω–≤–µ—Ä—Å–∏—è): `!A`
- **AND** (–ª–æ–≥–∏—á–µ—Å–∫–æ–µ –ò): `A && B`
- **OR** (–ª–æ–≥–∏—á–µ—Å–∫–æ–µ –ò–õ–ò): `A || B`
- **XOR** (–∏—Å–∫–ª—é—á–∞—é—â–µ–µ –ò–õ–ò): `A ^ B`

### üß™ –¢–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ
- –ù–∞–ø–∏—Å–∞–Ω–∏–µ testbench –º–æ–¥—É–ª–µ–π
- –ê–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∞—è –≥–µ–Ω–µ—Ä–∞—Ü–∏—è —Å—Ç–∏–º—É–ª–æ–≤
- –°–∞–º–æ–ø—Ä–æ–≤–µ—Ä—è—é—â–∏–µ—Å—è —Ç–µ—Å—Ç—ã

### üîå –§–∏–∑–∏—á–µ—Å–∫–∞—è —Ä–µ–∞–ª–∏–∑–∞—Ü–∏—è
- –§–∞–π–ª—ã –æ–≥—Ä–∞–Ω–∏—á–µ–Ω–∏–π (.xdc)
- –ù–∞–∑–Ω–∞—á–µ–Ω–∏–µ –≤—ã–≤–æ–¥–æ–≤ FPGA
- –≠–ª–µ–∫—Ç—Ä–∏—á–µ—Å–∫–∏–µ —Å—Ç–∞–Ω–¥–∞—Ä—Ç—ã

## –§–∞–π–ª—ã –¥–ª—è –∏–∑—É—á–µ–Ω–∏—è

### –ò—Å—Ö–æ–¥–Ω—ã–µ HDL —Ñ–∞–π–ª—ã
- [`../hdl/logic_ex.sv`](../hdl/logic_ex.sv) - –û—Å–Ω–æ–≤–Ω—ã–µ –ª–æ–≥–∏—á–µ—Å–∫–∏–µ –æ–ø–µ—Ä–∞—Ü–∏–∏
- [`../hdl/challenge.sv`](../hdl/challenge.sv) - –ó–∞–¥–∞–Ω–∏–µ –Ω–∞ –ø–æ–ª–Ω—ã–π —Å—É–º–º–∞—Ç–æ—Ä

### –¢–µ—Å—Ç–æ–≤—ã–µ –º–æ–¥—É–ª–∏
- [`../tb/tb.sv`](../tb/tb.sv) - –¢–µ—Å—Ç –¥–ª—è logic_ex.sv
- [`../tb/tb_challenge.sv`](../tb/tb_challenge.sv) - –¢–µ—Å—Ç –¥–ª—è challenge.sv

### –ü—Ä–æ–µ–∫—Ç—ã Vivado
- [`../build/logic_ex/logic_ex.xpr`](../build/logic_ex/) - –û—Å–Ω–æ–≤–Ω–æ–π –ø—Ä–æ–µ–∫—Ç
- [`../build/challenge/challenge.xpr`](../build/challenge/) - –ü—Ä–æ–µ–∫—Ç —Å –∑–∞–¥–∞–Ω–∏–µ–º

## –ë—ã—Å—Ç—Ä—ã–π —Å—Ç–∞—Ä—Ç

1. **–ò–∑—É—á–µ–Ω–∏–µ —Ç–µ–æ—Ä–∏–∏:** –ü—Ä–æ—á–∏—Ç–∞–π—Ç–µ [–ì–õ–ê–í–ê_1_–ê–ù–ê–õ–ò–ó.md](./–ì–õ–ê–í–ê_1_–ê–ù–ê–õ–ò–ó.md)
2. **–ü—Ä–æ—Å–º–æ—Ç—Ä –∫–æ–¥–∞:** –ò–∑—É—á–∏—Ç–µ —Ñ–∞–π–ª—ã –≤ –ø–∞–ø–∫–µ `../hdl/`
3. **–ó–∞–ø—É—Å–∫ —Å–∏–º—É–ª—è—Ü–∏–∏:** –û—Ç–∫—Ä–æ–π—Ç–µ –ø—Ä–æ–µ–∫—Ç—ã –≤ Vivado 2019.x
4. **–ü—Ä–∞–∫—Ç–∏–∫–∞:** –ü–æ–ø—Ä–æ–±—É–π—Ç–µ —Ä–µ—à–∏—Ç—å –∑–∞–¥–∞–Ω–∏–µ –≤ `challenge.sv`

## –ü—Ä–µ–¥–≤–∞—Ä–∏—Ç–µ–ª—å–Ω—ã–µ —Ç—Ä–µ–±–æ–≤–∞–Ω–∏—è
- Xilinx Vivado 2019.x
- –ü–ª–∞—Ç–∞ Nexys A7-100T (–∏–ª–∏ Basys-3)
- –ë–∞–∑–æ–≤—ã–µ –∑–Ω–∞–Ω–∏—è —Ü–∏—Ñ—Ä–æ–≤–æ–π –ª–æ–≥–∏–∫–∏

## –°–ª–µ–¥—É—é—â–∏–µ —à–∞–≥–∏
–ü–æ—Å–ª–µ –∏–∑—É—á–µ–Ω–∏—è —ç—Ç–æ–π –≥–ª–∞–≤—ã –ø–µ—Ä–µ—Ö–æ–¥–∏—Ç–µ –∫ [–ì–ª–∞–≤–µ 2: –û—Å–Ω–æ–≤—ã –∫–æ–º–ø—å—é—Ç–µ—Ä–Ω–æ–π –º–∞—Ç–µ–º–∞—Ç–∏–∫–∏](../../CH2/docs/)