Loading plugins phase: Elapsed time ==> 0s.201ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p \\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -d CY8C5888LTI-LP097 -s \\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.031ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.098ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 MIDI_EXAMPLE.v -verilog
======================================================================

======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 MIDI_EXAMPLE.v -verilog
======================================================================

======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 -verilog MIDI_EXAMPLE.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Nov 20 23:06:09 2020


======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   vpp
Options  :    -yv2 -q10 MIDI_EXAMPLE.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Nov 20 23:06:09 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'MIDI_EXAMPLE.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
MIDI_EXAMPLE.v (line 1425, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1427, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1429, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1431, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1433, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1435, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1437, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.

vlogfe:  No errors.


======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 -verilog MIDI_EXAMPLE.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Nov 20 23:06:10 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 -verilog MIDI_EXAMPLE.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Nov 20 23:06:10 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_4826
	Net_4827
	Net_4828
	Net_4829
	Net_4830
	Net_4831
	Net_4832
	\USB:dma_complete_0\
	\USB:Net_1922\
	\USB:dma_complete_1\
	\USB:Net_1921\
	\USB:dma_complete_2\
	\USB:Net_1920\
	\USB:dma_complete_3\
	\USB:Net_1919\
	\USB:dma_complete_4\
	\USB:Net_1918\
	\USB:dma_complete_5\
	\USB:Net_1917\
	\USB:dma_complete_6\
	\USB:Net_1916\
	\USB:dma_complete_7\
	\USB:Net_1915\
	Net_2066_7
	\MIDI_NOTES_REG:control_out_7\
	Net_2066_6
	\MIDI_NOTES_REG:control_out_6\
	Net_2066_5
	\MIDI_NOTES_REG:control_out_5\
	Net_2066_4
	\MIDI_NOTES_REG:control_out_4\
	Net_2066_3
	\MIDI_NOTES_REG:control_out_3\
	Net_2066_2
	\MIDI_NOTES_REG:control_out_2\
	Net_2066_1
	\MIDI_NOTES_REG:control_out_1\
	Net_2066_0
	\MIDI_NOTES_REG:control_out_0\
	\MIDI_BIN_REG:control_bus_7\
	\MIDI_BIN_REG:control_bus_6\
	\MIDI_BIN_REG:control_bus_5\
	\MIDI_BIN_REG:control_bus_4\
	\MIDI_BIN_REG:control_bus_3\
	\BRIGHTNESS_RAMP:Net_280\
	\BRIGHTNESS_RAMP:Net_80\
	Net_1996
	\demux_1:tmp__demux_1_0_reg\
	\demux_1:tmp__demux_1_1_reg\
	\demux_1:tmp__demux_1_2_reg\
	\demux_1:tmp__demux_1_3_reg\
	\demux_1:tmp__demux_1_4_reg\
	\demux_1:tmp__demux_1_5_reg\
	\demux_1:tmp__demux_1_6_reg\
	\demux_1:tmp__demux_1_7_reg\
	Net_4835
	Net_1999
	Net_2001
	Net_1478
	Net_2951
	Net_5044
	Net_2004
	Net_5046
	\TRIANGLE_SEL:Net_280\
	\TRIANGLE_SEL:Net_80\
	\RAMP_COMP:Net_9\
	\WAVETABLE_COUNTER:MODULE_9:b_31\
	\WAVETABLE_COUNTER:MODULE_9:b_30\
	\WAVETABLE_COUNTER:MODULE_9:b_29\
	\WAVETABLE_COUNTER:MODULE_9:b_28\
	\WAVETABLE_COUNTER:MODULE_9:b_27\
	\WAVETABLE_COUNTER:MODULE_9:b_26\
	\WAVETABLE_COUNTER:MODULE_9:b_25\
	\WAVETABLE_COUNTER:MODULE_9:b_24\
	\WAVETABLE_COUNTER:MODULE_9:b_23\
	\WAVETABLE_COUNTER:MODULE_9:b_22\
	\WAVETABLE_COUNTER:MODULE_9:b_21\
	\WAVETABLE_COUNTER:MODULE_9:b_20\
	\WAVETABLE_COUNTER:MODULE_9:b_19\
	\WAVETABLE_COUNTER:MODULE_9:b_18\
	\WAVETABLE_COUNTER:MODULE_9:b_17\
	\WAVETABLE_COUNTER:MODULE_9:b_16\
	\WAVETABLE_COUNTER:MODULE_9:b_15\
	\WAVETABLE_COUNTER:MODULE_9:b_14\
	\WAVETABLE_COUNTER:MODULE_9:b_13\
	\WAVETABLE_COUNTER:MODULE_9:b_12\
	\WAVETABLE_COUNTER:MODULE_9:b_11\
	\WAVETABLE_COUNTER:MODULE_9:b_10\
	\WAVETABLE_COUNTER:MODULE_9:b_9\
	\WAVETABLE_COUNTER:MODULE_9:b_8\
	\WAVETABLE_COUNTER:MODULE_9:b_7\
	\WAVETABLE_COUNTER:MODULE_9:b_6\
	\WAVETABLE_COUNTER:MODULE_9:b_5\
	\WAVETABLE_COUNTER:MODULE_9:b_4\
	\WAVETABLE_COUNTER:MODULE_9:b_3\
	\WAVETABLE_COUNTER:MODULE_9:b_2\
	\WAVETABLE_COUNTER:MODULE_9:b_1\
	\WAVETABLE_COUNTER:MODULE_9:b_0\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:a_31\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:a_30\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:a_29\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:a_28\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:a_27\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:a_26\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:a_25\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:a_24\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_31\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_30\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_29\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_28\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_27\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_26\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_25\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_24\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_23\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_22\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_21\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_20\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_19\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_18\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_17\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_16\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_15\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_14\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_13\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_12\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_11\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_10\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_9\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_8\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_7\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_6\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_5\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_4\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_3\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_2\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_1\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_0\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_31\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_30\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_29\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_28\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_27\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_26\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_25\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_24\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_23\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_22\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_21\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_20\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_19\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_18\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_17\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_16\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_15\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_14\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_13\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_12\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_11\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	\LEDs_Out_1:demux_1:tmp__demux_1_7_reg\
	\LEDs_Out_1:Net_34\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_31\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_30\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_29\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_28\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_27\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_26\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_25\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_24\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_23\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_22\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_21\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_20\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_19\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_18\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_17\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_16\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_15\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_14\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_13\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_12\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_11\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_10\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_9\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_8\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_7\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_6\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_5\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_4\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_3\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_2\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_1\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_0\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_31\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_30\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_29\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_28\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_27\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_26\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_25\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_24\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_31\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_30\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_29\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_28\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_27\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_26\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_25\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_24\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_23\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_22\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_21\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_20\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_19\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_18\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_17\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_16\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_15\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_14\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_13\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_12\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_11\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_10\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_9\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_8\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_7\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_6\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_5\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_4\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_3\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_2\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_1\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_0\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_31\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_30\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_29\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_28\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_27\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_26\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_25\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_24\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_23\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_22\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_21\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_20\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_19\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_18\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_17\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_16\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_15\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_14\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_13\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_12\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_11\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_10\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_9\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_8\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_2:g1:a0:xeq\
	\LEDs_Out_1:MODULE_2:g1:a0:xneq\
	\LEDs_Out_1:MODULE_2:g1:a0:xlt\
	\LEDs_Out_1:MODULE_2:g1:a0:xlte\
	\LEDs_Out_1:MODULE_2:g1:a0:xgte\
	\LEDs_Out_1:MODULE_2:lt\
	\LEDs_Out_1:MODULE_2:eq\
	\LEDs_Out_1:MODULE_2:gte\
	\LEDs_Out_1:MODULE_2:lte\
	\LEDs_Out_1:MODULE_2:neq\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_3:g1:a0:xeq\
	\LEDs_Out_1:MODULE_3:g1:a0:xneq\
	\LEDs_Out_1:MODULE_3:g1:a0:xlt\
	\LEDs_Out_1:MODULE_3:g1:a0:xlte\
	\LEDs_Out_1:MODULE_3:g1:a0:xgte\
	\LEDs_Out_1:MODULE_3:lt\
	\LEDs_Out_1:MODULE_3:eq\
	\LEDs_Out_1:MODULE_3:gte\
	\LEDs_Out_1:MODULE_3:lte\
	\LEDs_Out_1:MODULE_3:neq\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_4:g1:a0:xeq\
	\LEDs_Out_1:MODULE_4:g1:a0:xneq\
	\LEDs_Out_1:MODULE_4:g1:a0:xlt\
	\LEDs_Out_1:MODULE_4:g1:a0:xlte\
	\LEDs_Out_1:MODULE_4:g1:a0:xgte\
	\LEDs_Out_1:MODULE_4:lt\
	\LEDs_Out_1:MODULE_4:eq\
	\LEDs_Out_1:MODULE_4:gte\
	\LEDs_Out_1:MODULE_4:lte\
	\LEDs_Out_1:MODULE_4:neq\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_5:g1:a0:xeq\
	\LEDs_Out_1:MODULE_5:g1:a0:xneq\
	\LEDs_Out_1:MODULE_5:g1:a0:xlt\
	\LEDs_Out_1:MODULE_5:g1:a0:xlte\
	\LEDs_Out_1:MODULE_5:g1:a0:xgte\
	\LEDs_Out_1:MODULE_5:lt\
	\LEDs_Out_1:MODULE_5:eq\
	\LEDs_Out_1:MODULE_5:gte\
	\LEDs_Out_1:MODULE_5:lte\
	\LEDs_Out_1:MODULE_5:neq\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_6:g1:a0:xeq\
	\LEDs_Out_1:MODULE_6:g1:a0:xneq\
	\LEDs_Out_1:MODULE_6:g1:a0:xlt\
	\LEDs_Out_1:MODULE_6:g1:a0:xlte\
	\LEDs_Out_1:MODULE_6:g1:a0:xgte\
	\LEDs_Out_1:MODULE_6:lt\
	\LEDs_Out_1:MODULE_6:eq\
	\LEDs_Out_1:MODULE_6:gte\
	\LEDs_Out_1:MODULE_6:lte\
	\LEDs_Out_1:MODULE_6:neq\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_7:g1:a0:xeq\
	\LEDs_Out_1:MODULE_7:g1:a0:xneq\
	\LEDs_Out_1:MODULE_7:g1:a0:xlt\
	\LEDs_Out_1:MODULE_7:g1:a0:xlte\
	\LEDs_Out_1:MODULE_7:g1:a0:xgte\
	\LEDs_Out_1:MODULE_7:lt\
	\LEDs_Out_1:MODULE_7:eq\
	\LEDs_Out_1:MODULE_7:gte\
	\LEDs_Out_1:MODULE_7:lte\
	\LEDs_Out_1:MODULE_7:neq\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_8:g1:a0:xeq\
	\LEDs_Out_1:MODULE_8:g1:a0:xneq\
	\LEDs_Out_1:MODULE_8:g1:a0:xlt\
	\LEDs_Out_1:MODULE_8:g1:a0:xlte\
	\LEDs_Out_1:MODULE_8:g1:a0:xgte\
	\LEDs_Out_1:MODULE_8:lt\
	\LEDs_Out_1:MODULE_8:eq\
	\LEDs_Out_1:MODULE_8:gte\
	\LEDs_Out_1:MODULE_8:lte\
	\LEDs_Out_1:MODULE_8:neq\

    Synthesized names
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_31\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_30\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_29\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_28\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_27\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_26\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_25\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_24\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_23\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_22\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_21\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_20\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_19\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_18\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_17\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_16\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_15\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_14\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_13\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_12\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_11\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_31\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_30\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_29\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_28\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_27\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_26\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_25\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_24\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_23\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_22\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_21\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_20\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_19\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_18\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_17\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_16\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_15\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_14\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_13\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_12\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_11\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_10\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_9\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_8\

Deleted 446 User equations/components.
Deleted 45 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SW2_net_0
Aliasing tmpOE__SW1_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_3_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_5_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_6_net_0 to tmpOE__SW2_net_0
Aliasing \NOTE_ON_REG:clk\ to zero
Aliasing \NOTE_ON_REG:rst\ to zero
Aliasing \USB:tmpOE__Dm_net_0\ to tmpOE__SW2_net_0
Aliasing \USB:tmpOE__Dp_net_0\ to tmpOE__SW2_net_0
Aliasing \MIDI_NOTES_REG:clk\ to zero
Aliasing \MIDI_NOTES_REG:rst\ to zero
Aliasing \MIDI_BIN_REG:clk\ to zero
Aliasing \MIDI_BIN_REG:rst\ to zero
Aliasing tmpOE__LED_7_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_4_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_2_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_1_net_0 to tmpOE__SW2_net_0
Aliasing Net_1962 to zero
Aliasing \BRIGHTNESS_RAMP:VDAC8:Net_83\ to zero
Aliasing \BRIGHTNESS_RAMP:VDAC8:Net_81\ to zero
Aliasing \BRIGHTNESS_RAMP:VDAC8:Net_82\ to zero
Aliasing Net_1968 to zero
Aliasing \TRIANGLE_SEL:VDAC8:Net_83\ to zero
Aliasing \TRIANGLE_SEL:VDAC8:Net_81\ to zero
Aliasing \TRIANGLE_SEL:VDAC8:Net_82\ to zero
Aliasing \RAMP_COMP:clock\ to zero
Aliasing tmpOE__LED_8_net_0 to tmpOE__SW2_net_0
Aliasing Net_2948 to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_23\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_22\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_21\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_20\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_19\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_18\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_17\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_16\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_15\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_14\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_13\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_12\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_11\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SW2_net_0
Aliasing \STORED_BRIGHTNESS_2:clk\ to zero
Aliasing \STORED_BRIGHTNESS_2:rst\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_23\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_22\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_21\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_20\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_19\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_18\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_17\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_16\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_15\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_14\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_13\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_12\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_11\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_10\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_9\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_8\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SW2_net_0
Aliasing \LEDs_Out_1:MODIN3_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN3_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN3_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN3_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN3_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN3_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN3_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN3_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN5_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN5_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN5_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN5_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN5_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN5_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN5_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN5_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN7_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN7_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN7_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN7_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN7_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN7_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN7_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN7_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN9_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN9_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN9_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN9_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN9_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN9_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN9_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN9_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN11_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN11_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN11_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN11_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN11_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN11_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN11_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN11_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN13_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN13_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN13_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN13_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN13_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN13_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN13_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN13_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN15_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN15_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN15_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN15_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN15_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN15_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN15_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN15_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \STORED_BRIGHTNESS_1:clk\ to zero
Aliasing \STORED_BRIGHTNESS_1:rst\ to zero
Aliasing \WAVE_STATUS_LOW:status_7\ to \WAVETABLE_COUNTER:MODIN16_7\
Aliasing \WAVE_STATUS_LOW:status_6\ to \WAVETABLE_COUNTER:MODIN16_6\
Aliasing \WAVE_STATUS_LOW:status_5\ to \WAVETABLE_COUNTER:MODIN16_5\
Aliasing \WAVE_STATUS_LOW:status_4\ to \WAVETABLE_COUNTER:MODIN16_4\
Aliasing \WAVE_STATUS_LOW:status_3\ to \WAVETABLE_COUNTER:MODIN16_3\
Aliasing \WAVE_STATUS_LOW:status_2\ to \WAVETABLE_COUNTER:MODIN16_2\
Aliasing \WAVE_STATUS_LOW:status_1\ to \WAVETABLE_COUNTER:MODIN16_1\
Aliasing \WAVE_STATUS_LOW:status_0\ to \WAVETABLE_COUNTER:MODIN16_0\
Aliasing \WAVE_STATUS_HIGH:status_7\ to zero
Aliasing \WAVE_STATUS_HIGH:status_6\ to zero
Aliasing \WAVE_STATUS_HIGH:status_5\ to zero
Aliasing \WAVE_STATUS_HIGH:status_4\ to zero
Aliasing \WAVE_STATUS_HIGH:status_3\ to zero
Aliasing \WAVE_STATUS_HIGH:status_2\ to \WAVETABLE_COUNTER:MODIN16_10\
Aliasing \WAVE_STATUS_HIGH:status_1\ to \WAVETABLE_COUNTER:MODIN16_9\
Aliasing \WAVE_STATUS_HIGH:status_0\ to \WAVETABLE_COUNTER:MODIN16_8\
Aliasing \STORED_BRIGHTNESS_3:clk\ to zero
Aliasing \STORED_BRIGHTNESS_3:rst\ to zero
Aliasing \STORED_BRIGHTNESS_4:clk\ to zero
Aliasing \STORED_BRIGHTNESS_4:rst\ to zero
Aliasing \STORED_BRIGHTNESS_5:clk\ to zero
Aliasing \STORED_BRIGHTNESS_5:rst\ to zero
Aliasing \STORED_BRIGHTNESS_6:clk\ to zero
Aliasing \STORED_BRIGHTNESS_6:rst\ to zero
Aliasing \STORED_BRIGHTNESS_7:clk\ to zero
Aliasing \STORED_BRIGHTNESS_7:rst\ to zero
Removing Lhs of wire one[7] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW1_net_0[12] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_3_net_0[19] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_5_net_0[26] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_6_net_0[33] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \NOTE_ON_REG:clk\[39] = zero[2]
Removing Lhs of wire \NOTE_ON_REG:rst\[40] = zero[2]
Removing Rhs of wire Net_2703[41] = \NOTE_ON_REG:control_out_0\[42]
Removing Rhs of wire Net_2703[41] = \NOTE_ON_REG:control_0\[65]
Removing Lhs of wire \USB:tmpOE__Dm_net_0\[69] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \USB:tmpOE__Dp_net_0\[76] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI_NOTES_REG:clk\[131] = zero[2]
Removing Lhs of wire \MIDI_NOTES_REG:rst\[132] = zero[2]
Removing Lhs of wire \MIDI_BIN_REG:clk\[158] = zero[2]
Removing Lhs of wire \MIDI_BIN_REG:rst\[159] = zero[2]
Removing Rhs of wire Net_4582_2[170] = \MIDI_BIN_REG:control_out_2\[171]
Removing Rhs of wire Net_4582_2[170] = \MIDI_BIN_REG:control_2\[182]
Removing Rhs of wire Net_4582_1[172] = \MIDI_BIN_REG:control_out_1\[173]
Removing Rhs of wire Net_4582_1[172] = \MIDI_BIN_REG:control_1\[183]
Removing Rhs of wire Net_4582_0[174] = \MIDI_BIN_REG:control_out_0\[175]
Removing Rhs of wire Net_4582_0[174] = \MIDI_BIN_REG:control_0\[184]
Removing Lhs of wire tmpOE__LED_7_net_0[186] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_4_net_0[193] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_2_net_0[200] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_1_net_0[207] = tmpOE__SW2_net_0[1]
Removing Lhs of wire Net_1962[215] = zero[2]
Removing Rhs of wire \BRIGHTNESS_RAMP:Net_183\[226] = \BRIGHTNESS_RAMP:demux:tmp__demux_0_reg\[231]
Removing Rhs of wire \BRIGHTNESS_RAMP:Net_107\[229] = \BRIGHTNESS_RAMP:demux:tmp__demux_1_reg\[234]
Removing Rhs of wire \BRIGHTNESS_RAMP:Net_134\[232] = \BRIGHTNESS_RAMP:cydff_1\[246]
Removing Lhs of wire \BRIGHTNESS_RAMP:Net_336\[233] = Net_3013[214]
Removing Lhs of wire \BRIGHTNESS_RAMP:VDAC8:Net_83\[236] = zero[2]
Removing Lhs of wire \BRIGHTNESS_RAMP:VDAC8:Net_81\[237] = zero[2]
Removing Lhs of wire \BRIGHTNESS_RAMP:VDAC8:Net_82\[238] = zero[2]
Removing Lhs of wire Net_1968[247] = zero[2]
Removing Rhs of wire Net_2234[251] = \RAMP_COMP:Net_1\[301]
Removing Rhs of wire \TRIANGLE_SEL:Net_183\[278] = \TRIANGLE_SEL:demux:tmp__demux_0_reg\[283]
Removing Rhs of wire \TRIANGLE_SEL:Net_107\[281] = \TRIANGLE_SEL:demux:tmp__demux_1_reg\[286]
Removing Rhs of wire \TRIANGLE_SEL:Net_134\[284] = \TRIANGLE_SEL:cydff_1\[298]
Removing Lhs of wire \TRIANGLE_SEL:Net_336\[285] = Net_1945[249]
Removing Lhs of wire \TRIANGLE_SEL:VDAC8:Net_83\[288] = zero[2]
Removing Lhs of wire \TRIANGLE_SEL:VDAC8:Net_81\[289] = zero[2]
Removing Lhs of wire \TRIANGLE_SEL:VDAC8:Net_82\[290] = zero[2]
Removing Lhs of wire \RAMP_COMP:clock\[300] = zero[2]
Removing Lhs of wire tmpOE__LED_8_net_0[304] = tmpOE__SW2_net_0[1]
Removing Lhs of wire Net_2948[305] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_10\[311] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_10\[481]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_9\[313] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_9\[482]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_8\[315] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_8\[483]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_7\[317] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_7\[484]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_6\[319] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_6\[485]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_5\[321] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_5\[486]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_4\[323] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_4\[487]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_3\[325] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_3\[488]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_2\[327] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_2\[489]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_1\[329] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_1\[490]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_0\[331] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_0\[491]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_23\[372] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_22\[373] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_21\[374] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_20\[375] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_19\[376] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_18\[377] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_17\[378] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_16\[379] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_15\[380] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_14\[381] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_13\[382] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_12\[383] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_11\[384] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_10\[385] = \WAVETABLE_COUNTER:MODIN16_10\[386]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_10\[386] = Net_2965_10[310]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_9\[387] = \WAVETABLE_COUNTER:MODIN16_9\[388]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_9\[388] = Net_2965_9[312]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_8\[389] = \WAVETABLE_COUNTER:MODIN16_8\[390]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_8\[390] = Net_2965_8[314]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_7\[391] = \WAVETABLE_COUNTER:MODIN16_7\[392]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_7\[392] = Net_2965_7[316]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_6\[393] = \WAVETABLE_COUNTER:MODIN16_6\[394]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_6\[394] = Net_2965_6[318]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_5\[395] = \WAVETABLE_COUNTER:MODIN16_5\[396]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_5\[396] = Net_2965_5[320]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_4\[397] = \WAVETABLE_COUNTER:MODIN16_4\[398]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_4\[398] = Net_2965_4[322]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_3\[399] = \WAVETABLE_COUNTER:MODIN16_3\[400]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_3\[400] = Net_2965_3[324]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_2\[401] = \WAVETABLE_COUNTER:MODIN16_2\[402]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_2\[402] = Net_2965_2[326]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_1\[403] = \WAVETABLE_COUNTER:MODIN16_1\[404]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_1\[404] = Net_2965_1[328]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_0\[405] = \WAVETABLE_COUNTER:MODIN16_0\[406]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_0\[406] = Net_2965_0[330]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[529] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[530] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \STORED_BRIGHTNESS_2:clk\[531] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_2:rst\[532] = zero[2]
Removing Rhs of wire Net_4957_7[533] = \STORED_BRIGHTNESS_2:control_out_7\[534]
Removing Rhs of wire Net_4957_7[533] = \STORED_BRIGHTNESS_2:control_7\[550]
Removing Rhs of wire Net_4957_6[535] = \STORED_BRIGHTNESS_2:control_out_6\[536]
Removing Rhs of wire Net_4957_6[535] = \STORED_BRIGHTNESS_2:control_6\[551]
Removing Rhs of wire Net_4957_5[537] = \STORED_BRIGHTNESS_2:control_out_5\[538]
Removing Rhs of wire Net_4957_5[537] = \STORED_BRIGHTNESS_2:control_5\[552]
Removing Rhs of wire Net_4957_4[539] = \STORED_BRIGHTNESS_2:control_out_4\[540]
Removing Rhs of wire Net_4957_4[539] = \STORED_BRIGHTNESS_2:control_4\[553]
Removing Rhs of wire Net_4957_3[541] = \STORED_BRIGHTNESS_2:control_out_3\[542]
Removing Rhs of wire Net_4957_3[541] = \STORED_BRIGHTNESS_2:control_3\[554]
Removing Rhs of wire Net_4957_2[543] = \STORED_BRIGHTNESS_2:control_out_2\[544]
Removing Rhs of wire Net_4957_2[543] = \STORED_BRIGHTNESS_2:control_2\[555]
Removing Rhs of wire Net_4957_1[545] = \STORED_BRIGHTNESS_2:control_out_1\[546]
Removing Rhs of wire Net_4957_1[545] = \STORED_BRIGHTNESS_2:control_1\[556]
Removing Rhs of wire Net_4957_0[547] = \STORED_BRIGHTNESS_2:control_out_0\[548]
Removing Rhs of wire Net_4957_0[547] = \STORED_BRIGHTNESS_2:control_0\[557]
Removing Rhs of wire \LEDs_Out_1:Net_38\[566] = \LEDs_Out_1:demux_1:tmp__demux_1_0_reg\[558]
Removing Rhs of wire \LEDs_Out_1:Net_42\[567] = \LEDs_Out_1:demux_1:tmp__demux_1_1_reg\[559]
Removing Rhs of wire \LEDs_Out_1:Net_88\[568] = \LEDs_Out_1:demux_1:tmp__demux_1_2_reg\[560]
Removing Rhs of wire \LEDs_Out_1:Net_30\[569] = \LEDs_Out_1:demux_1:tmp__demux_1_3_reg\[561]
Removing Rhs of wire \LEDs_Out_1:Net_92\[570] = \LEDs_Out_1:demux_1:tmp__demux_1_4_reg\[562]
Removing Rhs of wire \LEDs_Out_1:Net_32\[571] = \LEDs_Out_1:demux_1:tmp__demux_1_5_reg\[563]
Removing Rhs of wire \LEDs_Out_1:Net_33\[572] = \LEDs_Out_1:demux_1:tmp__demux_1_6_reg\[564]
Removing Rhs of wire \LEDs_Out_1:Net_182\[576] = \LEDs_Out_1:cmp_vv_vv_MODGEN_2\[818]
Removing Rhs of wire \LEDs_Out_1:Net_182\[576] = \LEDs_Out_1:MODULE_2:g1:a0:xgt\[948]
Removing Rhs of wire \LEDs_Out_1:Net_182\[576] = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_0\[943]
Removing Rhs of wire \LEDs_Out_1:Net_183\[580] = \LEDs_Out_1:cmp_vv_vv_MODGEN_3\[819]
Removing Rhs of wire \LEDs_Out_1:Net_183\[580] = \LEDs_Out_1:MODULE_3:g1:a0:xgt\[1086]
Removing Rhs of wire \LEDs_Out_1:Net_183\[580] = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_0\[1081]
Removing Rhs of wire \LEDs_Out_1:Net_184\[584] = \LEDs_Out_1:cmp_vv_vv_MODGEN_4\[820]
Removing Rhs of wire \LEDs_Out_1:Net_184\[584] = \LEDs_Out_1:MODULE_4:g1:a0:xgt\[1216]
Removing Rhs of wire \LEDs_Out_1:Net_184\[584] = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_0\[1211]
Removing Rhs of wire \LEDs_Out_1:Net_185\[588] = \LEDs_Out_1:cmp_vv_vv_MODGEN_5\[821]
Removing Rhs of wire \LEDs_Out_1:Net_185\[588] = \LEDs_Out_1:MODULE_5:g1:a0:xgt\[1354]
Removing Rhs of wire \LEDs_Out_1:Net_185\[588] = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_0\[1349]
Removing Rhs of wire \LEDs_Out_1:Net_186\[592] = \LEDs_Out_1:cmp_vv_vv_MODGEN_6\[822]
Removing Rhs of wire \LEDs_Out_1:Net_186\[592] = \LEDs_Out_1:MODULE_6:g1:a0:xgt\[1492]
Removing Rhs of wire \LEDs_Out_1:Net_186\[592] = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_0\[1487]
Removing Rhs of wire \LEDs_Out_1:Net_187\[596] = \LEDs_Out_1:cmp_vv_vv_MODGEN_7\[823]
Removing Rhs of wire \LEDs_Out_1:Net_187\[596] = \LEDs_Out_1:MODULE_7:g1:a0:xgt\[1630]
Removing Rhs of wire \LEDs_Out_1:Net_187\[596] = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_0\[1625]
Removing Rhs of wire \LEDs_Out_1:Net_188\[600] = \LEDs_Out_1:cmp_vv_vv_MODGEN_8\[824]
Removing Rhs of wire \LEDs_Out_1:Net_188\[600] = \LEDs_Out_1:MODULE_8:g1:a0:xgt\[1768]
Removing Rhs of wire \LEDs_Out_1:Net_188\[600] = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_0\[1763]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_7\[604] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_7\[771]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_6\[606] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_6\[772]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_5\[608] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_5\[773]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_4\[610] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_4\[774]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_3\[612] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_3\[775]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_2\[614] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_2\[776]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_1\[616] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_1\[777]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_0\[618] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_0\[778]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_23\[659] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_22\[660] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_21\[661] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_20\[662] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_19\[663] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_18\[664] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_17\[665] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_16\[666] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_15\[667] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_14\[668] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_13\[669] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_12\[670] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_11\[671] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_10\[672] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_9\[673] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_8\[674] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_7\[675] = \LEDs_Out_1:PWM_COUNTER:MODIN1_7\[676]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_7\[676] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_6\[677] = \LEDs_Out_1:PWM_COUNTER:MODIN1_6\[678]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_6\[678] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_5\[679] = \LEDs_Out_1:PWM_COUNTER:MODIN1_5\[680]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_5\[680] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_4\[681] = \LEDs_Out_1:PWM_COUNTER:MODIN1_4\[682]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_4\[682] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_3\[683] = \LEDs_Out_1:PWM_COUNTER:MODIN1_3\[684]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_3\[684] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_2\[685] = \LEDs_Out_1:PWM_COUNTER:MODIN1_2\[686]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_2\[686] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_1\[687] = \LEDs_Out_1:PWM_COUNTER:MODIN1_1\[688]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_1\[688] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_0\[689] = \LEDs_Out_1:PWM_COUNTER:MODIN1_0\[690]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_0\[690] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[816] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[817] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_7\[825] = \LEDs_Out_1:MODIN2_7\[826]
Removing Lhs of wire \LEDs_Out_1:MODIN2_7\[826] = Net_4956_7[955]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_6\[827] = \LEDs_Out_1:MODIN2_6\[828]
Removing Lhs of wire \LEDs_Out_1:MODIN2_6\[828] = Net_4956_6[956]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_5\[829] = \LEDs_Out_1:MODIN2_5\[830]
Removing Lhs of wire \LEDs_Out_1:MODIN2_5\[830] = Net_4956_5[957]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_4\[831] = \LEDs_Out_1:MODIN2_4\[832]
Removing Lhs of wire \LEDs_Out_1:MODIN2_4\[832] = Net_4956_4[958]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_3\[833] = \LEDs_Out_1:MODIN2_3\[834]
Removing Lhs of wire \LEDs_Out_1:MODIN2_3\[834] = Net_4956_3[959]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_2\[835] = \LEDs_Out_1:MODIN2_2\[836]
Removing Lhs of wire \LEDs_Out_1:MODIN2_2\[836] = Net_4956_2[960]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_1\[837] = \LEDs_Out_1:MODIN2_1\[838]
Removing Lhs of wire \LEDs_Out_1:MODIN2_1\[838] = Net_4956_1[961]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_0\[839] = \LEDs_Out_1:MODIN2_0\[840]
Removing Lhs of wire \LEDs_Out_1:MODIN2_0\[840] = Net_4956_0[962]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_7\[841] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODIN3_7\[842] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_6\[843] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODIN3_6\[844] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_5\[845] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODIN3_5\[846] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_4\[847] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODIN3_4\[848] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_3\[849] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODIN3_3\[850] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_2\[851] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODIN3_2\[852] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_1\[853] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODIN3_1\[854] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_0\[855] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODIN3_0\[856] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_7\[857] = Net_4956_7[955]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_6\[858] = Net_4956_6[956]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_5\[859] = Net_4956_5[957]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_4\[860] = Net_4956_4[958]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_3\[861] = Net_4956_3[959]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_2\[862] = Net_4956_2[960]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_1\[863] = Net_4956_1[961]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_0\[864] = Net_4956_0[962]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_7\[865] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_6\[866] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_5\[867] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_4\[868] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_3\[869] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_2\[870] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_1\[871] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_0\[872] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_7\[873] = Net_4956_7[955]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_6\[874] = Net_4956_6[956]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_5\[875] = Net_4956_5[957]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_4\[876] = Net_4956_4[958]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_3\[877] = Net_4956_3[959]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_2\[878] = Net_4956_2[960]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_1\[879] = Net_4956_1[961]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_0\[880] = Net_4956_0[962]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_7\[881] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_6\[882] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_5\[883] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_4\[884] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_3\[885] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_2\[886] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_1\[887] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_0\[888] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_3\[908] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_3\[909] = zero[2]
Removing Rhs of wire Net_4956_7[955] = \STORED_BRIGHTNESS_1:control_out_7\[1786]
Removing Rhs of wire Net_4956_7[955] = \STORED_BRIGHTNESS_1:control_7\[1795]
Removing Rhs of wire Net_4956_6[956] = \STORED_BRIGHTNESS_1:control_out_6\[1787]
Removing Rhs of wire Net_4956_6[956] = \STORED_BRIGHTNESS_1:control_6\[1796]
Removing Rhs of wire Net_4956_5[957] = \STORED_BRIGHTNESS_1:control_out_5\[1788]
Removing Rhs of wire Net_4956_5[957] = \STORED_BRIGHTNESS_1:control_5\[1797]
Removing Rhs of wire Net_4956_4[958] = \STORED_BRIGHTNESS_1:control_out_4\[1789]
Removing Rhs of wire Net_4956_4[958] = \STORED_BRIGHTNESS_1:control_4\[1798]
Removing Rhs of wire Net_4956_3[959] = \STORED_BRIGHTNESS_1:control_out_3\[1790]
Removing Rhs of wire Net_4956_3[959] = \STORED_BRIGHTNESS_1:control_3\[1799]
Removing Rhs of wire Net_4956_2[960] = \STORED_BRIGHTNESS_1:control_out_2\[1791]
Removing Rhs of wire Net_4956_2[960] = \STORED_BRIGHTNESS_1:control_2\[1800]
Removing Rhs of wire Net_4956_1[961] = \STORED_BRIGHTNESS_1:control_out_1\[1792]
Removing Rhs of wire Net_4956_1[961] = \STORED_BRIGHTNESS_1:control_1\[1801]
Removing Rhs of wire Net_4956_0[962] = \STORED_BRIGHTNESS_1:control_out_0\[1793]
Removing Rhs of wire Net_4956_0[962] = \STORED_BRIGHTNESS_1:control_0\[1802]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_7\[963] = \LEDs_Out_1:MODIN4_7\[964]
Removing Lhs of wire \LEDs_Out_1:MODIN4_7\[964] = Net_4957_7[533]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_6\[965] = \LEDs_Out_1:MODIN4_6\[966]
Removing Lhs of wire \LEDs_Out_1:MODIN4_6\[966] = Net_4957_6[535]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_5\[967] = \LEDs_Out_1:MODIN4_5\[968]
Removing Lhs of wire \LEDs_Out_1:MODIN4_5\[968] = Net_4957_5[537]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_4\[969] = \LEDs_Out_1:MODIN4_4\[970]
Removing Lhs of wire \LEDs_Out_1:MODIN4_4\[970] = Net_4957_4[539]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_3\[971] = \LEDs_Out_1:MODIN4_3\[972]
Removing Lhs of wire \LEDs_Out_1:MODIN4_3\[972] = Net_4957_3[541]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_2\[973] = \LEDs_Out_1:MODIN4_2\[974]
Removing Lhs of wire \LEDs_Out_1:MODIN4_2\[974] = Net_4957_2[543]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_1\[975] = \LEDs_Out_1:MODIN4_1\[976]
Removing Lhs of wire \LEDs_Out_1:MODIN4_1\[976] = Net_4957_1[545]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_0\[977] = \LEDs_Out_1:MODIN4_0\[978]
Removing Lhs of wire \LEDs_Out_1:MODIN4_0\[978] = Net_4957_0[547]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_7\[979] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODIN5_7\[980] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_6\[981] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODIN5_6\[982] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_5\[983] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODIN5_5\[984] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_4\[985] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODIN5_4\[986] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_3\[987] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODIN5_3\[988] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_2\[989] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODIN5_2\[990] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_1\[991] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODIN5_1\[992] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_0\[993] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODIN5_0\[994] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_7\[995] = Net_4957_7[533]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_6\[996] = Net_4957_6[535]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_5\[997] = Net_4957_5[537]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_4\[998] = Net_4957_4[539]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_3\[999] = Net_4957_3[541]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_2\[1000] = Net_4957_2[543]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_1\[1001] = Net_4957_1[545]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_0\[1002] = Net_4957_0[547]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_7\[1003] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_6\[1004] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_5\[1005] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_4\[1006] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_3\[1007] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_2\[1008] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_1\[1009] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_0\[1010] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_7\[1011] = Net_4957_7[533]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_6\[1012] = Net_4957_6[535]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_5\[1013] = Net_4957_5[537]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_4\[1014] = Net_4957_4[539]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_3\[1015] = Net_4957_3[541]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_2\[1016] = Net_4957_2[543]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_1\[1017] = Net_4957_1[545]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_0\[1018] = Net_4957_0[547]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_7\[1019] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_6\[1020] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_5\[1021] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_4\[1022] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_3\[1023] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_2\[1024] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_1\[1025] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_0\[1026] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_3\[1046] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_3\[1047] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_7\[1093] = \LEDs_Out_1:MODIN6_7\[1094]
Removing Lhs of wire \LEDs_Out_1:MODIN6_7\[1094] = Net_4958_7[1223]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_6\[1095] = \LEDs_Out_1:MODIN6_6\[1096]
Removing Lhs of wire \LEDs_Out_1:MODIN6_6\[1096] = Net_4958_6[1224]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_5\[1097] = \LEDs_Out_1:MODIN6_5\[1098]
Removing Lhs of wire \LEDs_Out_1:MODIN6_5\[1098] = Net_4958_5[1225]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_4\[1099] = \LEDs_Out_1:MODIN6_4\[1100]
Removing Lhs of wire \LEDs_Out_1:MODIN6_4\[1100] = Net_4958_4[1226]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_3\[1101] = \LEDs_Out_1:MODIN6_3\[1102]
Removing Lhs of wire \LEDs_Out_1:MODIN6_3\[1102] = Net_4958_3[1227]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_2\[1103] = \LEDs_Out_1:MODIN6_2\[1104]
Removing Lhs of wire \LEDs_Out_1:MODIN6_2\[1104] = Net_4958_2[1228]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_1\[1105] = \LEDs_Out_1:MODIN6_1\[1106]
Removing Lhs of wire \LEDs_Out_1:MODIN6_1\[1106] = Net_4958_1[1229]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_0\[1107] = \LEDs_Out_1:MODIN6_0\[1108]
Removing Lhs of wire \LEDs_Out_1:MODIN6_0\[1108] = Net_4958_0[1230]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_7\[1109] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODIN7_7\[1110] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_6\[1111] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODIN7_6\[1112] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_5\[1113] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODIN7_5\[1114] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_4\[1115] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODIN7_4\[1116] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_3\[1117] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODIN7_3\[1118] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_2\[1119] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODIN7_2\[1120] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_1\[1121] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODIN7_1\[1122] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_0\[1123] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODIN7_0\[1124] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_7\[1125] = Net_4958_7[1223]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_6\[1126] = Net_4958_6[1224]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_5\[1127] = Net_4958_5[1225]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_4\[1128] = Net_4958_4[1226]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_3\[1129] = Net_4958_3[1227]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_2\[1130] = Net_4958_2[1228]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_1\[1131] = Net_4958_1[1229]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_0\[1132] = Net_4958_0[1230]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_7\[1133] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_6\[1134] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_5\[1135] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_4\[1136] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_3\[1137] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_2\[1138] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_1\[1139] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_0\[1140] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_7\[1141] = Net_4958_7[1223]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_6\[1142] = Net_4958_6[1224]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_5\[1143] = Net_4958_5[1225]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_4\[1144] = Net_4958_4[1226]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_3\[1145] = Net_4958_3[1227]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_2\[1146] = Net_4958_2[1228]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_1\[1147] = Net_4958_1[1229]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_0\[1148] = Net_4958_0[1230]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_7\[1149] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_6\[1150] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_5\[1151] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_4\[1152] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_3\[1153] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_2\[1154] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_1\[1155] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_0\[1156] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_3\[1176] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_3\[1177] = zero[2]
Removing Rhs of wire Net_4958_7[1223] = \STORED_BRIGHTNESS_3:control_out_7\[1823]
Removing Rhs of wire Net_4958_7[1223] = \STORED_BRIGHTNESS_3:control_7\[1832]
Removing Rhs of wire Net_4958_6[1224] = \STORED_BRIGHTNESS_3:control_out_6\[1824]
Removing Rhs of wire Net_4958_6[1224] = \STORED_BRIGHTNESS_3:control_6\[1833]
Removing Rhs of wire Net_4958_5[1225] = \STORED_BRIGHTNESS_3:control_out_5\[1825]
Removing Rhs of wire Net_4958_5[1225] = \STORED_BRIGHTNESS_3:control_5\[1834]
Removing Rhs of wire Net_4958_4[1226] = \STORED_BRIGHTNESS_3:control_out_4\[1826]
Removing Rhs of wire Net_4958_4[1226] = \STORED_BRIGHTNESS_3:control_4\[1835]
Removing Rhs of wire Net_4958_3[1227] = \STORED_BRIGHTNESS_3:control_out_3\[1827]
Removing Rhs of wire Net_4958_3[1227] = \STORED_BRIGHTNESS_3:control_3\[1836]
Removing Rhs of wire Net_4958_2[1228] = \STORED_BRIGHTNESS_3:control_out_2\[1828]
Removing Rhs of wire Net_4958_2[1228] = \STORED_BRIGHTNESS_3:control_2\[1837]
Removing Rhs of wire Net_4958_1[1229] = \STORED_BRIGHTNESS_3:control_out_1\[1829]
Removing Rhs of wire Net_4958_1[1229] = \STORED_BRIGHTNESS_3:control_1\[1838]
Removing Rhs of wire Net_4958_0[1230] = \STORED_BRIGHTNESS_3:control_out_0\[1830]
Removing Rhs of wire Net_4958_0[1230] = \STORED_BRIGHTNESS_3:control_0\[1839]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_7\[1231] = \LEDs_Out_1:MODIN8_7\[1232]
Removing Lhs of wire \LEDs_Out_1:MODIN8_7\[1232] = Net_4959_7[1361]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_6\[1233] = \LEDs_Out_1:MODIN8_6\[1234]
Removing Lhs of wire \LEDs_Out_1:MODIN8_6\[1234] = Net_4959_6[1362]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_5\[1235] = \LEDs_Out_1:MODIN8_5\[1236]
Removing Lhs of wire \LEDs_Out_1:MODIN8_5\[1236] = Net_4959_5[1363]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_4\[1237] = \LEDs_Out_1:MODIN8_4\[1238]
Removing Lhs of wire \LEDs_Out_1:MODIN8_4\[1238] = Net_4959_4[1364]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_3\[1239] = \LEDs_Out_1:MODIN8_3\[1240]
Removing Lhs of wire \LEDs_Out_1:MODIN8_3\[1240] = Net_4959_3[1365]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_2\[1241] = \LEDs_Out_1:MODIN8_2\[1242]
Removing Lhs of wire \LEDs_Out_1:MODIN8_2\[1242] = Net_4959_2[1366]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_1\[1243] = \LEDs_Out_1:MODIN8_1\[1244]
Removing Lhs of wire \LEDs_Out_1:MODIN8_1\[1244] = Net_4959_1[1367]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_0\[1245] = \LEDs_Out_1:MODIN8_0\[1246]
Removing Lhs of wire \LEDs_Out_1:MODIN8_0\[1246] = Net_4959_0[1368]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_7\[1247] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODIN9_7\[1248] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_6\[1249] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODIN9_6\[1250] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_5\[1251] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODIN9_5\[1252] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_4\[1253] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODIN9_4\[1254] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_3\[1255] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODIN9_3\[1256] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_2\[1257] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODIN9_2\[1258] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_1\[1259] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODIN9_1\[1260] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_0\[1261] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODIN9_0\[1262] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_7\[1263] = Net_4959_7[1361]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_6\[1264] = Net_4959_6[1362]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_5\[1265] = Net_4959_5[1363]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_4\[1266] = Net_4959_4[1364]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_3\[1267] = Net_4959_3[1365]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_2\[1268] = Net_4959_2[1366]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_1\[1269] = Net_4959_1[1367]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_0\[1270] = Net_4959_0[1368]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_7\[1271] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_6\[1272] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_5\[1273] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_4\[1274] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_3\[1275] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_2\[1276] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_1\[1277] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_0\[1278] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_7\[1279] = Net_4959_7[1361]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_6\[1280] = Net_4959_6[1362]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_5\[1281] = Net_4959_5[1363]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_4\[1282] = Net_4959_4[1364]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_3\[1283] = Net_4959_3[1365]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_2\[1284] = Net_4959_2[1366]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_1\[1285] = Net_4959_1[1367]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_0\[1286] = Net_4959_0[1368]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_7\[1287] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_6\[1288] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_5\[1289] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_4\[1290] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_3\[1291] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_2\[1292] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_1\[1293] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_0\[1294] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_3\[1314] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_3\[1315] = zero[2]
Removing Rhs of wire Net_4959_7[1361] = \STORED_BRIGHTNESS_4:control_out_7\[1842]
Removing Rhs of wire Net_4959_7[1361] = \STORED_BRIGHTNESS_4:control_7\[1851]
Removing Rhs of wire Net_4959_6[1362] = \STORED_BRIGHTNESS_4:control_out_6\[1843]
Removing Rhs of wire Net_4959_6[1362] = \STORED_BRIGHTNESS_4:control_6\[1852]
Removing Rhs of wire Net_4959_5[1363] = \STORED_BRIGHTNESS_4:control_out_5\[1844]
Removing Rhs of wire Net_4959_5[1363] = \STORED_BRIGHTNESS_4:control_5\[1853]
Removing Rhs of wire Net_4959_4[1364] = \STORED_BRIGHTNESS_4:control_out_4\[1845]
Removing Rhs of wire Net_4959_4[1364] = \STORED_BRIGHTNESS_4:control_4\[1854]
Removing Rhs of wire Net_4959_3[1365] = \STORED_BRIGHTNESS_4:control_out_3\[1846]
Removing Rhs of wire Net_4959_3[1365] = \STORED_BRIGHTNESS_4:control_3\[1855]
Removing Rhs of wire Net_4959_2[1366] = \STORED_BRIGHTNESS_4:control_out_2\[1847]
Removing Rhs of wire Net_4959_2[1366] = \STORED_BRIGHTNESS_4:control_2\[1856]
Removing Rhs of wire Net_4959_1[1367] = \STORED_BRIGHTNESS_4:control_out_1\[1848]
Removing Rhs of wire Net_4959_1[1367] = \STORED_BRIGHTNESS_4:control_1\[1857]
Removing Rhs of wire Net_4959_0[1368] = \STORED_BRIGHTNESS_4:control_out_0\[1849]
Removing Rhs of wire Net_4959_0[1368] = \STORED_BRIGHTNESS_4:control_0\[1858]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_7\[1369] = \LEDs_Out_1:MODIN10_7\[1370]
Removing Lhs of wire \LEDs_Out_1:MODIN10_7\[1370] = Net_4960_7[1499]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_6\[1371] = \LEDs_Out_1:MODIN10_6\[1372]
Removing Lhs of wire \LEDs_Out_1:MODIN10_6\[1372] = Net_4960_6[1500]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_5\[1373] = \LEDs_Out_1:MODIN10_5\[1374]
Removing Lhs of wire \LEDs_Out_1:MODIN10_5\[1374] = Net_4960_5[1501]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_4\[1375] = \LEDs_Out_1:MODIN10_4\[1376]
Removing Lhs of wire \LEDs_Out_1:MODIN10_4\[1376] = Net_4960_4[1502]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_3\[1377] = \LEDs_Out_1:MODIN10_3\[1378]
Removing Lhs of wire \LEDs_Out_1:MODIN10_3\[1378] = Net_4960_3[1503]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_2\[1379] = \LEDs_Out_1:MODIN10_2\[1380]
Removing Lhs of wire \LEDs_Out_1:MODIN10_2\[1380] = Net_4960_2[1504]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_1\[1381] = \LEDs_Out_1:MODIN10_1\[1382]
Removing Lhs of wire \LEDs_Out_1:MODIN10_1\[1382] = Net_4960_1[1505]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_0\[1383] = \LEDs_Out_1:MODIN10_0\[1384]
Removing Lhs of wire \LEDs_Out_1:MODIN10_0\[1384] = Net_4960_0[1506]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_7\[1385] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODIN11_7\[1386] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_6\[1387] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODIN11_6\[1388] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_5\[1389] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODIN11_5\[1390] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_4\[1391] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODIN11_4\[1392] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_3\[1393] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODIN11_3\[1394] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_2\[1395] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODIN11_2\[1396] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_1\[1397] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODIN11_1\[1398] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_0\[1399] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODIN11_0\[1400] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_7\[1401] = Net_4960_7[1499]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_6\[1402] = Net_4960_6[1500]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_5\[1403] = Net_4960_5[1501]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_4\[1404] = Net_4960_4[1502]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_3\[1405] = Net_4960_3[1503]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_2\[1406] = Net_4960_2[1504]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_1\[1407] = Net_4960_1[1505]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_0\[1408] = Net_4960_0[1506]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_7\[1409] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_6\[1410] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_5\[1411] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_4\[1412] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_3\[1413] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_2\[1414] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_1\[1415] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_0\[1416] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_7\[1417] = Net_4960_7[1499]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_6\[1418] = Net_4960_6[1500]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_5\[1419] = Net_4960_5[1501]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_4\[1420] = Net_4960_4[1502]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_3\[1421] = Net_4960_3[1503]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_2\[1422] = Net_4960_2[1504]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_1\[1423] = Net_4960_1[1505]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_0\[1424] = Net_4960_0[1506]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_7\[1425] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_6\[1426] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_5\[1427] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_4\[1428] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_3\[1429] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_2\[1430] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_1\[1431] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_0\[1432] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_3\[1452] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_3\[1453] = zero[2]
Removing Rhs of wire Net_4960_7[1499] = \STORED_BRIGHTNESS_5:control_out_7\[1861]
Removing Rhs of wire Net_4960_7[1499] = \STORED_BRIGHTNESS_5:control_7\[1870]
Removing Rhs of wire Net_4960_6[1500] = \STORED_BRIGHTNESS_5:control_out_6\[1862]
Removing Rhs of wire Net_4960_6[1500] = \STORED_BRIGHTNESS_5:control_6\[1871]
Removing Rhs of wire Net_4960_5[1501] = \STORED_BRIGHTNESS_5:control_out_5\[1863]
Removing Rhs of wire Net_4960_5[1501] = \STORED_BRIGHTNESS_5:control_5\[1872]
Removing Rhs of wire Net_4960_4[1502] = \STORED_BRIGHTNESS_5:control_out_4\[1864]
Removing Rhs of wire Net_4960_4[1502] = \STORED_BRIGHTNESS_5:control_4\[1873]
Removing Rhs of wire Net_4960_3[1503] = \STORED_BRIGHTNESS_5:control_out_3\[1865]
Removing Rhs of wire Net_4960_3[1503] = \STORED_BRIGHTNESS_5:control_3\[1874]
Removing Rhs of wire Net_4960_2[1504] = \STORED_BRIGHTNESS_5:control_out_2\[1866]
Removing Rhs of wire Net_4960_2[1504] = \STORED_BRIGHTNESS_5:control_2\[1875]
Removing Rhs of wire Net_4960_1[1505] = \STORED_BRIGHTNESS_5:control_out_1\[1867]
Removing Rhs of wire Net_4960_1[1505] = \STORED_BRIGHTNESS_5:control_1\[1876]
Removing Rhs of wire Net_4960_0[1506] = \STORED_BRIGHTNESS_5:control_out_0\[1868]
Removing Rhs of wire Net_4960_0[1506] = \STORED_BRIGHTNESS_5:control_0\[1877]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_7\[1507] = \LEDs_Out_1:MODIN12_7\[1508]
Removing Lhs of wire \LEDs_Out_1:MODIN12_7\[1508] = Net_4961_7[1637]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_6\[1509] = \LEDs_Out_1:MODIN12_6\[1510]
Removing Lhs of wire \LEDs_Out_1:MODIN12_6\[1510] = Net_4961_6[1638]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_5\[1511] = \LEDs_Out_1:MODIN12_5\[1512]
Removing Lhs of wire \LEDs_Out_1:MODIN12_5\[1512] = Net_4961_5[1639]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_4\[1513] = \LEDs_Out_1:MODIN12_4\[1514]
Removing Lhs of wire \LEDs_Out_1:MODIN12_4\[1514] = Net_4961_4[1640]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_3\[1515] = \LEDs_Out_1:MODIN12_3\[1516]
Removing Lhs of wire \LEDs_Out_1:MODIN12_3\[1516] = Net_4961_3[1641]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_2\[1517] = \LEDs_Out_1:MODIN12_2\[1518]
Removing Lhs of wire \LEDs_Out_1:MODIN12_2\[1518] = Net_4961_2[1642]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_1\[1519] = \LEDs_Out_1:MODIN12_1\[1520]
Removing Lhs of wire \LEDs_Out_1:MODIN12_1\[1520] = Net_4961_1[1643]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_0\[1521] = \LEDs_Out_1:MODIN12_0\[1522]
Removing Lhs of wire \LEDs_Out_1:MODIN12_0\[1522] = Net_4961_0[1644]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_7\[1523] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODIN13_7\[1524] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_6\[1525] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODIN13_6\[1526] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_5\[1527] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODIN13_5\[1528] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_4\[1529] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODIN13_4\[1530] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_3\[1531] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODIN13_3\[1532] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_2\[1533] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODIN13_2\[1534] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_1\[1535] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODIN13_1\[1536] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_0\[1537] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODIN13_0\[1538] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_7\[1539] = Net_4961_7[1637]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_6\[1540] = Net_4961_6[1638]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_5\[1541] = Net_4961_5[1639]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_4\[1542] = Net_4961_4[1640]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_3\[1543] = Net_4961_3[1641]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_2\[1544] = Net_4961_2[1642]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_1\[1545] = Net_4961_1[1643]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_0\[1546] = Net_4961_0[1644]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_7\[1547] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_6\[1548] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_5\[1549] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_4\[1550] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_3\[1551] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_2\[1552] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_1\[1553] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_0\[1554] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_7\[1555] = Net_4961_7[1637]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_6\[1556] = Net_4961_6[1638]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_5\[1557] = Net_4961_5[1639]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_4\[1558] = Net_4961_4[1640]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_3\[1559] = Net_4961_3[1641]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_2\[1560] = Net_4961_2[1642]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_1\[1561] = Net_4961_1[1643]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_0\[1562] = Net_4961_0[1644]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_7\[1563] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_6\[1564] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_5\[1565] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_4\[1566] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_3\[1567] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_2\[1568] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_1\[1569] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_0\[1570] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_3\[1590] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_3\[1591] = zero[2]
Removing Rhs of wire Net_4961_7[1637] = \STORED_BRIGHTNESS_6:control_out_7\[1880]
Removing Rhs of wire Net_4961_7[1637] = \STORED_BRIGHTNESS_6:control_7\[1889]
Removing Rhs of wire Net_4961_6[1638] = \STORED_BRIGHTNESS_6:control_out_6\[1881]
Removing Rhs of wire Net_4961_6[1638] = \STORED_BRIGHTNESS_6:control_6\[1890]
Removing Rhs of wire Net_4961_5[1639] = \STORED_BRIGHTNESS_6:control_out_5\[1882]
Removing Rhs of wire Net_4961_5[1639] = \STORED_BRIGHTNESS_6:control_5\[1891]
Removing Rhs of wire Net_4961_4[1640] = \STORED_BRIGHTNESS_6:control_out_4\[1883]
Removing Rhs of wire Net_4961_4[1640] = \STORED_BRIGHTNESS_6:control_4\[1892]
Removing Rhs of wire Net_4961_3[1641] = \STORED_BRIGHTNESS_6:control_out_3\[1884]
Removing Rhs of wire Net_4961_3[1641] = \STORED_BRIGHTNESS_6:control_3\[1893]
Removing Rhs of wire Net_4961_2[1642] = \STORED_BRIGHTNESS_6:control_out_2\[1885]
Removing Rhs of wire Net_4961_2[1642] = \STORED_BRIGHTNESS_6:control_2\[1894]
Removing Rhs of wire Net_4961_1[1643] = \STORED_BRIGHTNESS_6:control_out_1\[1886]
Removing Rhs of wire Net_4961_1[1643] = \STORED_BRIGHTNESS_6:control_1\[1895]
Removing Rhs of wire Net_4961_0[1644] = \STORED_BRIGHTNESS_6:control_out_0\[1887]
Removing Rhs of wire Net_4961_0[1644] = \STORED_BRIGHTNESS_6:control_0\[1896]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_7\[1645] = \LEDs_Out_1:MODIN14_7\[1646]
Removing Lhs of wire \LEDs_Out_1:MODIN14_7\[1646] = Net_4962_7[1775]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_6\[1647] = \LEDs_Out_1:MODIN14_6\[1648]
Removing Lhs of wire \LEDs_Out_1:MODIN14_6\[1648] = Net_4962_6[1776]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_5\[1649] = \LEDs_Out_1:MODIN14_5\[1650]
Removing Lhs of wire \LEDs_Out_1:MODIN14_5\[1650] = Net_4962_5[1777]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_4\[1651] = \LEDs_Out_1:MODIN14_4\[1652]
Removing Lhs of wire \LEDs_Out_1:MODIN14_4\[1652] = Net_4962_4[1778]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_3\[1653] = \LEDs_Out_1:MODIN14_3\[1654]
Removing Lhs of wire \LEDs_Out_1:MODIN14_3\[1654] = Net_4962_3[1779]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_2\[1655] = \LEDs_Out_1:MODIN14_2\[1656]
Removing Lhs of wire \LEDs_Out_1:MODIN14_2\[1656] = Net_4962_2[1780]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_1\[1657] = \LEDs_Out_1:MODIN14_1\[1658]
Removing Lhs of wire \LEDs_Out_1:MODIN14_1\[1658] = Net_4962_1[1781]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_0\[1659] = \LEDs_Out_1:MODIN14_0\[1660]
Removing Lhs of wire \LEDs_Out_1:MODIN14_0\[1660] = Net_4962_0[1782]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_7\[1661] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODIN15_7\[1662] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_6\[1663] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODIN15_6\[1664] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_5\[1665] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODIN15_5\[1666] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_4\[1667] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODIN15_4\[1668] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_3\[1669] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODIN15_3\[1670] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_2\[1671] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODIN15_2\[1672] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_1\[1673] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODIN15_1\[1674] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_0\[1675] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODIN15_0\[1676] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_7\[1677] = Net_4962_7[1775]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_6\[1678] = Net_4962_6[1776]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_5\[1679] = Net_4962_5[1777]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_4\[1680] = Net_4962_4[1778]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_3\[1681] = Net_4962_3[1779]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_2\[1682] = Net_4962_2[1780]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_1\[1683] = Net_4962_1[1781]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_0\[1684] = Net_4962_0[1782]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_7\[1685] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_6\[1686] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_5\[1687] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_4\[1688] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_3\[1689] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_2\[1690] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_1\[1691] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_0\[1692] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_7\[1693] = Net_4962_7[1775]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_6\[1694] = Net_4962_6[1776]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_5\[1695] = Net_4962_5[1777]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_4\[1696] = Net_4962_4[1778]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_3\[1697] = Net_4962_3[1779]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_2\[1698] = Net_4962_2[1780]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_1\[1699] = Net_4962_1[1781]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_0\[1700] = Net_4962_0[1782]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_7\[1701] = \LEDs_Out_1:Net_213_7\[603]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_6\[1702] = \LEDs_Out_1:Net_213_6\[605]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_5\[1703] = \LEDs_Out_1:Net_213_5\[607]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_4\[1704] = \LEDs_Out_1:Net_213_4\[609]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_3\[1705] = \LEDs_Out_1:Net_213_3\[611]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_2\[1706] = \LEDs_Out_1:Net_213_2\[613]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_1\[1707] = \LEDs_Out_1:Net_213_1\[615]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_0\[1708] = \LEDs_Out_1:Net_213_0\[617]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_3\[1728] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_3\[1729] = zero[2]
Removing Rhs of wire Net_4962_7[1775] = \STORED_BRIGHTNESS_7:control_out_7\[1899]
Removing Rhs of wire Net_4962_7[1775] = \STORED_BRIGHTNESS_7:control_7\[1908]
Removing Rhs of wire Net_4962_6[1776] = \STORED_BRIGHTNESS_7:control_out_6\[1900]
Removing Rhs of wire Net_4962_6[1776] = \STORED_BRIGHTNESS_7:control_6\[1909]
Removing Rhs of wire Net_4962_5[1777] = \STORED_BRIGHTNESS_7:control_out_5\[1901]
Removing Rhs of wire Net_4962_5[1777] = \STORED_BRIGHTNESS_7:control_5\[1910]
Removing Rhs of wire Net_4962_4[1778] = \STORED_BRIGHTNESS_7:control_out_4\[1902]
Removing Rhs of wire Net_4962_4[1778] = \STORED_BRIGHTNESS_7:control_4\[1911]
Removing Rhs of wire Net_4962_3[1779] = \STORED_BRIGHTNESS_7:control_out_3\[1903]
Removing Rhs of wire Net_4962_3[1779] = \STORED_BRIGHTNESS_7:control_3\[1912]
Removing Rhs of wire Net_4962_2[1780] = \STORED_BRIGHTNESS_7:control_out_2\[1904]
Removing Rhs of wire Net_4962_2[1780] = \STORED_BRIGHTNESS_7:control_2\[1913]
Removing Rhs of wire Net_4962_1[1781] = \STORED_BRIGHTNESS_7:control_out_1\[1905]
Removing Rhs of wire Net_4962_1[1781] = \STORED_BRIGHTNESS_7:control_1\[1914]
Removing Rhs of wire Net_4962_0[1782] = \STORED_BRIGHTNESS_7:control_out_0\[1906]
Removing Rhs of wire Net_4962_0[1782] = \STORED_BRIGHTNESS_7:control_0\[1915]
Removing Lhs of wire \STORED_BRIGHTNESS_1:clk\[1784] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_1:rst\[1785] = zero[2]
Removing Lhs of wire \WAVE_STATUS_LOW:status_7\[1803] = Net_2965_7[316]
Removing Lhs of wire \WAVE_STATUS_LOW:status_6\[1804] = Net_2965_6[318]
Removing Lhs of wire \WAVE_STATUS_LOW:status_5\[1805] = Net_2965_5[320]
Removing Lhs of wire \WAVE_STATUS_LOW:status_4\[1806] = Net_2965_4[322]
Removing Lhs of wire \WAVE_STATUS_LOW:status_3\[1807] = Net_2965_3[324]
Removing Lhs of wire \WAVE_STATUS_LOW:status_2\[1808] = Net_2965_2[326]
Removing Lhs of wire \WAVE_STATUS_LOW:status_1\[1809] = Net_2965_1[328]
Removing Lhs of wire \WAVE_STATUS_LOW:status_0\[1810] = Net_2965_0[330]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_7\[1812] = zero[2]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_6\[1813] = zero[2]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_5\[1814] = zero[2]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_4\[1815] = zero[2]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_3\[1816] = zero[2]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_2\[1817] = Net_2965_10[310]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_1\[1818] = Net_2965_9[312]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_0\[1819] = Net_2965_8[314]
Removing Lhs of wire \STORED_BRIGHTNESS_3:clk\[1821] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_3:rst\[1822] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_4:clk\[1840] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_4:rst\[1841] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_5:clk\[1859] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_5:rst\[1860] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_6:clk\[1878] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_6:rst\[1879] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_7:clk\[1897] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_7:rst\[1898] = zero[2]
Removing Lhs of wire \BRIGHTNESS_RAMP:cydff_1\\D\[1916] = zero[2]
Removing Lhs of wire \TRIANGLE_SEL:cydff_1\\D\[1917] = zero[2]
Removing Lhs of wire \LEDs_Out_1:Net_213_7\\D\[1929] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_7\[771]
Removing Lhs of wire \LEDs_Out_1:Net_213_6\\D\[1930] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_6\[772]
Removing Lhs of wire \LEDs_Out_1:Net_213_5\\D\[1931] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_5\[773]
Removing Lhs of wire \LEDs_Out_1:Net_213_4\\D\[1932] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_4\[774]
Removing Lhs of wire \LEDs_Out_1:Net_213_3\\D\[1933] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_3\[775]
Removing Lhs of wire \LEDs_Out_1:Net_213_2\\D\[1934] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_2\[776]
Removing Lhs of wire \LEDs_Out_1:Net_213_1\\D\[1935] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_1\[777]
Removing Lhs of wire \LEDs_Out_1:Net_213_0\\D\[1936] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_0\[778]

------------------------------------------------------
Aliased 0 equations, 777 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SW2_net_0' (cost = 0):
tmpOE__SW2_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((Net_2965_8 and \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_8\' (cost = 2):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_8\ <= ((not \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_2965_8)
	OR (not Net_2965_8 and \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_2965_0);

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_0\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_0\ <= (not Net_2965_0);

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_38\' (cost = 5):
\LEDs_Out_1:Net_38\ <= ((not Net_4582_2 and not Net_4582_1 and not Net_4582_0 and Net_2703));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_42\' (cost = 5):
\LEDs_Out_1:Net_42\ <= ((not Net_4582_2 and not Net_4582_1 and Net_2703 and Net_4582_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_88\' (cost = 5):
\LEDs_Out_1:Net_88\ <= ((not Net_4582_2 and not Net_4582_0 and Net_2703 and Net_4582_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_30\' (cost = 5):
\LEDs_Out_1:Net_30\ <= ((not Net_4582_2 and Net_2703 and Net_4582_1 and Net_4582_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_92\' (cost = 5):
\LEDs_Out_1:Net_92\ <= ((not Net_4582_1 and not Net_4582_0 and Net_2703 and Net_4582_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_32\' (cost = 5):
\LEDs_Out_1:Net_32\ <= ((not Net_4582_1 and Net_2703 and Net_4582_2 and Net_4582_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_33\' (cost = 5):
\LEDs_Out_1:Net_33\ <= ((not Net_4582_0 and Net_2703 and Net_4582_2 and Net_4582_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_1:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_1:Net_3185\ <= (not Net_2703
	OR Net_4582_2
	OR Net_4582_1
	OR Net_4582_0);

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_2:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_2:Net_3185\ <= (not Net_2703
	OR not Net_4582_0
	OR Net_4582_2
	OR Net_4582_1);

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_3:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_3:Net_3185\ <= (not Net_2703
	OR not Net_4582_1
	OR Net_4582_2
	OR Net_4582_0);

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_4:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_4:Net_3185\ <= (not Net_2703
	OR not Net_4582_1
	OR not Net_4582_0
	OR Net_4582_2);

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_5:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_5:Net_3185\ <= (not Net_2703
	OR not Net_4582_2
	OR Net_4582_1
	OR Net_4582_0);

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_6:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_6:Net_3185\ <= (not Net_2703
	OR not Net_4582_2
	OR not Net_4582_0
	OR Net_4582_1);

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_7:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_7:Net_3185\ <= (not Net_2703
	OR not Net_4582_2
	OR not Net_4582_1
	OR Net_4582_0);

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LEDs_Out_1:Net_213_0\);

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_7\ <= ((not \LEDs_Out_1:Net_213_7\ and not Net_4956_7)
	OR (\LEDs_Out_1:Net_213_7\ and Net_4956_7));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_213_5\ and not Net_4956_5)
	OR (\LEDs_Out_1:Net_213_5\ and Net_4956_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not Net_4956_4)
	OR (\LEDs_Out_1:Net_213_4\ and Net_4956_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_213_2\ and not Net_4956_2)
	OR (\LEDs_Out_1:Net_213_2\ and Net_4956_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not Net_4956_1)
	OR (\LEDs_Out_1:Net_213_1\ and Net_4956_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_6\ <= ((not Net_4956_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_4956_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_3\ <= ((not Net_4956_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_4956_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_4\ <= ((not Net_4956_4 and not Net_4956_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4956_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4956_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_4956_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_4956_4 and Net_4956_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_4956_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_0\ <= ((not Net_4956_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_4956_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_1\ <= ((not Net_4956_1 and not Net_4956_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4956_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4956_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_4956_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_4956_1 and Net_4956_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_4956_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_4957_7 and not \LEDs_Out_1:Net_213_7\)
	OR (Net_4957_7 and \LEDs_Out_1:Net_213_7\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_4957_5 and not \LEDs_Out_1:Net_213_5\)
	OR (Net_4957_5 and \LEDs_Out_1:Net_213_5\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_4957_4 and not \LEDs_Out_1:Net_213_4\)
	OR (Net_4957_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_4957_2 and not \LEDs_Out_1:Net_213_2\)
	OR (Net_4957_2 and \LEDs_Out_1:Net_213_2\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_4957_1 and not \LEDs_Out_1:Net_213_1\)
	OR (Net_4957_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_6\ <= ((not Net_4957_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_4957_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_3\ <= ((not Net_4957_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_4957_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_4\ <= ((not Net_4957_4 and not Net_4957_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4957_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4957_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_4957_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_4957_4 and Net_4957_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_4957_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_0\ <= ((not Net_4957_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_4957_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_1\ <= ((not Net_4957_1 and not Net_4957_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4957_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4957_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_4957_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_4957_1 and Net_4957_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_4957_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_7\ <= ((not \LEDs_Out_1:Net_213_7\ and not Net_4958_7)
	OR (\LEDs_Out_1:Net_213_7\ and Net_4958_7));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_213_5\ and not Net_4958_5)
	OR (\LEDs_Out_1:Net_213_5\ and Net_4958_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not Net_4958_4)
	OR (\LEDs_Out_1:Net_213_4\ and Net_4958_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_213_2\ and not Net_4958_2)
	OR (\LEDs_Out_1:Net_213_2\ and Net_4958_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not Net_4958_1)
	OR (\LEDs_Out_1:Net_213_1\ and Net_4958_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_6\ <= ((not Net_4958_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_4958_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_3\ <= ((not Net_4958_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_4958_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_4\ <= ((not Net_4958_4 and not Net_4958_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4958_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4958_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_4958_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_4958_4 and Net_4958_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_4958_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_0\ <= ((not Net_4958_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_4958_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_1\ <= ((not Net_4958_1 and not Net_4958_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4958_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4958_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_4958_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_4958_1 and Net_4958_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_4958_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_7\ <= ((not \LEDs_Out_1:Net_213_7\ and not Net_4959_7)
	OR (\LEDs_Out_1:Net_213_7\ and Net_4959_7));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_213_5\ and not Net_4959_5)
	OR (\LEDs_Out_1:Net_213_5\ and Net_4959_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not Net_4959_4)
	OR (\LEDs_Out_1:Net_213_4\ and Net_4959_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_213_2\ and not Net_4959_2)
	OR (\LEDs_Out_1:Net_213_2\ and Net_4959_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not Net_4959_1)
	OR (\LEDs_Out_1:Net_213_1\ and Net_4959_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_6\ <= ((not Net_4959_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_4959_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_3\ <= ((not Net_4959_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_4959_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_4\ <= ((not Net_4959_4 and not Net_4959_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4959_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4959_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_4959_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_4959_4 and Net_4959_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_4959_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_0\ <= ((not Net_4959_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_4959_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_1\ <= ((not Net_4959_1 and not Net_4959_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4959_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4959_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_4959_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_4959_1 and Net_4959_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_4959_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_7\ <= ((not \LEDs_Out_1:Net_213_7\ and not Net_4960_7)
	OR (\LEDs_Out_1:Net_213_7\ and Net_4960_7));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_213_5\ and not Net_4960_5)
	OR (\LEDs_Out_1:Net_213_5\ and Net_4960_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not Net_4960_4)
	OR (\LEDs_Out_1:Net_213_4\ and Net_4960_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_213_2\ and not Net_4960_2)
	OR (\LEDs_Out_1:Net_213_2\ and Net_4960_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not Net_4960_1)
	OR (\LEDs_Out_1:Net_213_1\ and Net_4960_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_6\ <= ((not Net_4960_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_4960_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_3\ <= ((not Net_4960_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_4960_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_4\ <= ((not Net_4960_4 and not Net_4960_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4960_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4960_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_4960_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_4960_4 and Net_4960_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_4960_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_0\ <= ((not Net_4960_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_4960_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_1\ <= ((not Net_4960_1 and not Net_4960_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4960_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4960_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_4960_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_4960_1 and Net_4960_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_4960_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_7\ <= ((not \LEDs_Out_1:Net_213_7\ and not Net_4961_7)
	OR (\LEDs_Out_1:Net_213_7\ and Net_4961_7));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_213_5\ and not Net_4961_5)
	OR (\LEDs_Out_1:Net_213_5\ and Net_4961_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not Net_4961_4)
	OR (\LEDs_Out_1:Net_213_4\ and Net_4961_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_213_2\ and not Net_4961_2)
	OR (\LEDs_Out_1:Net_213_2\ and Net_4961_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not Net_4961_1)
	OR (\LEDs_Out_1:Net_213_1\ and Net_4961_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_6\ <= ((not Net_4961_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_4961_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_3\ <= ((not Net_4961_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_4961_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_4\ <= ((not Net_4961_4 and not Net_4961_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4961_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4961_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_4961_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_4961_4 and Net_4961_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_4961_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_0\ <= ((not Net_4961_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_4961_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_1\ <= ((not Net_4961_1 and not Net_4961_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4961_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4961_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_4961_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_4961_1 and Net_4961_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_4961_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_7\ <= ((not \LEDs_Out_1:Net_213_7\ and not Net_4962_7)
	OR (\LEDs_Out_1:Net_213_7\ and Net_4962_7));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_213_5\ and not Net_4962_5)
	OR (\LEDs_Out_1:Net_213_5\ and Net_4962_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not Net_4962_4)
	OR (\LEDs_Out_1:Net_213_4\ and Net_4962_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_213_2\ and not Net_4962_2)
	OR (\LEDs_Out_1:Net_213_2\ and Net_4962_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not Net_4962_1)
	OR (\LEDs_Out_1:Net_213_1\ and Net_4962_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_6\ <= ((not Net_4962_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_4962_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_3\ <= ((not Net_4962_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_4962_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_4\ <= ((not Net_4962_4 and not Net_4962_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4962_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4962_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_4962_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_4962_4 and Net_4962_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_4962_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_0\ <= ((not Net_4962_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_4962_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_1\ <= ((not Net_4962_1 and not Net_4962_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4962_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4962_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_4962_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_4962_1 and Net_4962_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_4962_1));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_3:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_3:Net_3188\ <= ((not Net_4582_2 and not Net_4582_0 and Net_2703 and Net_4582_1 and Net_2234));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_5:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_5:Net_3188\ <= ((not Net_4582_1 and not Net_4582_0 and Net_2703 and Net_4582_2 and Net_2234));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_6:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_6:Net_3188\ <= ((not Net_4582_1 and Net_2703 and Net_4582_2 and Net_4582_0 and Net_2234));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_7:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_7:Net_3188\ <= ((not Net_4582_0 and Net_2703 and Net_4582_2 and Net_4582_1 and Net_2234));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_4:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_4:Net_3188\ <= ((not Net_4582_2 and Net_2703 and Net_4582_1 and Net_4582_0 and Net_2234));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_2:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_2:Net_3188\ <= ((not Net_4582_2 and not Net_4582_1 and Net_2703 and Net_4582_0 and Net_2234));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_1:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_1:Net_3188\ <= ((not Net_4582_2 and not Net_4582_1 and not Net_4582_0 and Net_2703 and Net_2234));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 5):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((Net_2965_9 and Net_2965_8 and \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_9\' (cost = 3):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_9\ <= ((not Net_2965_8 and Net_2965_9)
	OR (not \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_2965_9)
	OR (not Net_2965_9 and Net_2965_8 and \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_1\' (cost = 2):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_1\ <= ((not Net_2965_0 and Net_2965_1)
	OR (not Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <= ((Net_2965_10 and Net_2965_9 and Net_2965_8 and \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_10\' (cost = 4):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_10\ <= ((not Net_2965_9 and Net_2965_10)
	OR (not Net_2965_8 and Net_2965_10)
	OR (not \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_2965_10)
	OR (not Net_2965_10 and Net_2965_9 and Net_2965_8 and \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_2\' (cost = 3):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_2\ <= ((not Net_2965_1 and Net_2965_2)
	OR (not Net_2965_0 and Net_2965_2)
	OR (not Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_182\' (cost = 12):
\LEDs_Out_1:Net_182\ <= ((not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_183\' (cost = 12):
\LEDs_Out_1:Net_183\ <= ((not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_184\' (cost = 12):
\LEDs_Out_1:Net_184\ <= ((not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_185\' (cost = 12):
\LEDs_Out_1:Net_185\ <= ((not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_186\' (cost = 12):
\LEDs_Out_1:Net_186\ <= ((not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_187\' (cost = 12):
\LEDs_Out_1:Net_187\ <= ((not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_188\' (cost = 12):
\LEDs_Out_1:Net_188\ <= ((not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\LEDs_Out_1:Net_213_2\ and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_3:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_3:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_1 and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_1 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_1 and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ and Net_4582_2 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_2 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and Net_4582_2 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ and Net_4582_0 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_0 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and Net_4582_0 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_5:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_5:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_2 and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_2 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_2 and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ and Net_4582_1 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_1 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and Net_4582_1 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ and Net_4582_0 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_0 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and Net_4582_0 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_6:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_6:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_2 and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_2 and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_2 and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_0 and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_0 and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_0 and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ and Net_4582_1 and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_1 and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and Net_4582_1 and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_7:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_7:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_2 and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_2 and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_2 and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_1 and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_1 and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_1 and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\ and Net_4582_0 and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_0 and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and Net_4582_0 and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_4:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_4:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_1 and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_1 and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_1 and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_0 and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_0 and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_0 and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ and Net_4582_2 and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_2 and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and Net_4582_2 and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_2:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_2:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_0 and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_0 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_0 and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ and Net_4582_2 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_2 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and Net_4582_2 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ and Net_4582_1 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_1 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and Net_4582_1 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_1:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_1:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ and Net_4582_2 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_2 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and Net_4582_2 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ and Net_4582_1 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_1 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and Net_4582_1 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ and Net_4582_0 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_0 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and Net_4582_0 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_3\' (cost = 4):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_3\ <= ((not Net_2965_2 and Net_2965_3)
	OR (not Net_2965_1 and Net_2965_3)
	OR (not Net_2965_0 and Net_2965_3)
	OR (not Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\LEDs_Out_1:Net_213_3\ and \LEDs_Out_1:Net_213_2\ and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_4\' (cost = 5):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_4\ <= ((not Net_2965_3 and Net_2965_4)
	OR (not Net_2965_2 and Net_2965_4)
	OR (not Net_2965_1 and Net_2965_4)
	OR (not Net_2965_0 and Net_2965_4)
	OR (not Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\ and \LEDs_Out_1:Net_213_2\ and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_2965_5 and Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_5\' (cost = 6):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_5\ <= ((not Net_2965_4 and Net_2965_5)
	OR (not Net_2965_3 and Net_2965_5)
	OR (not Net_2965_2 and Net_2965_5)
	OR (not Net_2965_1 and Net_2965_5)
	OR (not Net_2965_0 and Net_2965_5)
	OR (not Net_2965_5 and Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\LEDs_Out_1:Net_213_5\ and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\ and \LEDs_Out_1:Net_213_2\ and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_2965_6 and Net_2965_5 and Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_6\' (cost = 7):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_6\ <= ((not Net_2965_5 and Net_2965_6)
	OR (not Net_2965_4 and Net_2965_6)
	OR (not Net_2965_3 and Net_2965_6)
	OR (not Net_2965_2 and Net_2965_6)
	OR (not Net_2965_1 and Net_2965_6)
	OR (not Net_2965_0 and Net_2965_6)
	OR (not Net_2965_6 and Net_2965_5 and Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\LEDs_Out_1:Net_213_6\ and \LEDs_Out_1:Net_213_5\ and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\ and \LEDs_Out_1:Net_213_2\ and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_7\' (cost = 8):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_7\ <= ((not Net_2965_6 and Net_2965_7)
	OR (not Net_2965_5 and Net_2965_7)
	OR (not Net_2965_4 and Net_2965_7)
	OR (not Net_2965_3 and Net_2965_7)
	OR (not Net_2965_2 and Net_2965_7)
	OR (not Net_2965_1 and Net_2965_7)
	OR (not Net_2965_0 and Net_2965_7)
	OR (not Net_2965_7 and Net_2965_6 and Net_2965_5 and Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 223 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[500] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[510] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[787] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[797] = zero[2]

------------------------------------------------------
Aliased 0 equations, 4 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj" -dcpsoc3 MIDI_EXAMPLE.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.526ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Friday, 20 November 2020 23:06:11
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -d CY8C5888LTI-LP097 MIDI_EXAMPLE.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \BRIGHTNESS_RAMP:Net_134\ from registered to combinatorial
    Converted constant MacroCell: \TRIANGLE_SEL:Net_134\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_1945
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=8, Signal=Net_4763
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=14, Signal=Net_3013
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\MIDI_NOTES_REG:Sync:ctrl_reg\:controlcell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USB:Dm(0)\, \USB:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            annotation => Net_364 ,
            pad => SW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            annotation => Net_365 ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_3(0)__PA ,
            input => Net_5041 ,
            pad => LED_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_5(0)__PA ,
            input => Net_5043 ,
            pad => LED_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_6(0)__PA ,
            input => Net_5048 ,
            pad => LED_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USB:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dm(0)\__PA ,
            analog_term => \USB:Net_597\ ,
            pad => \USB:Dm(0)_PAD\ );

    Pin : Name = \USB:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dp(0)\__PA ,
            analog_term => \USB:Net_1000\ ,
            pad => \USB:Dp(0)_PAD\ );

    Pin : Name = LED_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_7(0)__PA ,
            input => Net_5045 ,
            pad => LED_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_4(0)__PA ,
            input => Net_5042 ,
            pad => LED_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_2(0)__PA ,
            input => Net_5047 ,
            pad => LED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_1(0)__PA ,
            input => Net_4624 ,
            pad => LED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_8(0)__PA ,
            pad => LED_8(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_4624_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + Net_2703 * !Net_4582_2 * !Net_4582_1 * !Net_4582_0 * Net_2234
            + Net_4582_2 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\
        );
        Output = Net_4624_split (fanout=1)

    MacroCell: Name=\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2965_7 * Net_2965_6 * Net_2965_5 * Net_2965_4 * Net_2965_3 * 
              Net_2965_2 * Net_2965_1 * Net_2965_0
        );
        Output = \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)

    MacroCell: Name=Net_4624, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * !Net_4582_2 * !Net_4582_1 * !Net_4624_split
            + Net_2703 * !Net_4582_2 * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\ * !Net_4624_split
            + \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\ * !Net_4624_split
            + !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ * !Net_4624_split
        );
        Output = Net_4624 (fanout=1)

    MacroCell: Name=Net_5047, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * !Net_4582_2 * !Net_4582_1 * !Net_5047_split
            + Net_2703 * !Net_4582_2 * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\ * !Net_5047_split
            + \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\ * !Net_5047_split
            + !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ * !Net_5047_split
        );
        Output = Net_5047 (fanout=1)

    MacroCell: Name=Net_5041, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * !Net_4582_2 * Net_4582_1 * !Net_5041_split
            + Net_2703 * !Net_4582_2 * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\ * !Net_5041_split
            + \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\ * !Net_5041_split
            + !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ * !Net_5041_split
        );
        Output = Net_5041 (fanout=1)

    MacroCell: Name=Net_5042, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * !Net_4582_2 * Net_4582_1 * !Net_5042_split
            + Net_2703 * !Net_4582_2 * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\ * !Net_5042_split
            + \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\ * !Net_5042_split
            + !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ * !Net_5042_split
        );
        Output = Net_5042 (fanout=1)

    MacroCell: Name=Net_5043, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * Net_4582_2 * !Net_4582_1 * !Net_5043_split
            + Net_2703 * Net_4582_2 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\ * 
              !Net_5043_split
            + \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\ * !Net_5043_split
            + !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ * !Net_5043_split
        );
        Output = Net_5043 (fanout=1)

    MacroCell: Name=Net_5048, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * Net_4582_2 * !Net_4582_1 * !Net_5048_split
            + Net_2703 * Net_4582_2 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\ * 
              !Net_5048_split
            + \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\ * !Net_5048_split
            + !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ * !Net_5048_split
        );
        Output = Net_5048 (fanout=1)

    MacroCell: Name=Net_5045, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * Net_4582_2 * Net_4582_1 * !Net_5045_split
            + Net_2703 * Net_4582_2 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\ * 
              !Net_5045_split
            + \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\ * !Net_5045_split
            + !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\ * !Net_5045_split
        );
        Output = Net_5045 (fanout=1)

    MacroCell: Name=Net_5045_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
            + Net_2703 * Net_4582_2 * Net_4582_1 * !Net_4582_0 * Net_2234
            + !Net_4582_2 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5045_split (fanout=1)

    MacroCell: Name=Net_5048_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + Net_2703 * Net_4582_2 * !Net_4582_1 * Net_4582_0 * Net_2234
            + !Net_4582_2 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5048_split (fanout=1)

    MacroCell: Name=Net_5043_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + Net_2703 * Net_4582_2 * !Net_4582_1 * !Net_4582_0 * Net_2234
            + !Net_4582_2 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5043_split (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4956_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4956_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4956_7 * !Net_4956_6
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4956_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4956_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4956_7 * Net_4956_6
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4956_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4956_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4956_4 * 
              !Net_4956_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4956_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4956_5 * 
              !Net_4956_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4956_5 * !Net_4956_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4956_5 * !Net_4956_4 * 
              !Net_4956_3
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4956_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4956_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4956_4 * 
              Net_4956_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4956_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4956_5 * 
              Net_4956_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4956_5 * Net_4956_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4956_5 * Net_4956_4 * Net_4956_3
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4956_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4956_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4956_1 * 
              Net_4956_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4956_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4956_2 * 
              Net_4956_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4956_2 * Net_4956_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4956_2 * Net_4956_1 * Net_4956_0
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_4957_7 * !Net_4957_6 * \LEDs_Out_1:Net_213_6\
            + !Net_4957_7 * \LEDs_Out_1:Net_213_7\
            + !Net_4957_6 * \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_4957_7 * Net_4957_6 * !\LEDs_Out_1:Net_213_6\
            + Net_4957_7 * !\LEDs_Out_1:Net_213_7\
            + Net_4957_6 * !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_4957_5 * !Net_4957_4 * !Net_4957_3 * 
              \LEDs_Out_1:Net_213_3\
            + !Net_4957_5 * !Net_4957_4 * \LEDs_Out_1:Net_213_4\
            + !Net_4957_5 * !Net_4957_3 * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\
            + !Net_4957_5 * \LEDs_Out_1:Net_213_5\
            + !Net_4957_4 * !Net_4957_3 * \LEDs_Out_1:Net_213_5\ * 
              \LEDs_Out_1:Net_213_3\
            + !Net_4957_4 * \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\
            + !Net_4957_3 * \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_4957_5 * Net_4957_4 * Net_4957_3 * !\LEDs_Out_1:Net_213_3\
            + Net_4957_5 * Net_4957_4 * !\LEDs_Out_1:Net_213_4\
            + Net_4957_5 * Net_4957_3 * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\
            + Net_4957_5 * !\LEDs_Out_1:Net_213_5\
            + Net_4957_4 * Net_4957_3 * !\LEDs_Out_1:Net_213_5\ * 
              !\LEDs_Out_1:Net_213_3\
            + Net_4957_4 * !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\
            + Net_4957_3 * !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_4957_2 * Net_4957_1 * Net_4957_0 * !\LEDs_Out_1:Net_213_0\
            + Net_4957_2 * Net_4957_1 * !\LEDs_Out_1:Net_213_1\
            + Net_4957_2 * Net_4957_0 * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\
            + Net_4957_2 * !\LEDs_Out_1:Net_213_2\
            + Net_4957_1 * Net_4957_0 * !\LEDs_Out_1:Net_213_2\ * 
              !\LEDs_Out_1:Net_213_0\
            + Net_4957_1 * !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\
            + Net_4957_0 * !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4958_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4958_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4958_7 * !Net_4958_6
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4958_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4958_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4958_7 * Net_4958_6
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4958_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4958_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4958_4 * 
              !Net_4958_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4958_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4958_5 * 
              !Net_4958_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4958_5 * !Net_4958_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4958_5 * !Net_4958_4 * 
              !Net_4958_3
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4958_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4958_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4958_4 * 
              Net_4958_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4958_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4958_5 * 
              Net_4958_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4958_5 * Net_4958_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4958_5 * Net_4958_4 * Net_4958_3
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4958_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4958_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4958_1 * 
              Net_4958_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4958_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4958_2 * 
              Net_4958_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4958_2 * Net_4958_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4958_2 * Net_4958_1 * Net_4958_0
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4959_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4959_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4959_7 * !Net_4959_6
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4959_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4959_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4959_7 * Net_4959_6
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4959_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4959_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4959_4 * 
              !Net_4959_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4959_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4959_5 * 
              !Net_4959_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4959_5 * !Net_4959_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4959_5 * !Net_4959_4 * 
              !Net_4959_3
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4959_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4959_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4959_4 * 
              Net_4959_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4959_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4959_5 * 
              Net_4959_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4959_5 * Net_4959_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4959_5 * Net_4959_4 * Net_4959_3
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4959_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4959_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4959_1 * 
              Net_4959_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4959_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4959_2 * 
              Net_4959_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4959_2 * Net_4959_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4959_2 * Net_4959_1 * Net_4959_0
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4960_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4960_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4960_7 * !Net_4960_6
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4960_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4960_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4960_7 * Net_4960_6
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4960_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4960_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4960_4 * 
              !Net_4960_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4960_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4960_5 * 
              !Net_4960_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4960_5 * !Net_4960_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4960_5 * !Net_4960_4 * 
              !Net_4960_3
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4960_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4960_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4960_4 * 
              Net_4960_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4960_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4960_5 * 
              Net_4960_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4960_5 * Net_4960_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4960_5 * Net_4960_4 * Net_4960_3
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4960_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4960_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4960_1 * 
              Net_4960_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4960_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4960_2 * 
              Net_4960_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4960_2 * Net_4960_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4960_2 * Net_4960_1 * Net_4960_0
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4961_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4961_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4961_7 * !Net_4961_6
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4961_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4961_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4961_7 * Net_4961_6
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4961_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4961_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4961_4 * 
              !Net_4961_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4961_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4961_5 * 
              !Net_4961_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4961_5 * !Net_4961_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4961_5 * !Net_4961_4 * 
              !Net_4961_3
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4961_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4961_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4961_4 * 
              Net_4961_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4961_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4961_5 * 
              Net_4961_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4961_5 * Net_4961_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4961_5 * Net_4961_4 * Net_4961_3
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4961_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4961_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4961_1 * 
              Net_4961_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4961_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4961_2 * 
              Net_4961_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4961_2 * Net_4961_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4961_2 * Net_4961_1 * Net_4961_0
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4962_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4962_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4962_7 * !Net_4962_6
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4962_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4962_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4962_7 * Net_4962_6
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4962_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4962_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4962_4 * 
              !Net_4962_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4962_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4962_5 * 
              !Net_4962_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4962_5 * !Net_4962_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4962_5 * !Net_4962_4 * 
              !Net_4962_3
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4962_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4962_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4962_4 * 
              Net_4962_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4962_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4962_5 * 
              Net_4962_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4962_5 * Net_4962_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4962_5 * Net_4962_4 * Net_4962_3
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4962_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4962_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4962_1 * 
              Net_4962_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4962_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4962_2 * 
              Net_4962_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4962_2 * Net_4962_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4962_2 * Net_4962_1 * Net_4962_0
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=Net_5042_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + Net_2703 * !Net_4582_2 * Net_4582_1 * Net_4582_0 * Net_2234
            + Net_4582_2 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5042_split (fanout=1)

    MacroCell: Name=Net_5041_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + Net_2703 * !Net_4582_2 * Net_4582_1 * !Net_4582_0 * Net_2234
            + Net_4582_2 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5041_split (fanout=1)

    MacroCell: Name=Net_5047_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + Net_2703 * !Net_4582_2 * !Net_4582_1 * Net_4582_0 * Net_2234
            + Net_4582_2 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5047_split (fanout=1)

    MacroCell: Name=Net_2965_10, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_9 * Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_3198 * Net_2965_10
        );
        Output = Net_2965_10 (fanout=2)

    MacroCell: Name=Net_2965_9, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_3198 * Net_2965_9
        );
        Output = Net_2965_9 (fanout=3)

    MacroCell: Name=Net_2965_8, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * !Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
            + !Net_3198 * Net_2965_8 * 
              !\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_2965_8 (fanout=4)

    MacroCell: Name=Net_2965_7, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_6 * Net_2965_5 * Net_2965_4 * Net_2965_3 * 
              Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_7
        );
        Output = Net_2965_7 (fanout=3)

    MacroCell: Name=Net_2965_6, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_5 * Net_2965_4 * Net_2965_3 * Net_2965_2 * 
              Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_6
        );
        Output = Net_2965_6 (fanout=4)

    MacroCell: Name=Net_2965_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_4 * Net_2965_3 * Net_2965_2 * Net_2965_1 * 
              Net_2965_0
            + Net_3198 * Net_2965_5
        );
        Output = Net_2965_5 (fanout=5)

    MacroCell: Name=Net_2965_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_3 * Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_4
        );
        Output = Net_2965_4 (fanout=6)

    MacroCell: Name=Net_2965_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_3
        );
        Output = Net_2965_3 (fanout=7)

    MacroCell: Name=Net_2965_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_2
        );
        Output = Net_2965_2 (fanout=8)

    MacroCell: Name=Net_2965_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * !Net_2965_1 * Net_2965_0
            + !Net_3198 * Net_2965_1 * !Net_2965_0
        );
        Output = Net_2965_1 (fanout=9)

    MacroCell: Name=Net_2965_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3198 * !Net_2965_0
        );
        Output = Net_2965_0 (fanout=10)

    MacroCell: Name=\LEDs_Out_1:Net_213_7\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_6\ * \LEDs_Out_1:Net_213_5\ * 
              \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * 
              \LEDs_Out_1:Net_213_2\ * \LEDs_Out_1:Net_213_1\ * 
              \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_7\ (fanout=14)

    MacroCell: Name=\LEDs_Out_1:Net_213_6\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * \LEDs_Out_1:Net_213_2\ * 
              \LEDs_Out_1:Net_213_1\ * \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_6\ (fanout=15)

    MacroCell: Name=\LEDs_Out_1:Net_213_5\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * 
              \LEDs_Out_1:Net_213_2\ * \LEDs_Out_1:Net_213_1\ * 
              \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_5\ (fanout=16)

    MacroCell: Name=\LEDs_Out_1:Net_213_4\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_3\ * \LEDs_Out_1:Net_213_2\ * 
              \LEDs_Out_1:Net_213_1\ * \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_4\ (fanout=17)

    MacroCell: Name=\LEDs_Out_1:Net_213_3\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_2\ * \LEDs_Out_1:Net_213_1\ * 
              \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_3\ (fanout=18)

    MacroCell: Name=\LEDs_Out_1:Net_213_2\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_1\ * \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_2\ (fanout=12)

    MacroCell: Name=\LEDs_Out_1:Net_213_1\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_1\ (fanout=13)

    MacroCell: Name=\LEDs_Out_1:Net_213_0\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \LEDs_Out_1:Net_213_0\ (fanout=14)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\WAVE_STATUS_LOW:sts:sts_reg\
        PORT MAP (
            status_7 => Net_2965_7 ,
            status_6 => Net_2965_6 ,
            status_5 => Net_2965_5 ,
            status_4 => Net_2965_4 ,
            status_3 => Net_2965_3 ,
            status_2 => Net_2965_2 ,
            status_1 => Net_2965_1 ,
            status_0 => Net_2965_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\WAVE_STATUS_HIGH:sts:sts_reg\
        PORT MAP (
            status_2 => Net_2965_10 ,
            status_1 => Net_2965_9 ,
            status_0 => Net_2965_8 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\NOTE_ON_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \NOTE_ON_REG:control_7\ ,
            control_6 => \NOTE_ON_REG:control_6\ ,
            control_5 => \NOTE_ON_REG:control_5\ ,
            control_4 => \NOTE_ON_REG:control_4\ ,
            control_3 => \NOTE_ON_REG:control_3\ ,
            control_2 => \NOTE_ON_REG:control_2\ ,
            control_1 => \NOTE_ON_REG:control_1\ ,
            control_0 => Net_2703 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MIDI_BIN_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MIDI_BIN_REG:control_7\ ,
            control_6 => \MIDI_BIN_REG:control_6\ ,
            control_5 => \MIDI_BIN_REG:control_5\ ,
            control_4 => \MIDI_BIN_REG:control_4\ ,
            control_3 => \MIDI_BIN_REG:control_3\ ,
            control_2 => Net_4582_2 ,
            control_1 => Net_4582_1 ,
            control_0 => Net_4582_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STORED_BRIGHTNESS_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4957_7 ,
            control_6 => Net_4957_6 ,
            control_5 => Net_4957_5 ,
            control_4 => Net_4957_4 ,
            control_3 => Net_4957_3 ,
            control_2 => Net_4957_2 ,
            control_1 => Net_4957_1 ,
            control_0 => Net_4957_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STORED_BRIGHTNESS_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4956_7 ,
            control_6 => Net_4956_6 ,
            control_5 => Net_4956_5 ,
            control_4 => Net_4956_4 ,
            control_3 => Net_4956_3 ,
            control_2 => Net_4956_2 ,
            control_1 => Net_4956_1 ,
            control_0 => Net_4956_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STORED_BRIGHTNESS_3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4958_7 ,
            control_6 => Net_4958_6 ,
            control_5 => Net_4958_5 ,
            control_4 => Net_4958_4 ,
            control_3 => Net_4958_3 ,
            control_2 => Net_4958_2 ,
            control_1 => Net_4958_1 ,
            control_0 => Net_4958_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STORED_BRIGHTNESS_4:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4959_7 ,
            control_6 => Net_4959_6 ,
            control_5 => Net_4959_5 ,
            control_4 => Net_4959_4 ,
            control_3 => Net_4959_3 ,
            control_2 => Net_4959_2 ,
            control_1 => Net_4959_1 ,
            control_0 => Net_4959_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STORED_BRIGHTNESS_5:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4960_7 ,
            control_6 => Net_4960_6 ,
            control_5 => Net_4960_5 ,
            control_4 => Net_4960_4 ,
            control_3 => Net_4960_3 ,
            control_2 => Net_4960_2 ,
            control_1 => Net_4960_1 ,
            control_0 => Net_4960_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STORED_BRIGHTNESS_6:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4961_7 ,
            control_6 => Net_4961_6 ,
            control_5 => Net_4961_5 ,
            control_4 => Net_4961_4 ,
            control_3 => Net_4961_3 ,
            control_2 => Net_4961_2 ,
            control_1 => Net_4961_1 ,
            control_0 => Net_4961_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STORED_BRIGHTNESS_7:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4962_7 ,
            control_6 => Net_4962_6 ,
            control_5 => Net_4962_5 ,
            control_4 => Net_4962_4 ,
            control_3 => Net_4962_3 ,
            control_2 => Net_4962_2 ,
            control_1 => Net_4962_1 ,
            control_0 => Net_4962_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\BRIGHTNESS_RAMP:Wave1_DMA\
        PORT MAP (
            dmareq => Net_3013_local ,
            termin => zero ,
            termout => Net_3198 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\BRIGHTNESS_RAMP:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_2063 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\TRIANGLE_SEL:Wave1_DMA\
        PORT MAP (
            dmareq => Net_1945_local ,
            termin => zero ,
            termout => Net_4836 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\TRIANGLE_SEL:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_4837 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_698 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Sleep_isr
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    8 :   24 :   32 : 25.00 %
IO                            :   15 :   33 :   48 : 31.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    4 :   20 :   24 : 16.67 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   69 :  123 :  192 : 35.94 %
  Unique P-terms              :  302 :   82 :  384 : 78.65 %
  Total P-terms               :  302 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    Status Registers          :    2 :      :      :        
  Control Cells               :    9 :   15 :   24 : 37.50 %
    Control Registers         :    9 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.093ms
ADD: mpr.M0037: information: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details.
 * \\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.rpt (Tech mapping)

Tech mapping phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(15)][IoId=(0)] : LED_1(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : LED_2(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : LED_3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : LED_4(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LED_5(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : LED_6(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_7(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_8(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SW1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SW2(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
VIDAC[2]@[FFB(VIDAC,2)] : \BRIGHTNESS_RAMP:VDAC8:viDAC8\
Comparator[0]@[FFB(Comparator,0)] : \RAMP_COMP:ctComp\
VIDAC[3]@[FFB(VIDAC,3)] : \TRIANGLE_SEL:VDAC8:viDAC8\
USB[0]@[FFB(USB,0)] : \USB:USB\
Log: apr.M0058: The analog placement iterative improvement is 48% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 78% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 100% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(15)][IoId=(0)] : LED_1(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : LED_2(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : LED_3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : LED_4(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LED_5(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : LED_6(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_7(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_8(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SW1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SW2(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
VIDAC[2]@[FFB(VIDAC,2)] : \BRIGHTNESS_RAMP:VDAC8:viDAC8\
Comparator[0]@[FFB(Comparator,0)] : \RAMP_COMP:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \TRIANGLE_SEL:VDAC8:viDAC8\
USB[0]@[FFB(USB,0)] : \USB:USB\

Analog Placement phase: Elapsed time ==> 0s.535ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1976 {
    comp_0_vplus
    agl5_x_comp_0_vplus
    agl5
    agl5_x_vidac_2_vout
    vidac_2_vout
  }
  Net: \BRIGHTNESS_RAMP:VDAC8:Net_77\ {
  }
  Net: Net_1978 {
    vidac_0_vout
    agl0_x_vidac_0_vout
    agl0
    agl0_x_comp_0_vminus
    comp_0_vminus
  }
  Net: \TRIANGLE_SEL:VDAC8:Net_77\ {
  }
}
Map of item to net {
  comp_0_vplus                                     -> Net_1976
  agl5_x_comp_0_vplus                              -> Net_1976
  agl5                                             -> Net_1976
  agl5_x_vidac_2_vout                              -> Net_1976
  vidac_2_vout                                     -> Net_1976
  vidac_0_vout                                     -> Net_1978
  agl0_x_vidac_0_vout                              -> Net_1978
  agl0                                             -> Net_1978
  agl0_x_comp_0_vminus                             -> Net_1978
  comp_0_vminus                                    -> Net_1978
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.360ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   44 :    4 :   48 :  91.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.39
                   Pterms :            6.86
               Macrocells :            1.57
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.083ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1202, final cost is 1202 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :      14.45 :       3.14
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_2965_5, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_4 * Net_2965_3 * Net_2965_2 * Net_2965_1 * 
              Net_2965_0
            + Net_3198 * Net_2965_5
        );
        Output = Net_2965_5 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4960_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4960_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4960_7 * !Net_4960_6
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4958_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4958_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4958_4 * 
              Net_4958_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4958_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4958_5 * 
              Net_4958_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4958_5 * Net_4958_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4958_5 * Net_4958_4 * Net_4958_3
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4958_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4958_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4958_4 * 
              !Net_4958_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4958_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4958_5 * 
              !Net_4958_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4958_5 * !Net_4958_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4958_5 * !Net_4958_4 * 
              !Net_4958_3
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_2965_2, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_2
        );
        Output = Net_2965_2 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5041, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * !Net_4582_2 * Net_4582_1 * !Net_5041_split
            + Net_2703 * !Net_4582_2 * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\ * !Net_5041_split
            + \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\ * !Net_5041_split
            + !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ * !Net_5041_split
        );
        Output = Net_5041 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_5043_split, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + Net_2703 * Net_4582_2 * !Net_4582_1 * !Net_4582_0 * Net_2234
            + !Net_4582_2 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5043_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_5043, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * Net_4582_2 * !Net_4582_1 * !Net_5043_split
            + Net_2703 * Net_4582_2 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\ * 
              !Net_5043_split
            + \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\ * !Net_5043_split
            + !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ * !Net_5043_split
        );
        Output = Net_5043 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4960_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4960_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4960_7 * Net_4960_6
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4960_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4960_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4960_1 * 
              Net_4960_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4960_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4960_2 * 
              Net_4960_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4960_2 * Net_4960_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4960_2 * Net_4960_1 * Net_4960_0
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4960_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4960_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4960_4 * 
              !Net_4960_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4960_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4960_5 * 
              !Net_4960_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4960_5 * !Net_4960_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4960_5 * !Net_4960_4 * 
              !Net_4960_3
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\STORED_BRIGHTNESS_5:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4960_7 ,
        control_6 => Net_4960_6 ,
        control_5 => Net_4960_5 ,
        control_4 => Net_4960_4 ,
        control_3 => Net_4960_3 ,
        control_2 => Net_4960_2 ,
        control_1 => Net_4960_1 ,
        control_0 => Net_4960_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4962_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4962_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4962_1 * 
              Net_4962_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4962_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4962_2 * 
              Net_4962_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4962_2 * Net_4962_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4962_2 * Net_4962_1 * Net_4962_0
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_4957_2 * Net_4957_1 * Net_4957_0 * !\LEDs_Out_1:Net_213_0\
            + Net_4957_2 * Net_4957_1 * !\LEDs_Out_1:Net_213_1\
            + Net_4957_2 * Net_4957_0 * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\
            + Net_4957_2 * !\LEDs_Out_1:Net_213_2\
            + Net_4957_1 * Net_4957_0 * !\LEDs_Out_1:Net_213_2\ * 
              !\LEDs_Out_1:Net_213_0\
            + Net_4957_1 * !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\
            + Net_4957_0 * !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2965_7 * Net_2965_6 * Net_2965_5 * Net_2965_4 * Net_2965_3 * 
              Net_2965_2 * Net_2965_1 * Net_2965_0
        );
        Output = \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4959_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4959_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4959_7 * !Net_4959_6
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_2965_7, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_6 * Net_2965_5 * Net_2965_4 * Net_2965_3 * 
              Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_7
        );
        Output = Net_2965_7 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2965_9, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_3198 * Net_2965_9
        );
        Output = Net_2965_9 (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4958_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4958_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4958_1 * 
              Net_4958_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4958_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4958_2 * 
              Net_4958_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4958_2 * Net_4958_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4958_2 * Net_4958_1 * Net_4958_0
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4958_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4958_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4958_7 * !Net_4958_6
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2965_3, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_3
        );
        Output = Net_2965_3 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2965_8, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * !Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
            + !Net_3198 * Net_2965_8 * 
              !\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_2965_8 (fanout=4)
        Properties               : 
        {
        }
}

controlcell: Name =\STORED_BRIGHTNESS_3:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4958_7 ,
        control_6 => Net_4958_6 ,
        control_5 => Net_4958_5 ,
        control_4 => Net_4958_4 ,
        control_3 => Net_4958_3 ,
        control_2 => Net_4958_2 ,
        control_1 => Net_4958_1 ,
        control_0 => Net_4958_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_5041_split, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + Net_2703 * !Net_4582_2 * Net_4582_1 * !Net_4582_0 * Net_2234
            + Net_4582_2 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5041_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4958_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4958_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4958_7 * Net_4958_6
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2965_6, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_5 * Net_2965_4 * Net_2965_3 * Net_2965_2 * 
              Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_6
        );
        Output = Net_2965_6 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4962_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4962_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4962_7 * Net_4962_6
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2965_4, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_3 * Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_4
        );
        Output = Net_2965_4 (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4960_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4960_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4960_4 * 
              Net_4960_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4960_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4960_5 * 
              Net_4960_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4960_5 * Net_4960_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4960_5 * Net_4960_4 * Net_4960_3
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\WAVE_STATUS_LOW:sts:sts_reg\
    PORT MAP (
        status_7 => Net_2965_7 ,
        status_6 => Net_2965_6 ,
        status_5 => Net_2965_5 ,
        status_4 => Net_2965_4 ,
        status_3 => Net_2965_3 ,
        status_2 => Net_2965_2 ,
        status_1 => Net_2965_1 ,
        status_0 => Net_2965_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4962_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4962_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4962_7 * !Net_4962_6
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5045, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * Net_4582_2 * Net_4582_1 * !Net_5045_split
            + Net_2703 * Net_4582_2 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\ * 
              !Net_5045_split
            + \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\ * !Net_5045_split
            + !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\ * !Net_5045_split
        );
        Output = Net_5045 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_5045_split, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
            + Net_2703 * Net_4582_2 * Net_4582_1 * !Net_4582_0 * Net_2234
            + !Net_4582_2 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5045_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\STORED_BRIGHTNESS_7:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4962_7 ,
        control_6 => Net_4962_6 ,
        control_5 => Net_4962_5 ,
        control_4 => Net_4962_4 ,
        control_3 => Net_4962_3 ,
        control_2 => Net_4962_2 ,
        control_1 => Net_4962_1 ,
        control_0 => Net_4962_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4959_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4959_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4959_4 * 
              Net_4959_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4959_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4959_5 * 
              Net_4959_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4959_5 * Net_4959_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4959_5 * Net_4959_4 * Net_4959_3
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4959_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4959_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4959_7 * Net_4959_6
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4956_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4956_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4956_7 * Net_4956_6
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2965_10, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_9 * Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_3198 * Net_2965_10
        );
        Output = Net_2965_10 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\WAVE_STATUS_HIGH:sts:sts_reg\
    PORT MAP (
        status_2 => Net_2965_10 ,
        status_1 => Net_2965_9 ,
        status_0 => Net_2965_8 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\STORED_BRIGHTNESS_4:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4959_7 ,
        control_6 => Net_4959_6 ,
        control_5 => Net_4959_5 ,
        control_4 => Net_4959_4 ,
        control_3 => Net_4959_3 ,
        control_2 => Net_4959_2 ,
        control_1 => Net_4959_1 ,
        control_0 => Net_4959_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4956_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4956_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4956_7 * !Net_4956_6
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_4624, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * !Net_4582_2 * !Net_4582_1 * !Net_4624_split
            + Net_2703 * !Net_4582_2 * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\ * !Net_4624_split
            + \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\ * !Net_4624_split
            + !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ * !Net_4624_split
        );
        Output = Net_4624 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4959_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4959_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4959_1 * 
              Net_4959_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4959_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4959_2 * 
              Net_4959_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4959_2 * Net_4959_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4959_2 * Net_4959_1 * Net_4959_0
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2965_0, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3198 * !Net_2965_0
        );
        Output = Net_2965_0 (fanout=10)
        Properties               : 
        {
        }
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_5042_split, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + Net_2703 * !Net_4582_2 * Net_4582_1 * Net_4582_0 * Net_2234
            + Net_4582_2 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5042_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_4957_7 * !Net_4957_6 * \LEDs_Out_1:Net_213_6\
            + !Net_4957_7 * \LEDs_Out_1:Net_213_7\
            + !Net_4957_6 * \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_5042, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * !Net_4582_2 * Net_4582_1 * !Net_5042_split
            + Net_2703 * !Net_4582_2 * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\ * !Net_5042_split
            + \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\ * !Net_5042_split
            + !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ * !Net_5042_split
        );
        Output = Net_5042 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_5047, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * !Net_4582_2 * !Net_4582_1 * !Net_5047_split
            + Net_2703 * !Net_4582_2 * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\ * !Net_5047_split
            + \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\ * !Net_5047_split
            + !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ * !Net_5047_split
        );
        Output = Net_5047 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2965_1, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * !Net_2965_1 * Net_2965_0
            + !Net_3198 * Net_2965_1 * !Net_2965_0
        );
        Output = Net_2965_1 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LEDs_Out_1:Net_213_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \LEDs_Out_1:Net_213_0\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_5047_split, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + Net_2703 * !Net_4582_2 * !Net_4582_1 * Net_4582_0 * Net_2234
            + Net_4582_2 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5047_split (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\MIDI_BIN_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MIDI_BIN_REG:control_7\ ,
        control_6 => \MIDI_BIN_REG:control_6\ ,
        control_5 => \MIDI_BIN_REG:control_5\ ,
        control_4 => \MIDI_BIN_REG:control_4\ ,
        control_3 => \MIDI_BIN_REG:control_3\ ,
        control_2 => Net_4582_2 ,
        control_1 => Net_4582_1 ,
        control_0 => Net_4582_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4962_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4962_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4962_4 * 
              Net_4962_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4962_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4962_5 * 
              Net_4962_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4962_5 * Net_4962_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4962_5 * Net_4962_4 * Net_4962_3
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LEDs_Out_1:Net_213_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_1\ * \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4962_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4962_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4962_4 * 
              !Net_4962_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4962_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4962_5 * 
              !Net_4962_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4962_5 * !Net_4962_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4962_5 * !Net_4962_4 * 
              !Net_4962_3
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_4957_5 * Net_4957_4 * Net_4957_3 * !\LEDs_Out_1:Net_213_3\
            + Net_4957_5 * Net_4957_4 * !\LEDs_Out_1:Net_213_4\
            + Net_4957_5 * Net_4957_3 * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\
            + Net_4957_5 * !\LEDs_Out_1:Net_213_5\
            + Net_4957_4 * Net_4957_3 * !\LEDs_Out_1:Net_213_5\ * 
              !\LEDs_Out_1:Net_213_3\
            + Net_4957_4 * !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\
            + Net_4957_3 * !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_4957_5 * !Net_4957_4 * !Net_4957_3 * 
              \LEDs_Out_1:Net_213_3\
            + !Net_4957_5 * !Net_4957_4 * \LEDs_Out_1:Net_213_4\
            + !Net_4957_5 * !Net_4957_3 * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\
            + !Net_4957_5 * \LEDs_Out_1:Net_213_5\
            + !Net_4957_4 * !Net_4957_3 * \LEDs_Out_1:Net_213_5\ * 
              \LEDs_Out_1:Net_213_3\
            + !Net_4957_4 * \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\
            + !Net_4957_3 * \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LEDs_Out_1:Net_213_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_1\ (fanout=13)
        Properties               : 
        {
        }
}

controlcell: Name =\STORED_BRIGHTNESS_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4957_7 ,
        control_6 => Net_4957_6 ,
        control_5 => Net_4957_5 ,
        control_4 => Net_4957_4 ,
        control_3 => Net_4957_3 ,
        control_2 => Net_4957_2 ,
        control_1 => Net_4957_1 ,
        control_0 => Net_4957_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4956_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4956_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4956_4 * 
              Net_4956_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4956_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4956_5 * 
              Net_4956_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4956_5 * Net_4956_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4956_5 * Net_4956_4 * Net_4956_3
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4959_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4959_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4959_4 * 
              !Net_4959_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4959_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4959_5 * 
              !Net_4959_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4959_5 * !Net_4959_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4959_5 * !Net_4959_4 * 
              !Net_4959_3
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4956_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4956_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4956_4 * 
              !Net_4956_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4956_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4956_5 * 
              !Net_4956_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4956_5 * !Net_4956_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4956_5 * !Net_4956_4 * 
              !Net_4956_3
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4956_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4956_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4956_1 * 
              Net_4956_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4956_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4956_2 * 
              Net_4956_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4956_2 * Net_4956_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4956_2 * Net_4956_1 * Net_4956_0
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\STORED_BRIGHTNESS_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4956_7 ,
        control_6 => Net_4956_6 ,
        control_5 => Net_4956_5 ,
        control_4 => Net_4956_4 ,
        control_3 => Net_4956_3 ,
        control_2 => Net_4956_2 ,
        control_1 => Net_4956_1 ,
        control_0 => Net_4956_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4961_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4961_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4961_1 * 
              Net_4961_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4961_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4961_2 * 
              Net_4961_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4961_2 * Net_4961_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4961_2 * Net_4961_1 * Net_4961_0
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LEDs_Out_1:Net_213_3\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_2\ * \LEDs_Out_1:Net_213_1\ * 
              \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_3\ (fanout=18)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_4624_split, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + Net_2703 * !Net_4582_2 * !Net_4582_1 * !Net_4582_0 * Net_2234
            + Net_4582_2 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\
        );
        Output = Net_4624_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:Net_213_7\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_6\ * \LEDs_Out_1:Net_213_5\ * 
              \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * 
              \LEDs_Out_1:Net_213_2\ * \LEDs_Out_1:Net_213_1\ * 
              \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_7\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LEDs_Out_1:Net_213_6\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * \LEDs_Out_1:Net_213_2\ * 
              \LEDs_Out_1:Net_213_1\ * \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_6\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LEDs_Out_1:Net_213_5\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * 
              \LEDs_Out_1:Net_213_2\ * \LEDs_Out_1:Net_213_1\ * 
              \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_5\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LEDs_Out_1:Net_213_4\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_3\ * \LEDs_Out_1:Net_213_2\ * 
              \LEDs_Out_1:Net_213_1\ * \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_4\ (fanout=17)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_4957_7 * Net_4957_6 * !\LEDs_Out_1:Net_213_6\
            + Net_4957_7 * !\LEDs_Out_1:Net_213_7\
            + Net_4957_6 * !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4961_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4961_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4961_7 * Net_4961_6
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4961_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4961_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4961_4 * 
              Net_4961_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4961_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4961_5 * 
              Net_4961_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4961_5 * Net_4961_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4961_5 * Net_4961_4 * Net_4961_3
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4961_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4961_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4961_7 * !Net_4961_6
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5048, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * Net_4582_2 * !Net_4582_1 * !Net_5048_split
            + Net_2703 * Net_4582_2 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\ * 
              !Net_5048_split
            + \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\ * !Net_5048_split
            + !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ * !Net_5048_split
        );
        Output = Net_5048 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\STORED_BRIGHTNESS_6:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4961_7 ,
        control_6 => Net_4961_6 ,
        control_5 => Net_4961_5 ,
        control_4 => Net_4961_4 ,
        control_3 => Net_4961_3 ,
        control_2 => Net_4961_2 ,
        control_1 => Net_4961_1 ,
        control_0 => Net_4961_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_5048_split, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + Net_2703 * Net_4582_2 * !Net_4582_1 * Net_4582_0 * Net_2234
            + !Net_4582_2 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5048_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4961_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4961_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4961_4 * 
              !Net_4961_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4961_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4961_5 * 
              !Net_4961_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4961_5 * !Net_4961_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4961_5 * !Net_4961_4 * 
              !Net_4961_3
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\NOTE_ON_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \NOTE_ON_REG:control_7\ ,
        control_6 => \NOTE_ON_REG:control_6\ ,
        control_5 => \NOTE_ON_REG:control_5\ ,
        control_4 => \NOTE_ON_REG:control_4\ ,
        control_3 => \NOTE_ON_REG:control_3\ ,
        control_2 => \NOTE_ON_REG:control_2\ ,
        control_1 => \NOTE_ON_REG:control_1\ ,
        control_0 => Net_2703 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Sleep_isr
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_698 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\BRIGHTNESS_RAMP:Wave1_DMA\
        PORT MAP (
            dmareq => Net_3013_local ,
            termin => zero ,
            termout => Net_3198 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\BRIGHTNESS_RAMP:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_2063 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\TRIANGLE_SEL:Wave1_DMA\
        PORT MAP (
            dmareq => Net_1945_local ,
            termin => zero ,
            termout => Net_4836 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =\TRIANGLE_SEL:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_4837 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_4(0)__PA ,
        input => Net_5042 ,
        pad => LED_4(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_5(0)__PA ,
        input => Net_5043 ,
        pad => LED_5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_6(0)__PA ,
        input => Net_5048 ,
        pad => LED_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_7(0)__PA ,
        input => Net_5045 ,
        pad => LED_7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_8(0)__PA ,
        pad => LED_8(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        annotation => Net_365 ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2(0)__PA ,
        annotation => Net_364 ,
        pad => SW2(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 12 is empty
Port 15 generates interrupt for logical port:
    logicalport: Name =\USB:Dp\
        PORT MAP (
            in_clock_en => tmpOE__SW2_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SW2_net_0 ,
            out_reset => zero ,
            interrupt => \USB:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "207de35d-96fa-4d9c-93e8-b56a5d18b7b9/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_1(0)__PA ,
        input => Net_4624 ,
        pad => LED_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_2(0)__PA ,
        input => Net_5047 ,
        pad => LED_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_3(0)__PA ,
        input => Net_5041 ,
        pad => LED_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USB:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dp(0)\__PA ,
        analog_term => \USB:Net_1000\ ,
        pad => \USB:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USB:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dm(0)\__PA ,
        analog_term => \USB:Net_597\ ,
        pad => \USB:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1945 ,
            dclk_0 => Net_1945_local ,
            dclk_glb_1 => Net_4763 ,
            dclk_1 => Net_4763_local ,
            dclk_glb_2 => Net_3013 ,
            dclk_2 => Net_3013_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\RAMP_COMP:ctComp\
        PORT MAP (
            vplus => Net_1976 ,
            vminus => Net_1978 ,
            out => Net_2234 );
        Properties:
        {
            cy_registers = ""
        }
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: 
    Pm Block @ F(PM,0): 
    pmcell: Name =PM
        PORT MAP (
            ctw_int => CTW_OUT );
        Properties:
        {
        }
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USB:USB\
        PORT MAP (
            dp => \USB:Net_1000\ ,
            dm => \USB:Net_597\ ,
            sof_int => Net_698 ,
            arb_int => \USB:Net_1889\ ,
            usb_int => \USB:Net_1876\ ,
            ept_int_8 => \USB:ep_int_8\ ,
            ept_int_7 => \USB:ep_int_7\ ,
            ept_int_6 => \USB:ep_int_6\ ,
            ept_int_5 => \USB:ep_int_5\ ,
            ept_int_4 => \USB:ep_int_4\ ,
            ept_int_3 => \USB:ep_int_3\ ,
            ept_int_2 => \USB:ep_int_2\ ,
            ept_int_1 => \USB:ep_int_1\ ,
            ept_int_0 => \USB:ep_int_0\ ,
            ord_int => \USB:Net_95\ ,
            dma_req_7 => \USB:dma_request_7\ ,
            dma_req_6 => \USB:dma_request_6\ ,
            dma_req_5 => \USB:dma_request_5\ ,
            dma_req_4 => \USB:dma_request_4\ ,
            dma_req_3 => \USB:dma_request_3\ ,
            dma_req_2 => \USB:dma_request_2\ ,
            dma_req_1 => \USB:dma_request_1\ ,
            dma_req_0 => \USB:dma_request_0\ ,
            dma_termin => \USB:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\TRIANGLE_SEL:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_1945_local ,
            vout => Net_1978 ,
            iout => \TRIANGLE_SEL:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\BRIGHTNESS_RAMP:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_3013_local ,
            vout => Net_1976 ,
            iout => \BRIGHTNESS_RAMP:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+-----------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |    LED_4(0) | In(Net_5042)
     |   1 |     * |      NONE |         CMOS_OUT |    LED_5(0) | In(Net_5043)
     |   5 |     * |      NONE |         CMOS_OUT |    LED_6(0) | In(Net_5048)
     |   6 |     * |      NONE |         CMOS_OUT |    LED_7(0) | In(Net_5045)
     |   7 |     * |      NONE |         CMOS_OUT |    LED_8(0) | 
-----+-----+-------+-----------+------------------+-------------+-----------------------
   2 |   3 |     * |      NONE |    RES_PULL_DOWN |      SW1(0) | 
     |   4 |     * |      NONE |    RES_PULL_DOWN |      SW2(0) | 
-----+-----+-------+-----------+------------------+-------------+-----------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |    LED_1(0) | In(Net_4624)
     |   1 |     * |      NONE |         CMOS_OUT |    LED_2(0) | In(Net_5047)
     |   5 |     * |      NONE |         CMOS_OUT |    LED_3(0) | In(Net_5041)
     |   6 |       |   FALLING |      HI_Z_ANALOG | \USB:Dp(0)\ | Analog(\USB:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG | \USB:Dm(0)\ | Analog(\USB:Net_597\)
----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.011ms
Digital Placement phase: Elapsed time ==> 3s.071ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.969ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: MIDI_EXAMPLE_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( Clock_2 ). (File=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE_timing.html)
Timing report is in MIDI_EXAMPLE_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.423ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.984ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.032ms
API generation phase: Elapsed time ==> 3s.154ms
Dependency generation phase: Elapsed time ==> 0s.050ms
Cleanup phase: Elapsed time ==> 0s.010ms
