<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>Mirror of: Into the Void: x86 Instruction Set Reference</title>
    <link rel="stylesheet" href="assets/style.css" />
    <link rel="icon" type="image/ico" href="favicon.ico" />
    <meta name="keywords"
    content="assembly,asm,programming,optimization,optimisation,c,c++,x86,pastebin,opcode,opcodes,dictionary,intel,amd,download,downloads,tutorial" />
    <meta name="description"
    content="x86 assembly tutorials, x86 opcode reference, programming, pastebin with syntax highlighting" />
    <meta name="robots" content="index, follow" />
    <script type="text/javascript" async src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-MML-AM_CHTML"></script>
  </head>
  <body>
    <div class="container">
      <h1 id="x86-instruction-set-reference">x86 Instruction Set Reference</h1>
      <blockquote>
        <p>Mirror of (now defunct) 
        <strong><em>Into the Void: x86 Instruction Set Reference</em></strong>. For a <a href="tutorial.html">brief tutorial visit here</a>
		</p>
        <p>
		</p>
      </blockquote>
	  <p>
	  <blockquote>
	  This is an unofficial online version of the Intel 64 instruction set reference. It provides a list of the available instructions for IA-32 and Intel 64 microprocessors, their assembly mnemonics, encodings, descriptions, pseudo code and the exceptions they can throw. This information is largely compatible with AMD64 processors, except for some minor differences.
	  </p>
	  </blockquote>
      <table>
        <thead>
          <tr>
            <th>Opcode</th>
            <th>Description</th>
          </tr>
        </thead>
        <tbody>
          <tr>
            <td>
              <a href="isa/AAA.html">AAA</a>
            </td>
            <td>ASCII Adjust After Addition</td>
          </tr>
          <tr>
            <td>
              <a href="isa/AAD.html">AAD</a>
            </td>
            <td>ASCII Adjust AX Before Division</td>
          </tr>
          <tr>
            <td>
              <a href="isa/AAS.html">AAS</a>
            </td>
            <td>ASCII Adjust AL After Subtraction</td>
          </tr>
          <tr>
            <td>
              <a href="isa/ADC.html">ADC</a>
            </td>
            <td>Add with Carry</td>
          </tr>
          <tr>
            <td>
              <a href="isa/ADD.html">ADD</a>
            </td>
            <td>Add</td>
          </tr>
          <tr>
            <td>
              <a href="isa/ADDPD.html">ADDPD</a>
            </td>
            <td>Add Packed Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/ADDPS.html">ADDPS</a>
            </td>
            <td>Add Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/ADDSD.html">ADDSD</a>
            </td>
            <td>Add Scalar Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/ADDSS.html">ADDSS</a>
            </td>
            <td>Add Scalar Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/ADDSUBPD.html">ADDSUBPD</a>
            </td>
            <td>Packed Double-FP Add/Subtract</td>
          </tr>
          <tr>
            <td>
              <a href="isa/ADDSUBPS.html">ADDSUBPS</a>
            </td>
            <td>Packed Single-FP Add/Subtract</td>
          </tr>
          <tr>
            <td>
              <a href="isa/AND.html">AND</a>
            </td>
            <td>Logical AND</td>
          </tr>
          <tr>
            <td>
              <a href="isa/ANDPD.html">ANDPD</a>
            </td>
            <td>Bitwise Logical AND of Packed Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/ANDPS.html">ANDPS</a>
            </td>
            <td>Bitwise Logical AND of Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/ANDNPD.html">ANDNPD</a>
            </td>
            <td>Bitwise Logical AND NOT of Packed Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/ANDNPS.html">ANDNPS</a>
            </td>
            <td>Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/ARPL.html">ARPL</a>
            </td>
            <td>Adjust RPL Field of Segment Selector</td>
          </tr>
          <tr>
            <td>
              <a href="isa/BOUND.html">BOUND</a>
            </td>
            <td>Check Array Index Against Bounds</td>
          </tr>
          <tr>
            <td>
              <a href="isa/BSF.html">BSF</a>
            </td>
            <td>Bit Scan Forward</td>
          </tr>
          <tr>
            <td>
              <a href="isa/BSR.html">BSR</a>
            </td>
            <td>Bit Scan Reverse</td>
          </tr>
          <tr>
            <td>
              <a href="isa/BSWAP.html">BSWAP</a>
            </td>
            <td>Byte Swap</td>
          </tr>
          <tr>
            <td>
              <a href="isa/BT.html">BT</a>
            </td>
            <td>Bit Test</td>
          </tr>
          <tr>
            <td>
              <a href="isa/BTC.html">BTC</a>
            </td>
            <td>Bit Test and Complement</td>
          </tr>
          <tr>
            <td>
              <a href="isa/BTR.html">BTR</a>
            </td>
            <td>Bit Test and Reset</td>
          </tr>
          <tr>
            <td>
              <a href="isa/BTS.html">BTS</a>
            </td>
            <td>Bit Test and Set</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CALL.html">CALL</a>
            </td>
            <td>Call Procedure</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CBW-CWDE.html">CBW/CWDE</a>
            </td>
            <td>Convert Byte to Word/Convert Word to Doubleword</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CLC.html">CLC</a>
            </td>
            <td>Clear Carry Flag</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CLD.html">CLD</a>
            </td>
            <td>Clear Direction Flag</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CLFLUSH.html">CLFLUSH</a>
            </td>
            <td>Flush Cache Line</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CLI.html">CLI</a>
            </td>
            <td>Clear Interrupt Flag</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CLTS.html">CLTS</a>
            </td>
            <td>Clear Task-Switched Flag in CR0</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CMC.html">CMC</a>
            </td>
            <td>Complement Carry Flag</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CMOVcc.html">CMOVcc</a>
            </td>
            <td>Conditional Move</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CMP.html">CMP</a>
            </td>
            <td>Compare Two Operands</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CMPPD.html">CMPPD</a>
            </td>
            <td>Compare Packed Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CMPPS.html">CMPPS</a>
            </td>
            <td>Compare Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CMPS-CMPSB-CMPSW-CMPSD.html">CMPS/CMPSB/CMPSW/CMPSD</a>
            </td>
            <td>Compare String Operands</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CMPSD.html">CMPSD</a>
            </td>
            <td>Compare Scalar Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CMPSS.html">CMPSS</a>
            </td>
            <td>Compare Scalar Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CMPXCHG.html">CMPXCHG</a>
            </td>
            <td>Compare and Exchange</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CMPXCHG8B.html">CMPXCHG8B</a>
            </td>
            <td>Compare and Exchange 8 Bytes</td>
          </tr>
          <tr>
            <td>
              <a href="isa/COMISD.html">COMISD</a>
            </td>
            <td>Compare Scalar Ordered Double-Precision Floating- Point Values and Set EFLAGS</td>
          </tr>
          <tr>
            <td>
              <a href="isa/COMISS.html">COMISS</a>
            </td>
            <td>Compare Scalar Ordered Single-Precision Floating- Point Values and Set EFLAGS</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CPUID.html">CPUID</a>
            </td>
            <td>CPU Identification</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTDQ2PD.html">CVTDQ2PD</a>
            </td>
            <td>Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTDQ2PS.html">CVTDQ2PS</a>
            </td>
            <td>Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTPD2DQ.html">CVTPD2DQ</a>
            </td>
            <td>Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTPD2PI.html">CVTPD2PI</a>
            </td>
            <td>Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTPD2PS.html">CVTPD2PS</a>
            </td>
            <td>Convert Packed Double-Precision Floating-Point Values to Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTPI2PD.html">CVTPI2PD</a>
            </td>
            <td>Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTPI2PS.html">CVTPI2PS</a>
            </td>
            <td>Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTPS2DQ.html">CVTPS2DQ</a>
            </td>
            <td>Convert Packed Single-Precision Floating-Point Values to Packed Doubleword Integers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTPS2PD.html">CVTPS2PD</a>
            </td>
            <td>Convert Packed Single-Precision Floating-Point Values to Packed Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTPS2PI.html">CVTPS2PI</a>
            </td>
            <td>Convert Packed Single-Precision Floating-Point Values to Packed Doubleword Integers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTSD2SI.html">CVTSD2SI</a>
            </td>
            <td>Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTSD2SS.html">CVTSD2SS</a>
            </td>
            <td>Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTSI2SD.html">CVTSI2SD</a>
            </td>
            <td>Convert Doubleword Integer to Scalar Double- Precision Floating-Point Value</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTSI2SS.html">CVTSI2SS</a>
            </td>
            <td>Convert Doubleword Integer to Scalar Single- Precision Floating-Point Value</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTSS2SD.html">CVTSS2SD</a>
            </td>
            <td>Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTSS2SI.html">CVTSS2SI</a>
            </td>
            <td>Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTTPD2PI.html">CVTTPD2PI</a>
            </td>
            <td>Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTTPD2DQ.html">CVTTPD2DQ</a>
            </td>
            <td>Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTTPS2DQ.html">CVTTPS2DQ</a>
            </td>
            <td>Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Doubleword Integers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTTPS2PI.html">CVTTPS2PI</a>
            </td>
            <td>Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Doubleword Integers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTTSD2SI.html">CVTTSD2SI</a>
            </td>
            <td>Convert with Truncation Scalar Double-Precision Floating-Point Value to Signed Doubleword Integer</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CVTTSS2SI.html">CVTTSS2SI</a>
            </td>
            <td>Convert with Truncation Scalar Single-Precision Floating-Point Value to Doubleword Integer</td>
          </tr>
          <tr>
            <td>
              <a href="isa/CWD-CDQ.html">CWD/CDQ</a>
            </td>
            <td>Convert Word to Doubleword/Convert Doubleword to Quadword</td>
          </tr>
          <tr>
            <td>
              <a href="isa/DAA.html">DAA</a>
            </td>
            <td>Decimal Adjust AL after Addition</td>
          </tr>
          <tr>
            <td>
              <a href="isa/DAS.html">DAS</a>
            </td>
            <td>Decimal Adjust AL after Subtraction</td>
          </tr>
          <tr>
            <td>
              <a href="isa/DEC.html">DEC</a>
            </td>
            <td>Decrement by 1</td>
          </tr>
          <tr>
            <td>
              <a href="isa/DIV.html">DIV</a>
            </td>
            <td>Unsigned Divide</td>
          </tr>
          <tr>
            <td>
              <a href="isa/DIVPD.html">DIVPD</a>
            </td>
            <td>Divide Packed Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/DIVPS.html">DIVPS</a>
            </td>
            <td>Divide Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/DIVSD.html">DIVSD</a>
            </td>
            <td>Divide Scalar Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/DIVSS.html">DIVSS</a>
            </td>
            <td>Divide Scalar Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/EMMS.html">EMMS</a>
            </td>
            <td>Empty MMX Technology State</td>
          </tr>
          <tr>
            <td>
              <a href="isa/ENTER.html">ENTER</a>
            </td>
            <td>Make Stack Frame for Procedure Parameters</td>
          </tr>
          <tr>
            <td>
              <a href="isa/F2XM1.html">F2XM1</a>
            </td>
            <td>Compute 2x-1</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FABS.html">FABS</a>
            </td>
            <td>Absolute Value</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FADD-FADDP-FIADD.html">FADD/FADDP/FIADD</a>
            </td>
            <td>Add</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FBLD.html">FBLD</a>
            </td>
            <td>Load Binary Coded Decimal</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FBSTP.html">FBSTP</a>
            </td>
            <td>Store BCD Integer and Pop</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FCHS.html">FCHS</a>
            </td>
            <td>Change Sign</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FCLEX-FNCLEX.html">FCLEX/FNCLEX</a>
            </td>
            <td>Clear Exceptions</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FCMOVcc.html">FCMOVcc</a>
            </td>
            <td>Floating-Point Conditional Move</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FCOM-FCOMP-FCOMPP.html">FCOM/FCOMP/FCOMPP</a>
            </td>
            <td>Compare Floating Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FCOMI-FCOMIP-FUCOMI-FUCOMIP.html">FCOMI/FCOMIP/FUCOMI/FUCOMIP</a>
            </td>
            <td>Compare Floating Point Values and Set EFLAGS</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FCOS.html">FCOS</a>
            </td>
            <td>Cosine</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FDECSTP.html">FDECSTP</a>
            </td>
            <td>Decrement Stack-Top Pointer</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FDIV-FDIVP-FIDIV.html">FDIV/FDIVP/FIDIV</a>
            </td>
            <td>Divide</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FDIVR-FDIVRP-FIDIVR.html">FDIVR/FDIVRP/FIDIVR</a>
            </td>
            <td>Reverse Divide</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FFREE.html">FFREE</a>
            </td>
            <td>Free Floating-Point Register</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FICOM-FICOMP.html">FICOM/FICOMP</a>
            </td>
            <td>Compare Integer</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FILD.html">FILD</a>
            </td>
            <td>Load Integer</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FINCSTP.html">FINCSTP</a>
            </td>
            <td>Increment Stack-Top Pointer</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FINIT-FNINIT.html">FINIT/FNINIT</a>
            </td>
            <td>Initialize Floating-Point Unit</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FIST-FISTP.html">FIST/FISTP</a>
            </td>
            <td>Store Integer</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FISTTP.html">FISTTP</a>
            </td>
            <td>Store Integer with Truncation</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FLD.html">FLD</a>
            </td>
            <td>Load Floating Point Value</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FLD1-FLDL2T-FLDL2E-FLDPI-FLDLG2-FLDLN2-FLDZ.html">FLD1/FLDL2T/FLDL2E/FLDPI/FLDLG2/FLDLN2/FLDZ</a>
            </td>
            <td>Load Constant</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FLDCW.html">FLDCW</a>
            </td>
            <td>Load x87 FPU Control Word</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FLDENV.html">FLDENV</a>
            </td>
            <td>Load x87 FPU Environment</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FMUL-FMULP-FIMUL.html">FMUL/FMULP/FIMUL</a>
            </td>
            <td>Multiply</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FNOP.html">FNOP</a>
            </td>
            <td>No operation</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FPATAN.html">FPATAN</a>
            </td>
            <td>Partial Arctangent</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FPREM.html">FPREM</a>
            </td>
            <td>Partial Remainder</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FPREM1.html">FPREM1</a>
            </td>
            <td>Partial Remainder</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FPTAN.html">FPTAN</a>
            </td>
            <td>Partial Tangent</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FRNDINT.html">FRNDINT</a>
            </td>
            <td>Round to Integer</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FRSTOR.html">FRSTOR</a>
            </td>
            <td>Restore x87 FPU State</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FSAVE-FNSAVE.html">FSAVE/FNSAVE</a>
            </td>
            <td>Store x87 FPU State</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FSCALE.html">FSCALE</a>
            </td>
            <td>Scale</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FSIN.html">FSIN</a>
            </td>
            <td>Sine</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FSINCOS.html">FSINCOS</a>
            </td>
            <td>Sine and Cosine</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FSQRT.html">FSQRT</a>
            </td>
            <td>Square Root</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FST-FSTP.html">FST/FSTP</a>
            </td>
            <td>Store Floating Point Value</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FSTCW-FNSTCW.html">FSTCW/FNSTCW</a>
            </td>
            <td>Store x87 FPU Control Word</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FSTENV-FNSTENV.html">FSTENV/FNSTENV</a>
            </td>
            <td>Store x87 FPU Environment</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FSTSW-FNSTSW.html">FSTSW/FNSTSW</a>
            </td>
            <td>Store x87 FPU Status Word</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FSUB-FSUBP-FISUB.html">FSUB/FSUBP/FISUB</a>
            </td>
            <td>Subtract</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FSUBR-FSUBRP-FISUBR.html">FSUBR/FSUBRP/FISUBR</a>
            </td>
            <td>Reverse Subtract</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FTST.html">FTST</a>
            </td>
            <td>Test Floating Point Value</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FUCOM-FUCOMP-FUCOMPP.html">FUCOM/FUCOMP/FUCOMPP</a>
            </td>
            <td>Unordered Compare Floating Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FXAM.html">FXAM</a>
            </td>
            <td>Examine Floating Point Value</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FXCH.html">FXCH</a>
            </td>
            <td>Exchange Register Contents</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FXRSTOR.html">FXRSTOR</a>
            </td>
            <td>Restore x87 FPU, MMX Technology, SSE, and SSE2 State</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FXSAVE.html">FXSAVE</a>
            </td>
            <td>Save x87 FPU, MMX Technology, SSE, and SSE2 State</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FXTRACT.html">FXTRACT</a>
            </td>
            <td>Extract Exponent and Mantissa</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FYL2X.html">FYL2X</a>
            </td>
            <td>Compute y * log_2(x)</td>
          </tr>
          <tr>
            <td>
              <a href="isa/FYL2XP1.html">FYL2XP1</a>
            </td>
            <td>Compute y * log_2(x + 1)</td>
          </tr>
          <tr>
            <td>
              <a href="isa/HADDPD.html">HADDPD</a>
            </td>
            <td>Packed Double-FP Horizontal Add</td>
          </tr>
          <tr>
            <td>
              <a href="isa/HADDPS.html">HADDPS</a>
            </td>
            <td>Packed Single-FP Horizontal Add</td>
          </tr>
          <tr>
            <td>
              <a href="isa/HLT.html">HLT</a>
            </td>
            <td>Halt</td>
          </tr>
          <tr>
            <td>
              <a href="isa/HSUBPD.html">HSUBPD</a>
            </td>
            <td>Packed Double-FP Horizontal Subtract</td>
          </tr>
          <tr>
            <td>
              <a href="isa/HSUBPS.html">HSUBPS</a>
            </td>
            <td>Packed Single-FP Horizontal Subtract</td>
          </tr>
          <tr>
            <td>
              <a href="isa/IDIV.html">IDIV</a>
            </td>
            <td>Signed Divide</td>
          </tr>
          <tr>
            <td>
              <a href="isa/IMUL.html">IMUL</a>
            </td>
            <td>Signed Multiply</td>
          </tr>
          <tr>
            <td>
              <a href="isa/IN.html">IN</a>
            </td>
            <td>Input from Port</td>
          </tr>
          <tr>
            <td>
              <a href="isa/INC.html">INC</a>
            </td>
            <td>Increment by 1</td>
          </tr>
          <tr>
            <td>
              <a href="isa/INS-INSB-INSW-INSD.html">INS/INSB/INSW/INSD</a>
            </td>
            <td>Input from Port to String</td>
          </tr>
          <tr>
            <td>
              <a href="isa/INT-n-INTO-INT-3.html">INT n/INTO/INT 3</a>
            </td>
            <td>Call to Interrupt Procedure</td>
          </tr>
          <tr>
            <td>
              <a href="isa/INVD.html">INVD</a>
            </td>
            <td>Invalidate Internal Caches</td>
          </tr>
          <tr>
            <td>
              <a href="isa/INVLPG.html">INVLPG</a>
            </td>
            <td>Invalidate TLB Entry</td>
          </tr>
          <tr>
            <td>
              <a href="isa/IRET-IRETD.html">IRET/IRETD</a>
            </td>
            <td>Interrupt Return</td>
          </tr>
          <tr>
            <td>
              <a href="isa/Jcc.html">Jcc</a>
            </td>
            <td>Jump if Condition Is Met</td>
          </tr>
          <tr>
            <td>
              <a href="isa/JMP.html">JMP</a>
            </td>
            <td>Jump</td>
          </tr>
          <tr>
            <td>
              <a href="isa/LAHF.html">LAHF</a>
            </td>
            <td>Load Status Flags into AH Register</td>
          </tr>
          <tr>
            <td>
              <a href="isa/LAR.html">LAR</a>
            </td>
            <td>Load Access Rights Byte</td>
          </tr>
          <tr>
            <td>
              <a href="isa/LDDQU.html">LDDQU</a>
            </td>
            <td>Load Unaligned Integer 128 Bits</td>
          </tr>
          <tr>
            <td>
              <a href="isa/LDMXCSR.html">LDMXCSR</a>
            </td>
            <td>Load MXCSR Register</td>
          </tr>
          <tr>
            <td>
              <a href="isa/LDS-LES-LFS-LGS-LSS.html">LDS/LES/LFS/LGS/LSS</a>
            </td>
            <td>Load Far Pointer</td>
          </tr>
          <tr>
            <td>
              <a href="isa/LEA.html">LEA</a>
            </td>
            <td>Load Effective Address</td>
          </tr>
          <tr>
            <td>
              <a href="isa/LEAVE.html">LEAVE</a>
            </td>
            <td>High Level Procedure Exit</td>
          </tr>
          <tr>
            <td>
              <a href="isa/LFENCE.html">LFENCE</a>
            </td>
            <td>Load Fence</td>
          </tr>
          <tr>
            <td>
              <a href="isa/LGDT-LIDT.html">LGDT/LIDT</a>
            </td>
            <td>Load Global/Interrupt Descriptor Table Register</td>
          </tr>
          <tr>
            <td>
              <a href="isa/LLDT.html">LLDT</a>
            </td>
            <td>Load Local Descriptor Table Register</td>
          </tr>
          <tr>
            <td>
              <a href="isa/LMSW.html">LMSW</a>
            </td>
            <td>Load Machine Status Word</td>
          </tr>
          <tr>
            <td>
              <a href="isa/LOCK.html">LOCK</a>
            </td>
            <td>Assert LOCK# Signal Prefix</td>
          </tr>
          <tr>
            <td>
              <a href="isa/LODS-LODSB-LODSW-LODSD.html">LODS/LODSB/LODSW/LODSD</a>
            </td>
            <td>Load String</td>
          </tr>
          <tr>
            <td>
              <a href="isa/LOOP-LOOPcc.html">LOOP/LOOPcc</a>
            </td>
            <td>Loop According to ECX Counter</td>
          </tr>
          <tr>
            <td>
              <a href="isa/LSL.html">LSL</a>
            </td>
            <td>Load Segment Limit</td>
          </tr>
          <tr>
            <td>
              <a href="isa/LTR.html">LTR</a>
            </td>
            <td>Load Task Register</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MASKMOVDQU.html">MASKMOVDQU</a>
            </td>
            <td>Store Selected Bytes of Double Quadword</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MASKMOVQ.html">MASKMOVQ</a>
            </td>
            <td>Store Selected Bytes of Quadword</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MAXPD.html">MAXPD</a>
            </td>
            <td>Return Maximum Packed Double-Precision Floating- Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MAXPS.html">MAXPS</a>
            </td>
            <td>Return Maximum Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MAXSD.html">MAXSD</a>
            </td>
            <td>Return Maximum Scalar Double-Precision Floating-Point Value</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MAXSS.html">MAXSS</a>
            </td>
            <td>Return Maximum Scalar Single-Precision Floating-Point Value</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MFENCE.html">MFENCE</a>
            </td>
            <td>Memory Fence</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MINPD.html">MINPD</a>
            </td>
            <td>Return Minimum Packed Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MINPS.html">MINPS</a>
            </td>
            <td>Return Minimum Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MINSD.html">MINSD</a>
            </td>
            <td>Return Minimum Scalar Double-Precision Floating-Point Value</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MINSS.html">MINSS</a>
            </td>
            <td>Return Minimum Scalar Single-Precision Floating-Point Value</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MONITOR.html">MONITOR</a>
            </td>
            <td>Setup Monitor Address</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOV.html">MOV</a>
            </td>
            <td>Move</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOV-control.html">MOV</a>
            </td>
            <td>Move to/from Control Registers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOV-debug.html">MOV</a>
            </td>
            <td>Move to/from Debug Registers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVAPD.html">MOVAPD</a>
            </td>
            <td>Move Aligned Packed Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVAPS.html">MOVAPS</a>
            </td>
            <td>Move Aligned Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVD.html">MOVD</a>
            </td>
            <td>Move Doubleword</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVDDUP.html">MOVDDUP</a>
            </td>
            <td>Move One Double-FP and Duplicate</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVDQA.html">MOVDQA</a>
            </td>
            <td>Move Aligned Double Quadword</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVDQU.html">MOVDQU</a>
            </td>
            <td>Move Unaligned Double Quadword</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVDQ2Q.html">MOVDQ2Q</a>
            </td>
            <td>Move Quadword from XMM to MMX Technology Register</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVHLPS.html">MOVHLPS</a>
            </td>
            <td>Move Packed Single-Precision Floating-Point Values High to Low</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVHPD.html">MOVHPD</a>
            </td>
            <td>Move High Packed Double-Precision Floating-Point Value</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVHPS.html">MOVHPS</a>
            </td>
            <td>Move High Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVLHPS.html">MOVLHPS</a>
            </td>
            <td>Move Packed Single-Precision Floating-Point Values Low to High</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVLPD.html">MOVLPD</a>
            </td>
            <td>Move Low Packed Double-Precision Floating-Point Value</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVLPS.html">MOVLPS</a>
            </td>
            <td>Move Low Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVMSKPD.html">MOVMSKPD</a>
            </td>
            <td>Extract Packed Double-Precision Floating-Point Sign Mask</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVMSKPS.html">MOVMSKPS</a>
            </td>
            <td>Extract Packed Single-Precision Floating-Point Sign Mask</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVNTDQ.html">MOVNTDQ</a>
            </td>
            <td>Store Double Quadword Using Non-Temporal Hint</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVNTI.html">MOVNTI</a>
            </td>
            <td>Store Doubleword Using Non-Temporal Hint</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVNTPD.html">MOVNTPD</a>
            </td>
            <td>Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVNTPS.html">MOVNTPS</a>
            </td>
            <td>Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVNTQ.html">MOVNTQ</a>
            </td>
            <td>Store of Quadword Using Non-Temporal Hint</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVSHDUP.html">MOVSHDUP</a>
            </td>
            <td>Move Packed Single-FP High and Duplicate</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVSLDUP.html">MOVSLDUP</a>
            </td>
            <td>Move Packed Single-FP Low and Duplicate</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVQ.html">MOVQ</a>
            </td>
            <td>Move Quadword</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVQ2DQ.html">MOVQ2DQ</a>
            </td>
            <td>Move Quadword from MMX Technology to XMM Register</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVS-MOVSB-MOVSW-MOVSD.html">MOVS/MOVSB/MOVSW/MOVSD</a>
            </td>
            <td>Move Data from String to String</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVSD.html">MOVSD</a>
            </td>
            <td>Move Scalar Double-Precision Floating-Point Value</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVSS.html">MOVSS</a>
            </td>
            <td>Move Scalar Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVSX.html">MOVSX</a>
            </td>
            <td>Move with Sign-Extension</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVUPD.html">MOVUPD</a>
            </td>
            <td>Move Unaligned Packed Double-Precision Floating- Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVUPS.html">MOVUPS</a>
            </td>
            <td>Move Unaligned Packed Single-Precision Floating- Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MOVZX.html">MOVZX</a>
            </td>
            <td>Move with Zero-Extend</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MUL.html">MUL</a>
            </td>
            <td>Unsigned Multiply</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MULPD.html">MULPD</a>
            </td>
            <td>Multiply Packed Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MULPS.html">MULPS</a>
            </td>
            <td>Multiply Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MULSD.html">MULSD</a>
            </td>
            <td>Multiply Scalar Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MULSS.html">MULSS</a>
            </td>
            <td>Multiply Scalar Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/MWAIT.html">MWAIT</a>
            </td>
            <td>Monitor Wait</td>
          </tr>
          <tr>
            <td>
              <a href="isa/NEG.html">NEG</a>
            </td>
            <td>Two&#39;s Complement Negation</td>
          </tr>
          <tr>
            <td>
              <a href="isa/NOP.html">NOP</a>
            </td>
            <td>No Operation</td>
          </tr>
          <tr>
            <td>
              <a href="isa/NOT.html">NOT</a>
            </td>
            <td>One&#39;s Complement Negation</td>
          </tr>
          <tr>
            <td>
              <a href="isa/OR.html">OR</a>
            </td>
            <td>Logical Inclusive OR</td>
          </tr>
          <tr>
            <td>
              <a href="isa/ORPD.html">ORPD</a>
            </td>
            <td>Bitwise Logical OR of Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/ORPS.html">ORPS</a>
            </td>
            <td>Bitwise Logical OR of Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/OUT.html">OUT</a>
            </td>
            <td>Output to Port</td>
          </tr>
          <tr>
            <td>
              <a href="isa/OUTS-OUTSB-OUTSW-OUTSD.html">OUTS/OUTSB/OUTSW/OUTSD</a>
            </td>
            <td>Output String to Port</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PACKSSWB-PACKSSDW.html">PACKSSWB/PACKSSDW</a>
            </td>
            <td>Pack with Signed Saturation</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PACKUSWB.html">PACKUSWB</a>
            </td>
            <td>Pack with Unsigned Saturation</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PADDB-PADDW-PADDD.html">PADDB/PADDW/PADDD</a>
            </td>
            <td>Add Packed Integers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PADDQ.html">PADDQ</a>
            </td>
            <td>Add Packed Quadword Integers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PADDSB-PADDSW.html">PADDSB/PADDSW</a>
            </td>
            <td>Add Packed Signed Integers with Signed Saturation</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PADDUSB-PADDUSW.html">PADDUSB/PADDUSW</a>
            </td>
            <td>Add Packed Unsigned Integers with Unsigned Saturation</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PAND.html">PAND</a>
            </td>
            <td>Logical AND</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PANDN.html">PANDN</a>
            </td>
            <td>Logical AND NOT</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PAUSE.html">PAUSE</a>
            </td>
            <td>Spin Loop Hint</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PAVGB-PAVGW.html">PAVGB/PAVGW</a>
            </td>
            <td>Average Packed Integers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PCMPEQB-PCMPEQW-PCMPEQD.html">PCMPEQB/PCMPEQW/PCMPEQD</a>
            </td>
            <td>Compare Packed Data for Equal</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PCMPGTB-PCMPGTW-PCMPGTD.html">PCMPGTB/PCMPGTW/PCMPGTD</a>
            </td>
            <td>Compare Packed Signed Integers for Greater Than</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PEXTRW.html">PEXTRW</a>
            </td>
            <td>Extract Word</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PINSRW.html">PINSRW</a>
            </td>
            <td>Insert Word</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PMADDWD.html">PMADDWD</a>
            </td>
            <td>Multiply and Add Packed Integers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PMAXSW.html">PMAXSW</a>
            </td>
            <td>Maximum of Packed Signed Word Integers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PMAXUB.html">PMAXUB</a>
            </td>
            <td>Maximum of Packed Unsigned Byte Integers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PMINSW.html">PMINSW</a>
            </td>
            <td>Minimum of Packed Signed Word Integers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PMINUB.html">PMINUB</a>
            </td>
            <td>Minimum of Packed Unsigned Byte Integers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PMOVMSKB.html">PMOVMSKB</a>
            </td>
            <td>Move Byte Mask</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PMULHUW.html">PMULHUW</a>
            </td>
            <td>Multiply Packed Unsigned Integers and Store High Result</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PMULHW.html">PMULHW</a>
            </td>
            <td>Multiply Packed Signed Integers and Store High Result</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PMULLW.html">PMULLW</a>
            </td>
            <td>Multiply Packed Signed Integers and Store Low Result</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PMULUDQ.html">PMULUDQ</a>
            </td>
            <td>Multiply Packed Unsigned Doubleword Integers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/POP.html">POP</a>
            </td>
            <td>Pop a Value from the Stack</td>
          </tr>
          <tr>
            <td>
              <a href="isa/POPA-POPAD.html">POPA/POPAD</a>
            </td>
            <td>Pop All General-Purpose Registers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/POPF-POPFD.html">POPF/POPFD</a>
            </td>
            <td>Pop Stack into EFLAGS Register</td>
          </tr>
          <tr>
            <td>
              <a href="isa/POR.html">POR</a>
            </td>
            <td>Bitwise Logical OR</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PREFETCHh.html">PREFETCHh</a>
            </td>
            <td>Prefetch Data Into Caches</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PSADBW.html">PSADBW</a>
            </td>
            <td>Compute Sum of Absolute Differences</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PSHUFD.html">PSHUFD</a>
            </td>
            <td>Shuffle Packed Doublewords</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PSHUFHW.html">PSHUFHW</a>
            </td>
            <td>Shuffle Packed High Words</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PSHUFLW.html">PSHUFLW</a>
            </td>
            <td>Shuffle Packed Low Words</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PSHUFW.html">PSHUFW</a>
            </td>
            <td>Shuffle Packed Words</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PSLLDQ.html">PSLLDQ</a>
            </td>
            <td>Shift Double Quadword Left Logical</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PSLLW-PSLLD-PSLLQ.html">PSLLW/PSLLD/PSLLQ</a>
            </td>
            <td>Shift Packed Data Left Logical</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PSRAW-PSRAD.html">PSRAW/PSRAD</a>
            </td>
            <td>Shift Packed Data Right Arithmetic</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PSRLDQ.html">PSRLDQ</a>
            </td>
            <td>Shift Double Quadword Right Logical</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PSRLW-PSRLD-PSRLQ.html">PSRLW/PSRLD/PSRLQ</a>
            </td>
            <td>Shift Packed Data Right Logical</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PSUBB-PSUBW-PSUBD.html">PSUBB/PSUBW/PSUBD</a>
            </td>
            <td>Subtract Packed Integers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PSUBQ.html">PSUBQ</a>
            </td>
            <td>Subtract Packed Quadword Integers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PSUBSB-PSUBSW.html">PSUBSB/PSUBSW</a>
            </td>
            <td>Subtract Packed Signed Integers with Signed Saturation</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PSUBUSB-PSUBUSW.html">PSUBUSB/PSUBUSW</a>
            </td>
            <td>Subtract Packed Unsigned Integers with Unsigned Saturation</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PUNPCKHBW-PUNPCKHWD-PUNPCKHDQ-PUNPCKHQDQ.html">PUNPCKHBW/PUNPCKHWD/PUNPCKHDQ/PUNPCKHQDQ</a>
            </td>
            <td>Unpack High Data</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PUNPCKLBW-PUNPCKLWD-PUNPCKLDQ-PUNPCKLQDQ.html">PUNPCKLBW/PUNPCKLWD/PUNPCKLDQ/PUNPCKLQDQ</a>
            </td>
            <td>Unpack Low Data</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PUSH.html">PUSH</a>
            </td>
            <td>Push Word or Doubleword Onto the Stack</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PUSHA-PUSHAD.html">PUSHA/PUSHAD</a>
            </td>
            <td>Push All General-Purpose Registers</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PUSHF-PUSHFD.html">PUSHF/PUSHFD</a>
            </td>
            <td>Push EFLAGS Register onto the Stack</td>
          </tr>
          <tr>
            <td>
              <a href="isa/PXOR.html">PXOR</a>
            </td>
            <td>Logical Exclusive OR</td>
          </tr>
          <tr>
            <td>
              <a href="isa/RCL-RCR-ROL-ROR.html">RCL/RCR/ROL/ROR</a>
            </td>
            <td>Rotate</td>
          </tr>
          <tr>
            <td>
              <a href="isa/RCPPS.html">RCPPS</a>
            </td>
            <td>Compute Reciprocals of Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/RCPSS.html">RCPSS</a>
            </td>
            <td>Compute Reciprocal of Scalar Single-Precision Floating- Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/RDMSR.html">RDMSR</a>
            </td>
            <td>Read from Model Specific Register</td>
          </tr>
          <tr>
            <td>
              <a href="isa/RDPMC.html">RDPMC</a>
            </td>
            <td>Read Performance-Monitoring Counters</td>
          </tr>
          <tr>
            <td>
              <a href="isa/RDTSC.html">RDTSC</a>
            </td>
            <td>Read Time-Stamp Counter</td>
          </tr>
          <tr>
            <td>
              <a href="isa/REP-REPE-REPZ-REPNE-REPNZ.html">REP/REPE/REPZ/REPNE/REPNZ</a>
            </td>
            <td>Repeat String Operation Prefix</td>
          </tr>
          <tr>
            <td>
              <a href="isa/RET.html">RET</a>
            </td>
            <td>Return from Procedure</td>
          </tr>
          <tr>
            <td>
              <a href="isa/RSM.html">RSM</a>
            </td>
            <td>Resume from System Management Mode</td>
          </tr>
          <tr>
            <td>
              <a href="isa/RSQRTPS.html">RSQRTPS</a>
            </td>
            <td>Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/RSQRTSS.html">RSQRTSS</a>
            </td>
            <td>Compute Reciprocal of Square Root of Scalar Single- Precision Floating-Point Value</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SAHF.html">SAHF</a>
            </td>
            <td>Store AH into Flags</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SAL-SAR-SHL-SHR.html">SAL/SAR/SHL/SHR</a>
            </td>
            <td>Shift</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SBB.html">SBB</a>
            </td>
            <td>Integer Subtraction with Borrow</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SCAS-SCASB-SCASW-SCASD.html">SCAS/SCASB/SCASW/SCASD</a>
            </td>
            <td>Scan String</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SETcc.html">SETcc</a>
            </td>
            <td>Set Byte on Condition</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SFENCE.html">SFENCE</a>
            </td>
            <td>Store Fence</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SGDT.html">SGDT</a>
            </td>
            <td>Store Global Descriptor Table Register</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SHLD.html">SHLD</a>
            </td>
            <td>Double Precision Shift Left</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SHRD.html">SHRD</a>
            </td>
            <td>Double Precision Shift Right</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SHUFPD.html">SHUFPD</a>
            </td>
            <td>Shuffle Packed Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SHUFPS.html">SHUFPS</a>
            </td>
            <td>Shuffle Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SIDT.html">SIDT</a>
            </td>
            <td>Store Interrupt Descriptor Table Register</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SLDT.html">SLDT</a>
            </td>
            <td>Store Local Descriptor Table Register</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SMSW.html">SMSW</a>
            </td>
            <td>Store Machine Status Word</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SQRTPD.html">SQRTPD</a>
            </td>
            <td>Compute Square Roots of Packed Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SQRTPS.html">SQRTPS</a>
            </td>
            <td>Compute Square Roots of Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SQRTSD.html">SQRTSD</a>
            </td>
            <td>Compute Square Root of Scalar Double-Precision Floating-Point Value</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SQRTSS.html">SQRTSS</a>
            </td>
            <td>Compute Square Root of Scalar Single-Precision Floating-Point Value</td>
          </tr>
          <tr>
            <td>
              <a href="isa/STC.html">STC</a>
            </td>
            <td>Set Carry Flag</td>
          </tr>
          <tr>
            <td>
              <a href="isa/STD.html">STD</a>
            </td>
            <td>Set Direction Flag</td>
          </tr>
          <tr>
            <td>
              <a href="isa/STI.html">STI</a>
            </td>
            <td>Set Interrupt Flag</td>
          </tr>
          <tr>
            <td>
              <a href="isa/STMXCSR.html">STMXCSR</a>
            </td>
            <td>Store MXCSR Register State</td>
          </tr>
          <tr>
            <td>
              <a href="isa/STOS-STOSB-STOSW-STOSD.html">STOS/STOSB/STOSW/STOSD</a>
            </td>
            <td>Store String</td>
          </tr>
          <tr>
            <td>
              <a href="isa/STR.html">STR</a>
            </td>
            <td>Store Task Register</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SUB.html">SUB</a>
            </td>
            <td>Subtract</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SUBPD.html">SUBPD</a>
            </td>
            <td>Subtract Packed Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SUBPS.html">SUBPS</a>
            </td>
            <td>Subtract Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SUBSD.html">SUBSD</a>
            </td>
            <td>Subtract Scalar Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SUBSS.html">SUBSS</a>
            </td>
            <td>Subtract Scalar Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SYSENTER.html">SYSENTER</a>
            </td>
            <td>Fast System Call</td>
          </tr>
          <tr>
            <td>
              <a href="isa/SYSEXIT.html">SYSEXIT</a>
            </td>
            <td>Fast Return from Fast System Call</td>
          </tr>
          <tr>
            <td>
              <a href="isa/TEST.html">TEST</a>
            </td>
            <td>Logical Compare</td>
          </tr>
          <tr>
            <td>
              <a href="isa/UCOMISD.html">UCOMISD</a>
            </td>
            <td>Unordered Compare Scalar Double-Precision Floating- Point Values and Set EFLAGS</td>
          </tr>
          <tr>
            <td>
              <a href="isa/UCOMISS.html">UCOMISS</a>
            </td>
            <td>Unordered Compare Scalar Single-Precision Floating- Point Values and Set EFLAGS</td>
          </tr>
          <tr>
            <td>
              <a href="isa/UD2.html">UD2</a>
            </td>
            <td>Undefined Instruction</td>
          </tr>
          <tr>
            <td>
              <a href="isa/UNPCKHPD.html">UNPCKHPD</a>
            </td>
            <td>Unpack and Interleave High Packed Double- Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/UNPCKHPS.html">UNPCKHPS</a>
            </td>
            <td>Unpack and Interleave High Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/UNPCKLPD.html">UNPCKLPD</a>
            </td>
            <td>Unpack and Interleave Low Packed Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/UNPCKLPS.html">UNPCKLPS</a>
            </td>
            <td>Unpack and Interleave Low Packed Single-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/VERR-VERW.html">VERR/VERW</a>
            </td>
            <td>Verify a Segment for Reading or Writing</td>
          </tr>
          <tr>
            <td>
              <a href="isa/WAIT-FWAIT.html">WAIT/FWAIT</a>
            </td>
            <td>Wait</td>
          </tr>
          <tr>
            <td>
              <a href="isa/WBINVD.html">WBINVD</a>
            </td>
            <td>Write Back and Invalidate Cache</td>
          </tr>
          <tr>
            <td>
              <a href="isa/WRMSR.html">WRMSR</a>
            </td>
            <td>Write to Model Specific Register</td>
          </tr>
          <tr>
            <td>
              <a href="isa/XADD.html">XADD</a>
            </td>
            <td>Exchange and Add</td>
          </tr>
          <tr>
            <td>
              <a href="isa/XCHG.html">XCHG</a>
            </td>
            <td>Exchange Register/Memory with Register</td>
          </tr>
          <tr>
            <td>
              <a href="isa/XLAT-XLATB.html">XLAT/XLATB</a>
            </td>
            <td>Table Look-up Translation</td>
          </tr>
          <tr>
            <td>
              <a href="isa/XOR.html">XOR</a>
            </td>
            <td>Logical Exclusive OR</td>
          </tr>
          <tr>
            <td>
              <a href="isa/XORPD.html">XORPD</a>
            </td>
            <td>Bitwise Logical XOR for Double-Precision Floating-Point Values</td>
          </tr>
          <tr>
            <td>
              <a href="isa/XORPS.html">XORPS</a>
            </td>
            <td>Bitwise Logical XOR for Single-Precision Floating-Point Values</td>
          </tr>
        </tbody>
      </table>
    </div>
  </body>
</html>
