# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:06 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins_valid[0] \
 ins_valid[1] ins_valid[2] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] outs[0] outs[1] outs[2] \
 outs[3] outs[4] outs[5] outs[6] outs[7] outs_valid index[0] index[1] \
 index[2] index_valid

.latch        n96 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n101 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n106 control.tehb.dataReg[0]  0
.latch       n111 control.tehb.dataReg[1]  0
.latch       n116 control.tehb.dataReg[2]  0
.latch       n121 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n67
01 1
.names control.tehb.control.fullReg new_n67 ins_ready[1]
01 1
.names ins_valid[0] new_n67 new_n69
00 1
.names ins_valid[2] new_n69 new_n70
11 1
.names control.tehb.control.fullReg new_n70 ins_ready[2]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n72
11 1
.names ins_ready[1] new_n72 index[0]
00 0
.names ins[0] index[0] new_n74
10 1
.names ins[8] index[0] new_n75
11 1
.names new_n74 new_n75 new_n76
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n77
11 1
.names ins_ready[2] new_n77 index[1]
00 0
.names new_n76 index[1] new_n79
00 1
.names ins[16] index[0] new_n80
10 1
.names index[1] new_n80 new_n81
11 1
.names new_n79 new_n81 new_n82
00 1
.names control.tehb.dataReg[2] control.tehb.control.fullReg index[2]
11 1
.names new_n82 index[2] outs[0]
00 1
.names ins[1] index[0] new_n85
10 1
.names ins[9] index[0] new_n86
11 1
.names new_n85 new_n86 new_n87
00 1
.names index[1] new_n87 new_n88
00 1
.names ins[17] index[0] new_n89
10 1
.names index[1] new_n89 new_n90
11 1
.names new_n88 new_n90 new_n91
00 1
.names index[2] new_n91 outs[1]
00 1
.names ins[2] index[0] new_n93
10 1
.names ins[10] index[0] new_n94
11 1
.names new_n93 new_n94 new_n95
00 1
.names index[1] new_n95 new_n96_1
00 1
.names ins[18] index[0] new_n97
10 1
.names index[1] new_n97 new_n98
11 1
.names new_n96_1 new_n98 new_n99
00 1
.names index[2] new_n99 outs[2]
00 1
.names ins[3] index[0] new_n101_1
10 1
.names ins[11] index[0] new_n102
11 1
.names new_n101_1 new_n102 new_n103
00 1
.names index[1] new_n103 new_n104
00 1
.names ins[19] index[0] new_n105
10 1
.names index[1] new_n105 new_n106_1
11 1
.names new_n104 new_n106_1 new_n107
00 1
.names index[2] new_n107 outs[3]
00 1
.names ins[4] index[0] new_n109
10 1
.names ins[12] index[0] new_n110
11 1
.names new_n109 new_n110 new_n111_1
00 1
.names index[1] new_n111_1 new_n112
00 1
.names ins[20] index[0] new_n113
10 1
.names index[1] new_n113 new_n114
11 1
.names new_n112 new_n114 new_n115
00 1
.names index[2] new_n115 outs[4]
00 1
.names ins[5] index[0] new_n117
10 1
.names ins[13] index[0] new_n118
11 1
.names new_n117 new_n118 new_n119
00 1
.names index[1] new_n119 new_n120
00 1
.names ins[21] index[0] new_n121_1
10 1
.names index[1] new_n121_1 new_n122
11 1
.names new_n120 new_n122 new_n123
00 1
.names index[2] new_n123 outs[5]
00 1
.names ins[6] index[0] new_n125
10 1
.names ins[14] index[0] new_n126
11 1
.names new_n125 new_n126 new_n127
00 1
.names index[1] new_n127 new_n128
00 1
.names ins[22] index[0] new_n129
10 1
.names index[1] new_n129 new_n130
11 1
.names new_n128 new_n130 new_n131
00 1
.names index[2] new_n131 outs[6]
00 1
.names ins[7] index[0] new_n133
10 1
.names ins[15] index[0] new_n134
11 1
.names new_n133 new_n134 new_n135
00 1
.names index[1] new_n135 new_n136
00 1
.names ins[23] index[0] new_n137
10 1
.names index[1] new_n137 new_n138
11 1
.names new_n136 new_n138 new_n139
00 1
.names index[2] new_n139 outs[7]
00 1
.names new_n69 new_n70 new_n141
00 1
.names new_n70 new_n141 new_n142
00 1
.names control.tehb.control.fullReg new_n142 new_n143
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n143 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n143 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n146
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n147
01 1
.names new_n146 new_n147 new_n148
00 1
.names rst new_n148 new_n149
00 1
.names new_n143 new_n149 n121
01 1
.names new_n146 n121 n96
01 0
.names new_n147 n121 n101
01 0
.names control.tehb.control.fullReg new_n148 new_n153
00 1
.names new_n142 new_n153 new_n154
01 1
.names control.tehb.dataReg[0] new_n154 new_n155
10 1
.names new_n67 new_n154 new_n156
11 1
.names new_n155 new_n156 new_n157
00 1
.names rst new_n157 n106
00 1
.names control.tehb.dataReg[1] new_n154 new_n159
10 1
.names new_n70 new_n154 new_n160
11 1
.names new_n159 new_n160 new_n161
00 1
.names rst new_n161 n111
00 1
.names rst control.tehb.dataReg[2] new_n163
01 1
.names new_n154 new_n163 n116
01 1
.end
