Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot AXI_SpaceWire_IP_v1_0_tb_behav xil_defaultlib.AXI_SpaceWire_IP_v1_0_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3146] binding entity 'axi_spacewire_ip_v1_0' does not have generic 'sysfreq' [/home/stl56jc/Dokumente/Code/axi_spw_ip_repo/edit_AXI_SpaceWire_IP_v1_0.srcs/sim_1/new/AXI_SpaceWire_IP_v1_0_tb.vhd:92]
ERROR: [VRFC 10-3146] binding entity 'axi_spacewire_ip_v1_0' does not have generic 'txclkfreq' [/home/stl56jc/Dokumente/Code/axi_spw_ip_repo/edit_AXI_SpaceWire_IP_v1_0.srcs/sim_1/new/AXI_SpaceWire_IP_v1_0_tb.vhd:93]
ERROR: [VRFC 10-3146] binding entity 'axi_spacewire_ip_v1_0' does not have generic 'rximpl' [/home/stl56jc/Dokumente/Code/axi_spw_ip_repo/edit_AXI_SpaceWire_IP_v1_0.srcs/sim_1/new/AXI_SpaceWire_IP_v1_0_tb.vhd:94]
ERROR: [VRFC 10-3146] binding entity 'axi_spacewire_ip_v1_0' does not have generic 'tximpl' [/home/stl56jc/Dokumente/Code/axi_spw_ip_repo/edit_AXI_SpaceWire_IP_v1_0.srcs/sim_1/new/AXI_SpaceWire_IP_v1_0_tb.vhd:95]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit axi_spacewire_ip_v1_0_tb in library work failed.
