--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml sramtester.twx sramtester.ncd -o sramtester.twr
sramtester.pcf

Design file:              sramtester.ncd
Physical constraint file: sramtester.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
data_f2s<0>  |    1.388(R)|      SLOW  |   -0.023(R)|      SLOW  |clk_BUFGP         |   0.000|
data_f2s<1>  |    1.437(R)|      SLOW  |   -0.071(R)|      SLOW  |clk_BUFGP         |   0.000|
data_f2s<2>  |    1.248(R)|      SLOW  |    0.109(R)|      SLOW  |clk_BUFGP         |   0.000|
data_f2s<3>  |    1.228(R)|      SLOW  |    0.127(R)|      SLOW  |clk_BUFGP         |   0.000|
data_f2s<4>  |    1.403(R)|      SLOW  |   -0.031(R)|      SLOW  |clk_BUFGP         |   0.000|
data_f2s<5>  |    1.597(R)|      SLOW  |   -0.215(R)|      SLOW  |clk_BUFGP         |   0.000|
data_f2s<6>  |    1.586(R)|      SLOW  |   -0.206(R)|      SLOW  |clk_BUFGP         |   0.000|
data_f2s<7>  |    1.532(R)|      SLOW  |   -0.156(R)|      SLOW  |clk_BUFGP         |   0.000|
dio_a<0>     |    1.545(R)|      SLOW  |   -0.163(R)|      SLOW  |clk_BUFGP         |   0.000|
dio_a<1>     |    1.828(R)|      SLOW  |   -0.432(R)|      SLOW  |clk_BUFGP         |   0.000|
dio_a<2>     |    1.676(R)|      SLOW  |   -0.279(R)|      SLOW  |clk_BUFGP         |   0.000|
dio_a<3>     |    1.219(R)|      SLOW  |    0.150(R)|      SLOW  |clk_BUFGP         |   0.000|
dio_a<4>     |    1.287(R)|      SLOW  |    0.085(R)|      SLOW  |clk_BUFGP         |   0.000|
dio_a<5>     |    1.434(R)|      SLOW  |   -0.052(R)|      SLOW  |clk_BUFGP         |   0.000|
dio_a<6>     |    1.555(R)|      SLOW  |   -0.173(R)|      SLOW  |clk_BUFGP         |   0.000|
dio_a<7>     |    1.686(R)|      SLOW  |   -0.300(R)|      SLOW  |clk_BUFGP         |   0.000|
mem          |    4.457(R)|      SLOW  |   -0.066(R)|      SLOW  |clk_BUFGP         |   0.000|
reset        |    4.369(R)|      SLOW  |    0.513(R)|      SLOW  |clk_BUFGP         |   0.000|
rw           |    4.011(R)|      SLOW  |   -0.620(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<0> |    2.056(R)|      SLOW  |   -0.572(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<1> |    2.215(R)|      SLOW  |   -0.626(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<2> |    2.013(R)|      SLOW  |   -0.545(R)|      SLOW  |clk_BUFGP         |   0.000|
sram_addr<3> |    2.021(R)|      SLOW  |   -0.519(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<4> |    2.271(R)|      SLOW  |   -0.730(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<5> |    2.009(R)|      SLOW  |   -0.542(R)|      SLOW  |clk_BUFGP         |   0.000|
sram_addr<6> |    2.463(R)|      SLOW  |   -0.775(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<7> |    2.544(R)|      SLOW  |   -0.879(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<8> |    4.007(R)|      SLOW  |   -1.754(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<9> |    3.794(R)|      SLOW  |   -1.592(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<10>|    4.022(R)|      SLOW  |   -1.740(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<11>|    3.891(R)|      SLOW  |   -1.672(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<12>|    2.969(R)|      SLOW  |   -1.123(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<13>|    3.244(R)|      SLOW  |   -1.222(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<14>|    3.243(R)|      SLOW  |   -1.295(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<15>|    2.311(R)|      SLOW  |   -0.701(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<16>|    1.765(R)|      SLOW  |   -0.313(R)|      SLOW  |clk_BUFGP         |   0.000|
sram_addr<17>|    2.800(R)|      SLOW  |   -0.963(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<18>|    2.751(R)|      SLOW  |   -1.050(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<19>|    3.085(R)|      SLOW  |   -1.196(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<20>|    2.226(R)|      SLOW  |   -0.649(R)|      FAST  |clk_BUFGP         |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
ad<0>        |         9.973(R)|      SLOW  |         4.243(R)|      FAST  |clk_BUFGP         |   0.000|
ad<1>        |         9.804(R)|      SLOW  |         4.159(R)|      FAST  |clk_BUFGP         |   0.000|
ad<2>        |         9.789(R)|      SLOW  |         4.145(R)|      FAST  |clk_BUFGP         |   0.000|
ad<3>        |         9.789(R)|      SLOW  |         4.145(R)|      FAST  |clk_BUFGP         |   0.000|
ad<4>        |         9.806(R)|      SLOW  |         4.161(R)|      FAST  |clk_BUFGP         |   0.000|
ad<5>        |         9.996(R)|      SLOW  |         4.276(R)|      FAST  |clk_BUFGP         |   0.000|
ad<6>        |        10.940(R)|      SLOW  |         4.784(R)|      FAST  |clk_BUFGP         |   0.000|
ad<7>        |        11.108(R)|      SLOW  |         4.923(R)|      FAST  |clk_BUFGP         |   0.000|
ad<8>        |         9.958(R)|      SLOW  |         4.249(R)|      FAST  |clk_BUFGP         |   0.000|
ad<9>        |         9.960(R)|      SLOW  |         4.279(R)|      FAST  |clk_BUFGP         |   0.000|
ad<10>       |         9.642(R)|      SLOW  |         4.057(R)|      FAST  |clk_BUFGP         |   0.000|
ad<11>       |         9.657(R)|      SLOW  |         4.071(R)|      FAST  |clk_BUFGP         |   0.000|
ad<12>       |        10.401(R)|      SLOW  |         4.471(R)|      FAST  |clk_BUFGP         |   0.000|
ad<13>       |        10.345(R)|      SLOW  |         4.437(R)|      FAST  |clk_BUFGP         |   0.000|
ad<14>       |        10.161(R)|      SLOW  |         4.329(R)|      FAST  |clk_BUFGP         |   0.000|
ad<15>       |        10.000(R)|      SLOW  |         4.232(R)|      FAST  |clk_BUFGP         |   0.000|
ad<16>       |        10.166(R)|      SLOW  |         4.344(R)|      FAST  |clk_BUFGP         |   0.000|
ad<17>       |         9.968(R)|      SLOW  |         4.233(R)|      FAST  |clk_BUFGP         |   0.000|
ad<18>       |        10.153(R)|      SLOW  |         4.329(R)|      FAST  |clk_BUFGP         |   0.000|
ad<19>       |        10.814(R)|      SLOW  |         4.737(R)|      FAST  |clk_BUFGP         |   0.000|
ad<20>       |        10.679(R)|      SLOW  |         4.619(R)|      FAST  |clk_BUFGP         |   0.000|
data_s2f_r<0>|         9.150(R)|      SLOW  |         3.746(R)|      FAST  |clk_BUFGP         |   0.000|
data_s2f_r<1>|         8.998(R)|      SLOW  |         3.665(R)|      FAST  |clk_BUFGP         |   0.000|
data_s2f_r<2>|         9.200(R)|      SLOW  |         3.796(R)|      FAST  |clk_BUFGP         |   0.000|
data_s2f_r<3>|         9.104(R)|      SLOW  |         3.694(R)|      FAST  |clk_BUFGP         |   0.000|
data_s2f_r<4>|         9.612(R)|      SLOW  |         4.107(R)|      FAST  |clk_BUFGP         |   0.000|
data_s2f_r<5>|         9.164(R)|      SLOW  |         3.745(R)|      FAST  |clk_BUFGP         |   0.000|
data_s2f_r<6>|         9.823(R)|      SLOW  |         4.190(R)|      FAST  |clk_BUFGP         |   0.000|
data_s2f_r<7>|         9.612(R)|      SLOW  |         4.107(R)|      FAST  |clk_BUFGP         |   0.000|
dio_a<0>     |        10.622(R)|      SLOW  |         3.655(R)|      FAST  |clk_BUFGP         |   0.000|
dio_a<1>     |        11.598(R)|      SLOW  |         3.888(R)|      FAST  |clk_BUFGP         |   0.000|
dio_a<2>     |        10.968(R)|      SLOW  |         3.705(R)|      FAST  |clk_BUFGP         |   0.000|
dio_a<3>     |        10.968(R)|      SLOW  |         4.255(R)|      FAST  |clk_BUFGP         |   0.000|
dio_a<4>     |        10.408(R)|      SLOW  |         3.974(R)|      FAST  |clk_BUFGP         |   0.000|
dio_a<5>     |        11.899(R)|      SLOW  |         4.199(R)|      FAST  |clk_BUFGP         |   0.000|
dio_a<6>     |        12.323(R)|      SLOW  |         4.189(R)|      FAST  |clk_BUFGP         |   0.000|
dio_a<7>     |        12.323(R)|      SLOW  |         4.318(R)|      FAST  |clk_BUFGP         |   0.000|
oe_n         |        10.030(R)|      SLOW  |         4.248(R)|      FAST  |clk_BUFGP         |   0.000|
ready        |        11.903(R)|      SLOW  |         5.161(R)|      FAST  |clk_BUFGP         |   0.000|
we_n         |        10.463(R)|      SLOW  |         4.465(R)|      FAST  |clk_BUFGP         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.521|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
dio_a<0>       |data_s2f_ur<0> |    9.876|
dio_a<1>       |data_s2f_ur<1> |    9.630|
dio_a<2>       |data_s2f_ur<2> |   10.162|
dio_a<3>       |data_s2f_ur<3> |    8.579|
dio_a<4>       |data_s2f_ur<4> |    8.736|
dio_a<5>       |data_s2f_ur<5> |   11.210|
dio_a<6>       |data_s2f_ur<6> |   11.801|
dio_a<7>       |data_s2f_ur<7> |   11.237|
---------------+---------------+---------+


Analysis completed Mon Apr 26 09:16:59 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



