Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec 20 21:16:08 2023
| Host         : Smile running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file game_of_whack_a_mole_control_sets_placed.rpt
| Design       : game_of_whack_a_mole
| Device       : xc7s75
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |             298 |           96 |
| No           | Yes                   | No                     |              63 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |            9 |
| Yes          | Yes                   | No                     |               8 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+--------------------+------------------+----------------+--------------+
|  Clock Signal  |      Enable Signal     |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------+--------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                        |                    |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | k1/E[0]                | rst_IBUF           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | Counter12_out          | Tim[7]_i_1_n_0     |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG |                        | Counter[0]_i_1_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | r1/out_data[7]_i_1_n_0 | rst_IBUF           |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG |                        | rst_IBUF           |              112 |            345 |         3.08 |
+----------------+------------------------+--------------------+------------------+----------------+--------------+


