$version Generated by VerilatedVcd $end
$date Fri Jun 18 16:06:39 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 * clk $end
  $var wire  1 + rst $end
  $scope module top_tb $end
   $var wire  1 * clk $end
   $var wire  3 ( cnt [2:0] $end
   $var wire  1 + rst $end
   $var wire  1 # tb_in1 $end
   $var wire  1 $ tb_in2 $end
   $var wire  1 % tb_in3 $end
   $var wire  1 & tb_out1 $end
   $var wire  1 ' tb_out2 $end
   $scope module intermediate_signal_inst $end
    $var wire  1 # in_1 $end
    $var wire  1 $ in_2 $end
    $var wire  1 % in_3 $end
    $var wire  1 ) internal_sig $end
    $var wire  1 & out_1 $end
    $var wire  1 ' out_2 $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
1%
0&
1'
b100 (
0)
1*
0+
#2
0*
1+
#3
0%
0'
b000 (
1*
#4
0*
#5
1*
#6
0*
#7
1*
#8
0*
#9
1*
#10
0*
0+
#11
1#
b001 (
1*
#12
0*
#13
0#
1$
b010 (
1*
#14
0*
#15
1#
1'
b011 (
1)
1*
#16
0*
#17
0#
0$
1%
b100 (
0)
1*
#18
0*
#19
1#
b101 (
1*
#20
0*
#21
0#
1$
b110 (
1*
#22
0*
#23
1#
1&
b111 (
1)
1*
#24
0*
#25
0#
0$
0%
0&
0'
b000 (
0)
1*
#26
0*
#27
1#
b001 (
1*
#28
0*
#29
0#
1$
b010 (
1*
#30
0*
#31
1#
1'
b011 (
1)
1*
#32
0*
#33
0#
0$
1%
b100 (
0)
1*
#34
0*
#35
1#
b101 (
1*
#36
0*
#37
0#
1$
b110 (
1*
#38
0*
#39
1#
1&
b111 (
1)
1*
#40
0*
#41
0#
0$
0%
0&
0'
b000 (
0)
1*
#42
0*
#43
1#
b001 (
1*
#44
0*
#45
0#
1$
b010 (
1*
#46
0*
#47
1#
1'
b011 (
1)
1*
#48
0*
#49
0#
0$
1%
b100 (
0)
1*
#50
0*
#51
1#
b101 (
1*
#52
0*
#53
0#
1$
b110 (
1*
#54
0*
#55
1#
1&
b111 (
1)
1*
#56
0*
#57
0#
0$
0%
0&
0'
b000 (
0)
1*
#58
0*
#59
1#
b001 (
1*
#60
0*
#61
0#
1$
b010 (
1*
#62
0*
#63
1#
1'
b011 (
1)
1*
#64
0*
#65
0#
0$
1%
b100 (
0)
1*
#66
0*
#67
1#
b101 (
1*
#68
0*
#69
0#
1$
b110 (
1*
#70
0*
#71
1#
1&
b111 (
1)
1*
#72
0*
#73
0#
0$
0%
0&
0'
b000 (
0)
1*
#74
0*
#75
1#
b001 (
1*
#76
0*
#77
0#
1$
b010 (
1*
#78
0*
#79
1#
1'
b011 (
1)
1*
#80
0*
#81
0#
0$
1%
b100 (
0)
1*
