
*** Running vivado
    with args -log keccak_f1600_bram_ip_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source keccak_f1600_bram_ip_v1_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source keccak_f1600_bram_ip_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/keccak_f1600_bram_ip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_invntt_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_ntt_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/ntt_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/barrett_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/barret_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/dual_bram_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/poly_tomont_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/triple_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/double_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Projects/ip_repo/signal_multiplexer_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_port_selector_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_mm_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/fqmul_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/splitter_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/montgomery_reduction_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/timer2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/projects/kyber-fpga/kyber-fpga.tmp/keccak_f1600_bram_ip_v1_0_project/keccak_f1600_bram_ip_v1_0_project.cache/ip 
Command: synth_design -top keccak_f1600_bram_ip_v1_0 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12808 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 485.289 ; gain = 186.367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'keccak_f1600_bram_ip_v1_0' [c:/Projects/ip_repo/keccak_f1600_bram_ip_1.0/hdl/keccak_f1600_bram_ip_v1_0.vhd:31]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'keccak_f1600_mm_core_fast' declared at 'c:/Projects/ip_repo/keccak_f1600_bram_ip_1.0/src/keccak_f1600_mm_core_fast.vhd:37' bound to instance 'keccak_f1600_mm_core_fast_inst' of component 'keccak_f1600_mm_core_fast' [c:/Projects/ip_repo/keccak_f1600_bram_ip_1.0/hdl/keccak_f1600_bram_ip_v1_0.vhd:247]
INFO: [Synth 8-638] synthesizing module 'keccak_f1600_mm_core_fast' [c:/Projects/ip_repo/keccak_f1600_bram_ip_1.0/src/keccak_f1600_mm_core_fast.vhd:53]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-5856] 3D RAM s_round_out_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM theta_in_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'keccak_f1600_mm_core_fast' (1#1) [c:/Projects/ip_repo/keccak_f1600_bram_ip_1.0/src/keccak_f1600_mm_core_fast.vhd:53]
WARNING: [Synth 8-5856] 3D RAM round_in_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'keccak_f1600_bram_ip_v1_0' (2#1) [c:/Projects/ip_repo/keccak_f1600_bram_ip_1.0/hdl/keccak_f1600_bram_ip_v1_0.vhd:31]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 747.648 ; gain = 448.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 747.648 ; gain = 448.727
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 747.648 ; gain = 448.727
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rc" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 811.867 ; gain = 512.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |keccak_f1600_bram_ip_v1_0__GB0 |           1|     40740|
|2     |keccak_f1600_bram_ip_v1_0__GB1 |           1|      7992|
|3     |keccak_f1600_bram_ip_v1_0__GB2 |           1|     17740|
|4     |keccak_f1600_bram_ip_v1_0__GB3 |           1|     15781|
+------+-------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1600  
	   5 Input      1 Bit         XORs := 320   
	   2 Input      1 Bit         XORs := 1664  
+---Registers : 
	               64 Bit    Registers := 50    
	               32 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  25 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 125   
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module keccak_f1600_bram_ip_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 25    
	               32 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 100   
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module keccak_f1600_mm_core_fast 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1600  
	   5 Input      1 Bit         XORs := 320   
	   2 Input      1 Bit         XORs := 1664  
+---Registers : 
	               64 Bit    Registers := 25    
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  25 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 25    
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:48 . Memory (MB): peak = 1348.816 ; gain = 1049.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |keccak_f1600_bram_ip_v1_0__GB0 |           1|     15031|
|2     |keccak_f1600_bram_ip_v1_0__GB1 |           1|       144|
|3     |keccak_f1600_bram_ip_v1_0__GB2 |           1|       762|
|4     |keccak_f1600_bram_ip_v1_0__GB3 |           1|      1021|
+------+-------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:49 . Memory (MB): peak = 1348.816 ; gain = 1049.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |keccak_f1600_bram_ip_v1_0__GB0 |           1|     15031|
|2     |keccak_f1600_bram_ip_v1_0__GB1 |           1|       144|
|3     |keccak_f1600_bram_ip_v1_0__GB2 |           1|       762|
|4     |keccak_f1600_bram_ip_v1_0__GB3 |           1|      1021|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:54 ; elapsed = 00:01:53 . Memory (MB): peak = 1348.816 ; gain = 1049.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:00 ; elapsed = 00:01:59 . Memory (MB): peak = 1348.816 ; gain = 1049.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:00 ; elapsed = 00:01:59 . Memory (MB): peak = 1348.816 ; gain = 1049.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:01:59 . Memory (MB): peak = 1348.816 ; gain = 1049.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:01:59 . Memory (MB): peak = 1348.816 ; gain = 1049.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:01 ; elapsed = 00:02:00 . Memory (MB): peak = 1348.816 ; gain = 1049.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:01 ; elapsed = 00:02:00 . Memory (MB): peak = 1348.816 ; gain = 1049.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    44|
|3     |LUT1   |     4|
|4     |LUT2   |   365|
|5     |LUT3   |  1470|
|6     |LUT4   |   104|
|7     |LUT5   |  1398|
|8     |LUT6   |  2061|
|9     |MUXF7  |    96|
|10    |FDRE   |  3458|
|11    |IBUF   |    35|
|12    |OBUF   |    46|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+--------------------------+------+
|      |Instance                         |Module                    |Cells |
+------+---------------------------------+--------------------------+------+
|1     |top                              |                          |  9082|
|2     |  keccak_f1600_mm_core_fast_inst |keccak_f1600_mm_core_fast |  6899|
+------+---------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:01 ; elapsed = 00:02:00 . Memory (MB): peak = 1348.816 ; gain = 1049.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:01 ; elapsed = 00:02:01 . Memory (MB): peak = 1348.816 ; gain = 1049.895
Synthesis Optimization Complete : Time (s): cpu = 00:02:01 ; elapsed = 00:02:01 . Memory (MB): peak = 1348.816 ; gain = 1049.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1348.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:11 ; elapsed = 00:02:12 . Memory (MB): peak = 1348.816 ; gain = 1049.895
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1348.816 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'c:/Projects/kyber-fpga/kyber-fpga.tmp/keccak_f1600_bram_ip_v1_0_project/keccak_f1600_bram_ip_v1_0_project.runs/synth_1/keccak_f1600_bram_ip_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file keccak_f1600_bram_ip_v1_0_utilization_synth.rpt -pb keccak_f1600_bram_ip_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 13 18:48:02 2021...
