
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.small/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.small
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v
# synth_design -part xc7z020clg484-3 -top DLA -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top DLA -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 267785 
WARNING: [Synth 8-2611] redeclaration of ansi port resulta is not allowed [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11804]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1513.496 ; gain = 81.395 ; free physical = 220194 ; free virtual = 286628
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DLA' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:97]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_0_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13326]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_24200_buffer_init_00' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13481]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:48]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:48]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_24200_buffer_init_00' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13481]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13362]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13394]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13423]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13424]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13425]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13423]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13424]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13425]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_0_0' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13326]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_0_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13523]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_24200_buffer_init_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13678]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_24200_buffer_init_10' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13678]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13559]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13591]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13620]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13621]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13622]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13620]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13621]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13622]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_0_1' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13523]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_1_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13129]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_24200_buffer_init_01' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13284]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_24200_buffer_init_01' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13284]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13165]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13197]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13226]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13227]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13228]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13226]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13227]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13228]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_1_0' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13129]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_1_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12932]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_24200_buffer_init_11' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13087]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_24200_buffer_init_11' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13087]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12968]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13000]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13029]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13030]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13031]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13029]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13030]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13031]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_1_1' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12932]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_2_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12538]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_24200_buffer_init_02' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12693]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_24200_buffer_init_02' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12693]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12574]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12606]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12635]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12636]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12637]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12635]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12636]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12637]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_2_0' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12538]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_2_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12735]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_24200_buffer_init_12' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12890]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_24200_buffer_init_12' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12890]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12771]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12803]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12832]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12833]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12834]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12832]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12833]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12834]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_2_1' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12735]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_3_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14445]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_24200_buffer_init_03' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14600]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_24200_buffer_init_03' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14600]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14481]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14513]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14542]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14543]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14544]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14542]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14543]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14544]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_3_0' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14445]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_3_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14248]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_24200_buffer_init_13' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14403]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_24200_buffer_init_13' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14403]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14284]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14316]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14345]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14346]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14347]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14345]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14346]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14347]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_3_1' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14248]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_4_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12144]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_24200_buffer_init_04' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12299]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_24200_buffer_init_04' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12299]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12180]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12212]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12241]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12242]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12243]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12241]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12242]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12243]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_4_0' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12144]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_4_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12341]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_24200_buffer_init_14' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12496]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_24200_buffer_init_14' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12496]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12377]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12409]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12438]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12439]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12440]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12438]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12439]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12440]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_4_1' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12341]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_5_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11111]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_24200_buffer_init_05' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11266]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_24200_buffer_init_05' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11266]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11147]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11179]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11208]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11209]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11210]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11208]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11209]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11210]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_5_0' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11111]
INFO: [Synth 8-6157] synthesizing module 'stream_buffer_5_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10915]
INFO: [Synth 8-6157] synthesizing module 'buffer_16_24200_buffer_init_15' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11070]
INFO: [Synth 8-6155] done synthesizing module 'buffer_16_24200_buffer_init_15' (24#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11070]
WARNING: [Synth 8-6014] Unused sequential element W_counter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10951]
WARNING: [Synth 8-6014] Unused sequential element W_counter_b1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10983]
INFO: [Synth 8-4471] merging register 'done_1_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11012]
INFO: [Synth 8-4471] merging register 'done_2_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11013]
INFO: [Synth 8-4471] merging register 'done_3_reg' into 'done_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11014]
WARNING: [Synth 8-6014] Unused sequential element done_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11012]
WARNING: [Synth 8-6014] Unused sequential element done_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11013]
WARNING: [Synth 8-6014] Unused sequential element done_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11014]
INFO: [Synth 8-6155] done synthesizing module 'stream_buffer_5_1' (25#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10915]
INFO: [Synth 8-6157] synthesizing module 'winograd_transform_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9039]
INFO: [Synth 8-6157] synthesizing module 'winograd_dsp_16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8967]
INFO: [Synth 8-6155] done synthesizing module 'winograd_dsp_16' (26#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8967]
INFO: [Synth 8-6157] synthesizing module 'winograd_adder_16_20_4' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8907]
INFO: [Synth 8-6155] done synthesizing module 'winograd_adder_16_20_4' (27#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8907]
WARNING: [Synth 8-6014] Unused sequential element valid_10_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9330]
WARNING: [Synth 8-6014] Unused sequential element valid_11_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9331]
WARNING: [Synth 8-6014] Unused sequential element valid_12_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9332]
INFO: [Synth 8-4471] merging register 'feature_reg_1_0_0_reg[15:0]' into 'input_buffer_0_0_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9389]
INFO: [Synth 8-4471] merging register 'feature_reg_1_1_0_reg[15:0]' into 'input_buffer_0_1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9390]
INFO: [Synth 8-4471] merging register 'feature_reg_1_2_0_reg[15:0]' into 'input_buffer_0_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9391]
INFO: [Synth 8-4471] merging register 'feature_reg_1_3_0_reg[15:0]' into 'input_buffer_0_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9392]
INFO: [Synth 8-4471] merging register 'feature_reg_1_4_0_reg[15:0]' into 'input_buffer_0_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9393]
INFO: [Synth 8-4471] merging register 'feature_reg_1_5_0_reg[15:0]' into 'input_buffer_0_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9394]
INFO: [Synth 8-4471] merging register 'feature_reg_2_0_0_reg[15:0]' into 'input_buffer_1_0_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9395]
INFO: [Synth 8-4471] merging register 'feature_reg_2_1_0_reg[15:0]' into 'input_buffer_1_1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9396]
INFO: [Synth 8-4471] merging register 'feature_reg_2_2_0_reg[15:0]' into 'input_buffer_1_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9397]
INFO: [Synth 8-4471] merging register 'feature_reg_2_3_0_reg[15:0]' into 'input_buffer_1_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9398]
INFO: [Synth 8-4471] merging register 'feature_reg_2_4_0_reg[15:0]' into 'input_buffer_1_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9399]
INFO: [Synth 8-4471] merging register 'feature_reg_2_5_0_reg[15:0]' into 'input_buffer_1_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9400]
INFO: [Synth 8-4471] merging register 'feature_reg_3_0_0_reg[15:0]' into 'input_buffer_2_0_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9401]
INFO: [Synth 8-4471] merging register 'feature_reg_3_1_0_reg[15:0]' into 'input_buffer_2_1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9402]
INFO: [Synth 8-4471] merging register 'feature_reg_3_2_0_reg[15:0]' into 'input_buffer_2_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9403]
INFO: [Synth 8-4471] merging register 'feature_reg_3_3_0_reg[15:0]' into 'input_buffer_2_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9404]
INFO: [Synth 8-4471] merging register 'feature_reg_3_4_0_reg[15:0]' into 'input_buffer_2_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9405]
INFO: [Synth 8-4471] merging register 'feature_reg_3_5_0_reg[15:0]' into 'input_buffer_2_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9406]
INFO: [Synth 8-4471] merging register 'feature_reg_4_0_0_reg[15:0]' into 'input_buffer_3_0_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9407]
INFO: [Synth 8-4471] merging register 'feature_reg_4_1_0_reg[15:0]' into 'input_buffer_3_1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9408]
INFO: [Synth 8-4471] merging register 'feature_reg_4_2_0_reg[15:0]' into 'input_buffer_3_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9409]
INFO: [Synth 8-4471] merging register 'feature_reg_4_3_0_reg[15:0]' into 'input_buffer_3_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9410]
INFO: [Synth 8-4471] merging register 'feature_reg_4_4_0_reg[15:0]' into 'input_buffer_3_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9411]
INFO: [Synth 8-4471] merging register 'feature_reg_4_5_0_reg[15:0]' into 'input_buffer_3_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9412]
INFO: [Synth 8-4471] merging register 'feature_reg_5_0_0_reg[15:0]' into 'input_buffer_4_0_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9413]
INFO: [Synth 8-4471] merging register 'feature_reg_5_1_0_reg[15:0]' into 'input_buffer_4_1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9414]
INFO: [Synth 8-4471] merging register 'feature_reg_5_2_0_reg[15:0]' into 'input_buffer_4_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9415]
INFO: [Synth 8-4471] merging register 'feature_reg_5_3_0_reg[15:0]' into 'input_buffer_4_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9416]
INFO: [Synth 8-4471] merging register 'feature_reg_5_4_0_reg[15:0]' into 'input_buffer_4_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9417]
INFO: [Synth 8-4471] merging register 'feature_reg_5_5_0_reg[15:0]' into 'input_buffer_4_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9418]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_1_0_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9389]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_1_1_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9390]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_1_2_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9391]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_1_3_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9392]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_1_4_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9393]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_1_5_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9394]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_2_0_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9395]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_2_1_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9396]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_2_2_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9397]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_2_3_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9398]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_2_4_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9399]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_2_5_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9400]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_3_0_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9401]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_3_1_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9402]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_3_2_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9403]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_3_3_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9404]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_3_4_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9405]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_3_5_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9406]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_4_0_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9407]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_4_1_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9408]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_4_2_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9409]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_4_3_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9410]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_4_4_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9411]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_4_5_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9412]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_5_0_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9413]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_5_1_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9414]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_5_2_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9415]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_5_3_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9416]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_5_4_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9417]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_5_5_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9418]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9462]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9468]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9474]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9480]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9486]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9461]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9467]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9473]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9479]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9485]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9460]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9466]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9472]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9478]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9484]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9459]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9465]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9471]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9477]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9483]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9458]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9464]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9470]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9476]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9482]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9457]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9463]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9469]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9475]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9481]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_5_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9449]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_4_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9443]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_3_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9437]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_2_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9431]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_1_0_1_reg' and it is trimmed from '16' to '13' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9425]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_0_1_reg' and it is trimmed from '16' to '12' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9419]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_0_0_reg' and it is trimmed from '16' to '12' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9383]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_buffer_0_0_reg' and it is trimmed from '16' to '13' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9352]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_5_1_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9450]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_4_1_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9444]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_3_1_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9438]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_2_1_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9432]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_1_1_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9426]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_1_1_reg' and it is trimmed from '16' to '13' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9420]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_1_0_reg' and it is trimmed from '16' to '13' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9384]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_buffer_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9353]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_buffer_1_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9353]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_1_2_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9427]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_2_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9421]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_2_0_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9385]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_1_3_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9428]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_3_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9422]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_3_0_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9386]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_1_4_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9429]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_4_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9423]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_4_0_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9387]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_buffer_0_4_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9356]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_1_5_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9430]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_5_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9424]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_5_0_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9388]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_buffer_0_5_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9357]
INFO: [Synth 8-4471] merging register 'feature_reg_2_2_1_reg[15:0]' into 'input_buffer_0_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9433]
INFO: [Synth 8-4471] merging register 'feature_reg_2_3_1_reg[15:0]' into 'input_buffer_0_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9434]
INFO: [Synth 8-4471] merging register 'feature_reg_3_2_1_reg[15:0]' into 'input_buffer_1_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9439]
INFO: [Synth 8-4471] merging register 'feature_reg_3_3_1_reg[15:0]' into 'input_buffer_1_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9440]
INFO: [Synth 8-4471] merging register 'feature_reg_3_4_1_reg[15:0]' into 'input_buffer_1_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9441]
INFO: [Synth 8-4471] merging register 'feature_reg_3_5_1_reg[15:0]' into 'input_buffer_1_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9442]
INFO: [Synth 8-4471] merging register 'feature_reg_4_2_1_reg[15:0]' into 'input_buffer_2_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9445]
INFO: [Synth 8-4471] merging register 'feature_reg_4_3_1_reg[15:0]' into 'input_buffer_2_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9446]
INFO: [Synth 8-4471] merging register 'feature_reg_4_4_1_reg[15:0]' into 'input_buffer_2_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9447]
INFO: [Synth 8-4471] merging register 'feature_reg_4_5_1_reg[15:0]' into 'input_buffer_2_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9448]
INFO: [Synth 8-4471] merging register 'feature_reg_5_2_1_reg[15:0]' into 'input_buffer_3_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9451]
INFO: [Synth 8-4471] merging register 'feature_reg_5_3_1_reg[15:0]' into 'input_buffer_3_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9452]
INFO: [Synth 8-4471] merging register 'feature_reg_5_4_1_reg[15:0]' into 'input_buffer_3_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9453]
INFO: [Synth 8-4471] merging register 'feature_reg_5_5_1_reg[15:0]' into 'input_buffer_3_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9454]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_2_2_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9433]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_2_3_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9434]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_3_2_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9439]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_3_3_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9440]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_3_4_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9441]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_3_5_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9442]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_4_2_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9445]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'winograd_transform_0' (28#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9039]
INFO: [Synth 8-6157] synthesizing module 'winograd_transform_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7031]
INFO: [Synth 8-4471] merging register 'feature_reg_1_0_0_reg[15:0]' into 'input_buffer_0_0_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7381]
INFO: [Synth 8-4471] merging register 'feature_reg_1_1_0_reg[15:0]' into 'input_buffer_0_1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7382]
INFO: [Synth 8-4471] merging register 'feature_reg_1_2_0_reg[15:0]' into 'input_buffer_0_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7383]
INFO: [Synth 8-4471] merging register 'feature_reg_1_3_0_reg[15:0]' into 'input_buffer_0_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7384]
INFO: [Synth 8-4471] merging register 'feature_reg_1_4_0_reg[15:0]' into 'input_buffer_0_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7385]
INFO: [Synth 8-4471] merging register 'feature_reg_1_5_0_reg[15:0]' into 'input_buffer_0_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7386]
INFO: [Synth 8-4471] merging register 'feature_reg_2_0_0_reg[15:0]' into 'input_buffer_1_0_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7387]
INFO: [Synth 8-4471] merging register 'feature_reg_2_1_0_reg[15:0]' into 'input_buffer_1_1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7388]
INFO: [Synth 8-4471] merging register 'feature_reg_2_2_0_reg[15:0]' into 'input_buffer_1_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7389]
INFO: [Synth 8-4471] merging register 'feature_reg_2_3_0_reg[15:0]' into 'input_buffer_1_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7390]
INFO: [Synth 8-4471] merging register 'feature_reg_2_4_0_reg[15:0]' into 'input_buffer_1_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7391]
INFO: [Synth 8-4471] merging register 'feature_reg_2_5_0_reg[15:0]' into 'input_buffer_1_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7392]
INFO: [Synth 8-4471] merging register 'feature_reg_3_0_0_reg[15:0]' into 'input_buffer_2_0_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7393]
INFO: [Synth 8-4471] merging register 'feature_reg_3_1_0_reg[15:0]' into 'input_buffer_2_1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7394]
INFO: [Synth 8-4471] merging register 'feature_reg_3_2_0_reg[15:0]' into 'input_buffer_2_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7395]
INFO: [Synth 8-4471] merging register 'feature_reg_3_3_0_reg[15:0]' into 'input_buffer_2_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7396]
INFO: [Synth 8-4471] merging register 'feature_reg_3_4_0_reg[15:0]' into 'input_buffer_2_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7397]
INFO: [Synth 8-4471] merging register 'feature_reg_3_5_0_reg[15:0]' into 'input_buffer_2_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7398]
INFO: [Synth 8-4471] merging register 'feature_reg_4_0_0_reg[15:0]' into 'input_buffer_3_0_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7399]
INFO: [Synth 8-4471] merging register 'feature_reg_4_1_0_reg[15:0]' into 'input_buffer_3_1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7400]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7454]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7460]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7466]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7472]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7478]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7453]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7459]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7465]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7471]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7477]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7452]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7458]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7464]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7470]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7476]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7451]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7457]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7463]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7469]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7475]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7450]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7456]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7462]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7468]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7474]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7449]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7455]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7461]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7467]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7473]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_5_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7441]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_4_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7435]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_3_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7429]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_2_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7423]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_1_0_1_reg' and it is trimmed from '16' to '13' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7417]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_0_1_reg' and it is trimmed from '16' to '12' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7411]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_0_0_reg' and it is trimmed from '16' to '12' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7375]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_buffer_0_0_reg' and it is trimmed from '16' to '13' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7344]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_5_1_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7442]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'winograd_transform_1' (29#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7031]
INFO: [Synth 8-6157] synthesizing module 'processing_element' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11308]
INFO: [Synth 8-6157] synthesizing module 'dot_product_16_8_30_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11719]
INFO: [Synth 8-6157] synthesizing module 'dsp_block_16_8_false' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11769]
INFO: [Synth 8-6155] done synthesizing module 'dsp_block_16_8_false' (30#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11769]
INFO: [Synth 8-6155] done synthesizing module 'dot_product_16_8_30_2' (31#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11719]
INFO: [Synth 8-6157] synthesizing module 'accumulator_24_30_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12056]
INFO: [Synth 8-6155] done synthesizing module 'accumulator_24_30_3' (32#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12056]
INFO: [Synth 8-6157] synthesizing module 'weight_cache_2048_8_0_weight_init_00' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12010]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:48]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized0' (32#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:48]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1568.621 ; gain = 136.520 ; free physical = 220201 ; free virtual = 286635
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
174 Infos, 201 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 01:54:40 2022...
