// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "ResizeStream_2.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic ResizeStream_2::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic ResizeStream_2::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> ResizeStream_2::ap_ST_fsm_state1 = "1";
const sc_lv<3> ResizeStream_2::ap_ST_fsm_state2 = "10";
const sc_lv<3> ResizeStream_2::ap_ST_fsm_state3 = "100";
const sc_lv<32> ResizeStream_2::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<1> ResizeStream_2::ap_const_lv1_0 = "0";
const sc_lv<1> ResizeStream_2::ap_const_lv1_1 = "1";
const sc_lv<2> ResizeStream_2::ap_const_lv2_0 = "00";
const sc_lv<2> ResizeStream_2::ap_const_lv2_2 = "10";
const sc_lv<2> ResizeStream_2::ap_const_lv2_3 = "11";
const sc_lv<2> ResizeStream_2::ap_const_lv2_1 = "1";
const sc_lv<32> ResizeStream_2::ap_const_lv32_2 = "10";
const sc_lv<32> ResizeStream_2::ap_const_lv32_1 = "1";
const sc_lv<15> ResizeStream_2::ap_const_lv15_0 = "000000000000000";
const sc_lv<15> ResizeStream_2::ap_const_lv15_4000 = "100000000000000";
const sc_lv<15> ResizeStream_2::ap_const_lv15_1 = "1";
const bool ResizeStream_2::ap_const_boolean_1 = true;

ResizeStream_2::ResizeStream_2(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state3);
    sensitive << ( in_V_V_0_vld_out );
    sensitive << ( out_V_V_full_n );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( tmp_fu_72_p2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_i_2_fu_78_p2);
    sensitive << ( i_reg_61 );

    SC_METHOD(thread_in_V_V_0_ack_in);
    sensitive << ( in_V_V_0_state );

    SC_METHOD(thread_in_V_V_0_ack_out);
    sensitive << ( in_V_V_0_vld_out );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_in_V_V_0_data_out);
    sensitive << ( in_V_V_0_payload_A );
    sensitive << ( in_V_V_0_payload_B );
    sensitive << ( in_V_V_0_sel );

    SC_METHOD(thread_in_V_V_0_load_A);
    sensitive << ( in_V_V_0_sel_wr );
    sensitive << ( in_V_V_0_state_cmp_full );

    SC_METHOD(thread_in_V_V_0_load_B);
    sensitive << ( in_V_V_0_sel_wr );
    sensitive << ( in_V_V_0_state_cmp_full );

    SC_METHOD(thread_in_V_V_0_sel);
    sensitive << ( in_V_V_0_sel_rd );

    SC_METHOD(thread_in_V_V_0_state_cmp_full);
    sensitive << ( in_V_V_0_state );

    SC_METHOD(thread_in_V_V_0_vld_in);
    sensitive << ( in_V_V_TVALID );

    SC_METHOD(thread_in_V_V_0_vld_out);
    sensitive << ( in_V_V_0_state );

    SC_METHOD(thread_in_V_V_TDATA_blk_n);
    sensitive << ( in_V_V_0_state );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_in_V_V_TREADY);
    sensitive << ( in_V_V_0_state );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( tmp_fu_72_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( in_V_V_0_data_out );
    sensitive << ( in_V_V_0_vld_out );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( in_V_V_0_vld_out );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp_fu_72_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( i_reg_61 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( in_V_V_0_vld_out );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( tmp_fu_72_p2 );

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    in_V_V_0_sel_rd = SC_LOGIC_0;
    in_V_V_0_sel_wr = SC_LOGIC_0;
    in_V_V_0_state = "00";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "ResizeStream_2_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_TDATA, "(port)in_V_V_TDATA");
    sc_trace(mVcdFile, in_V_V_TVALID, "(port)in_V_V_TVALID");
    sc_trace(mVcdFile, in_V_V_TREADY, "(port)in_V_V_TREADY");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, in_V_V_0_data_out, "in_V_V_0_data_out");
    sc_trace(mVcdFile, in_V_V_0_vld_in, "in_V_V_0_vld_in");
    sc_trace(mVcdFile, in_V_V_0_vld_out, "in_V_V_0_vld_out");
    sc_trace(mVcdFile, in_V_V_0_ack_in, "in_V_V_0_ack_in");
    sc_trace(mVcdFile, in_V_V_0_ack_out, "in_V_V_0_ack_out");
    sc_trace(mVcdFile, in_V_V_0_payload_A, "in_V_V_0_payload_A");
    sc_trace(mVcdFile, in_V_V_0_payload_B, "in_V_V_0_payload_B");
    sc_trace(mVcdFile, in_V_V_0_sel_rd, "in_V_V_0_sel_rd");
    sc_trace(mVcdFile, in_V_V_0_sel_wr, "in_V_V_0_sel_wr");
    sc_trace(mVcdFile, in_V_V_0_sel, "in_V_V_0_sel");
    sc_trace(mVcdFile, in_V_V_0_load_A, "in_V_V_0_load_A");
    sc_trace(mVcdFile, in_V_V_0_load_B, "in_V_V_0_load_B");
    sc_trace(mVcdFile, in_V_V_0_state, "in_V_V_0_state");
    sc_trace(mVcdFile, in_V_V_0_state_cmp_full, "in_V_V_0_state_cmp_full");
    sc_trace(mVcdFile, in_V_V_TDATA_blk_n, "in_V_V_TDATA_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, i_2_fu_78_p2, "i_2_fu_78_p2");
    sc_trace(mVcdFile, i_2_reg_92, "i_2_reg_92");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, i_reg_61, "i_reg_61");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_state3, "ap_block_state3");
    sc_trace(mVcdFile, tmp_fu_72_p2, "tmp_fu_72_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
}

ResizeStream_2::~ResizeStream_2() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void ResizeStream_2::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(tmp_fu_72_p2.read(), ap_const_lv1_1) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ((!(esl_seteq<1,1,1>(in_V_V_0_vld_out.read(), ap_const_logic_0) || esl_seteq<1,1,1>(out_V_V_full_n.read(), ap_const_logic_0)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()))) {
        i_reg_61 = i_2_reg_92.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        i_reg_61 = ap_const_lv15_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        in_V_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, in_V_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, in_V_V_0_vld_out.read()))) {
            in_V_V_0_sel_rd =  (sc_logic) (~in_V_V_0_sel_rd.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        in_V_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, in_V_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, in_V_V_0_ack_in.read()))) {
            in_V_V_0_sel_wr =  (sc_logic) (~in_V_V_0_sel_wr.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        in_V_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, in_V_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(in_V_V_0_state.read(), ap_const_lv2_3)) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(in_V_V_0_state.read(), ap_const_lv2_2)))) {
            in_V_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, in_V_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(in_V_V_0_state.read(), ap_const_lv2_3)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(in_V_V_0_state.read(), ap_const_lv2_1)))) {
            in_V_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, in_V_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(in_V_V_0_state.read(), ap_const_lv2_2)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, in_V_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(in_V_V_0_state.read(), ap_const_lv2_1)) || 
                    (esl_seteq<1,2,2>(in_V_V_0_state.read(), ap_const_lv2_3) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, in_V_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, in_V_V_0_ack_out.read()))))) {
            in_V_V_0_state = ap_const_lv2_3;
        } else {
            in_V_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        i_2_reg_92 = i_2_fu_78_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, in_V_V_0_load_A.read())) {
        in_V_V_0_payload_A = in_V_V_TDATA.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, in_V_V_0_load_B.read())) {
        in_V_V_0_payload_B = in_V_V_TDATA.read();
    }
}

void ResizeStream_2::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void ResizeStream_2::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void ResizeStream_2::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void ResizeStream_2::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void ResizeStream_2::thread_ap_block_state3() {
    ap_block_state3 = (esl_seteq<1,1,1>(in_V_V_0_vld_out.read(), ap_const_logic_0) || esl_seteq<1,1,1>(out_V_V_full_n.read(), ap_const_logic_0));
}

void ResizeStream_2::thread_ap_done() {
    if ((esl_seteq<1,1,1>(tmp_fu_72_p2.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void ResizeStream_2::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void ResizeStream_2::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void ResizeStream_2::thread_i_2_fu_78_p2() {
    i_2_fu_78_p2 = (!i_reg_61.read().is_01() || !ap_const_lv15_1.is_01())? sc_lv<15>(): (sc_biguint<15>(i_reg_61.read()) + sc_biguint<15>(ap_const_lv15_1));
}

void ResizeStream_2::thread_in_V_V_0_ack_in() {
    in_V_V_0_ack_in = in_V_V_0_state.read()[1];
}

void ResizeStream_2::thread_in_V_V_0_ack_out() {
    if ((!(esl_seteq<1,1,1>(in_V_V_0_vld_out.read(), ap_const_logic_0) || esl_seteq<1,1,1>(out_V_V_full_n.read(), ap_const_logic_0)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()))) {
        in_V_V_0_ack_out = ap_const_logic_1;
    } else {
        in_V_V_0_ack_out = ap_const_logic_0;
    }
}

void ResizeStream_2::thread_in_V_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, in_V_V_0_sel.read())) {
        in_V_V_0_data_out = in_V_V_0_payload_B.read();
    } else {
        in_V_V_0_data_out = in_V_V_0_payload_A.read();
    }
}

void ResizeStream_2::thread_in_V_V_0_load_A() {
    in_V_V_0_load_A = (in_V_V_0_state_cmp_full.read() & ~in_V_V_0_sel_wr.read());
}

void ResizeStream_2::thread_in_V_V_0_load_B() {
    in_V_V_0_load_B = (in_V_V_0_sel_wr.read() & in_V_V_0_state_cmp_full.read());
}

void ResizeStream_2::thread_in_V_V_0_sel() {
    in_V_V_0_sel = in_V_V_0_sel_rd.read();
}

void ResizeStream_2::thread_in_V_V_0_state_cmp_full() {
    in_V_V_0_state_cmp_full =  (sc_logic) ((!in_V_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(in_V_V_0_state.read() != ap_const_lv2_1))[0];
}

void ResizeStream_2::thread_in_V_V_0_vld_in() {
    in_V_V_0_vld_in = in_V_V_TVALID.read();
}

void ResizeStream_2::thread_in_V_V_0_vld_out() {
    in_V_V_0_vld_out = in_V_V_0_state.read()[0];
}

void ResizeStream_2::thread_in_V_V_TDATA_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        in_V_V_TDATA_blk_n = in_V_V_0_state.read()[0];
    } else {
        in_V_V_TDATA_blk_n = ap_const_logic_1;
    }
}

void ResizeStream_2::thread_in_V_V_TREADY() {
    in_V_V_TREADY = in_V_V_0_state.read()[1];
}

void ResizeStream_2::thread_internal_ap_ready() {
    if ((esl_seteq<1,1,1>(tmp_fu_72_p2.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()))) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void ResizeStream_2::thread_out_V_V_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void ResizeStream_2::thread_out_V_V_din() {
    out_V_V_din = in_V_V_0_data_out.read().range(8-1, 0);
}

void ResizeStream_2::thread_out_V_V_write() {
    if ((!(esl_seteq<1,1,1>(in_V_V_0_vld_out.read(), ap_const_logic_0) || esl_seteq<1,1,1>(out_V_V_full_n.read(), ap_const_logic_0)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void ResizeStream_2::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void ResizeStream_2::thread_start_out() {
    start_out = real_start.read();
}

void ResizeStream_2::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void ResizeStream_2::thread_tmp_fu_72_p2() {
    tmp_fu_72_p2 = (!i_reg_61.read().is_01() || !ap_const_lv15_4000.is_01())? sc_lv<1>(): sc_lv<1>(i_reg_61.read() == ap_const_lv15_4000);
}

void ResizeStream_2::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(tmp_fu_72_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 4 : 
            if ((!(esl_seteq<1,1,1>(in_V_V_0_vld_out.read(), ap_const_logic_0) || esl_seteq<1,1,1>(out_V_V_full_n.read(), ap_const_logic_0)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

