Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Jun  1 11:35:12 2022
| Host         : S008-188 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu7ev
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   430 |
|    Minimum number of control sets                        |   430 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   380 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   430 |
| >= 0 to < 4        |    79 |
| >= 4 to < 6        |    50 |
| >= 6 to < 8        |    23 |
| >= 8 to < 10       |    39 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     3 |
| >= 16              |   207 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2742 |          717 |
| No           | No                    | Yes                    |             137 |           36 |
| No           | Yes                   | No                     |             812 |          315 |
| Yes          | No                    | No                     |            3492 |          904 |
| Yes          | No                    | Yes                    |             100 |           26 |
| Yes          | Yes                   | No                     |            1377 |          318 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                         | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_535/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                           | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/DPtpgBarSelYuv_709_y_U/E[0]                                                                  | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/DPtpgBarArray_U/ap_enable_reg_pp0_iter12_reg                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                         | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_145/tmp_18_reg_236                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                           | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                         | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_done_reg_reg_4[0]                                                                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ier10_out                                                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/Q[0]                                                                                                                                                                                | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/colorFormat_c_U/U_design_1_v_tpg_0_0_fifo_w8_d2_S_ram/SS[0]                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/crossHairX_c_channel_U/mOutPtr[1]_i_1__6_n_3                                                                                                                                                         | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_1[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/boxColorR_c_channel_U/mOutPtr[1]_i_1__2_n_3                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/crossHairY_c_channel_U/mOutPtr[1]_i_1__0_n_3                                                                                                                                                         | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_done_reg_reg_1[0]                                                                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/E[0]                                                                                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_done_reg_reg_7[0]                                                                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/barWidth_reg_15660                                                                                                                                                                  | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat_reg[0]_1[0]                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/ovrlayId_c_channel_U/mOutPtr[1]_i_1__4_n_3                                                                                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                              | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                           |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/ap_rst_n_0                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/ap_block_pp0_stage0_subdone                                                                                                      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/ap_enable_reg_pp0_iter1_i_1__0_n_3                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/and_ln1921_reg_9990                                                                                                              |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/DPtpgBarArray_U/E[0]                                                                         | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/xCount_V_1[9]                                                               |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/DPtpgBarSelYuv_709_y_U/E[0]                                                                  | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/DPtpgBarArray_U/ap_enable_reg_pp0_iter12_reg_0                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/hBarSel_1                                                                                    | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/xCount_V_1[0]                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_0[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/tpgTartanBarArray_U/E[0]                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_3[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/hBarSel                                                                                    | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/xCount_V[9]_i_1_n_3                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/vBarSel                                                                                    | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/vBarSel[2]_i_1_n_3                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/ap_sync_reg_tpgBackground_U0_ap_ready                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/DPtpgBarArray_U/E[0]                                                                         |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/hdata_flag_3_reg_5370                                                                                                                                                               | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/hdata_flag_3_reg_537                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0[0]                                         |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/empty_reg_122[0]_i_1_n_3                                                                        |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_CS_fsm_reg[2][0]                                                                                                              |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__9_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                       |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                    |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/ap_rst_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/D[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5][0]                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_96M1/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__5_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__5_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/ap_enable_reg_pp0_iter2_reg_2[0]                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_CS_fsm_reg[2]_2[0]                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                 |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/rst_ps8_0_96M1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | design_1_i/rst_ps8_0_96M1/U0/SEQ/seq_clr                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_96M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | design_1_i/rst_ps8_0_96M/U0/SEQ/seq_clr                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/yCount_V_10                                                                                  | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/yCount_V_1                                                                  |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/DPtpgBarArray_U/E[0]                                                                         | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/xCount_V_1[0]                                                               |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                      | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                   | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                              |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                      | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                      | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                      |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                              |                7 |              7 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                   | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat[7]_i_1_n_3                                                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/zonePlateVAddr0                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/zonePlateVAddr0                                                                                                                  | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_CS_fsm_reg[2]_4                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId[7]_i_1_n_3                                                                                                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_CS_fsm_reg[2]_0[0]                                                                                                            |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/barWidth_reg_15660                                                                                                                                                                  | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat_reg[0]_4[0]                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                             |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/hdata0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/rampVal_10                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_sync_reg_channel_write_ovrlayId_c_channel                                                                                                                          |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                               |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/ap_NS_fsm[4]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/ap_sync_reg_tpgBackground_U0_ap_ready_reg[0]                                                                                                                                        | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/mac_muladd_8ns_8ns_15ns_16_4_1_U57/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/cmp2_i210_reg_1516_reg[0]         | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/mac_muladd_8ns_8ns_15ns_16_4_1_U57/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/SS[0]            |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_3                                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_3                                                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/rampVal_20                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId[7]_i_1_n_3                                                                                                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_3                                                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_60_in                                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/tpgSinTableArray_9bit_U/q0_reg_1                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_3                                                                                                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_60_in                                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/tpgSinTableArray_9bit_U/q1_reg_1                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10_reg[0]                                                         |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_60_in                                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                   | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                              |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                              |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                   | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                              |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_1[0]                                              |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/yCount_V[9]_i_2_n_3                                                                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/yCount_V                                                                  |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/grp_reg_ap_uint_10_s_fu_224/icmp_ln1405_1_reg_549_reg[0][0]                                     | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/grp_reg_ap_uint_10_s_fu_224/SR[0]                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/tpgTartanBarArray_U/E[0]                                                                   | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/xCount_V[9]_i_1_n_3                                                       |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675[15]_i_1_n_3                                                                                                |                                                                                                                                                                                                                                         |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCheckerBoard_fu_1198/yCount_V_30                                                                                   | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCheckerBoard_fu_1198/yCount_V_3                                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCheckerBoard_fu_1198/grp_tpgPatternCheckerBoard_fu_1198_ap_ready                                                   | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCheckerBoard_fu_1198/xCount_V_3[9]_i_1_n_3                                                        |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                1 |             10 |        10.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_96M1/U0/peripheral_reset[0]                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                         |                6 |             11 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/vHatch[0]_i_2_n_3                                                                               | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                  |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                         |                6 |             11 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                       |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                              |               11 |             11 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[11]_i_1_n_0                                                                                                                                                                |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4                                                                                                                                                          | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/ap_NS_fsm13_out                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                             | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1_n_0                                                                                                                                                                |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_145/j_fu_1220                                                                                                    | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_145/ap_NS_fsm110_out                                                                            |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                9 |             13 |         1.44 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             13 |         1.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[12]_i_1_n_0                                                                                                                                                                    |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_145/ap_CS_fsm_state1                                                                                             |                                                                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                               | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[15]_i_1_n_3                                                                                                                                                                                  |                6 |             14 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/tpgBarSelYuv_y27_U/E[0]                                                                    |                                                                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/E[0]                                                                                                                                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               12 |             15 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX[15]_i_1_n_3                                                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/ap_CS_fsm_state2                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorR[15]_i_1_n_3                                                                                                                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/y_3_reg_15970                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/trace_read_en                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/and_ln1293_reg_3605_pp0_iter4_reg_reg[0]__0[0]                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0                                                                                                                    | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/hBarSel_4_loc_0_fu_3561                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/phi_mul_fu_464                                                                                                                   | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_3[0]                                              |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld                                                         |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_36640                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_field_id[15]_i_1_n_3                                                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY[15]_i_1_n_3                                                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               12 |             16 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize[15]_i_1_n_3                                                                                                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               13 |             16 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorB[15]_i_1_n_3                                                                                                                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/trace_read_en                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG[15]_i_1_n_3                                                                                                                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/x_1_fu_130                                                                                                                       | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                  |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_3                                                                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_3                                                                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_3                                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_3                                                                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_3                                                                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter12_reg_1[0]                                                       | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter12_reg_0[0]                                      |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_sync_reg_channel_write_maskId_c_channel_reg[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_sync_reg_channel_write_boxColorB_c_channel_reg[0]                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_done_reg_reg_6[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_done_reg_reg_3[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/ap_CS_fsm_reg[1]_0                                                                                                                                                                  | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/crossHairX_c_channel_U/tpgForeground_U0_motionSpeed_read                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E_0                                                                                                                    | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A_0                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                  | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E_0                                                                                                                    | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A_0                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                    |                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E_0                                                                                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A_0                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                  | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/internal_full_n_reg_0[0]                                                                |                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             17 |         1.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter12_reg[0]                                                         |                                                                                                                                                                                                                                         |                9 |             17 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                               |                                                                                                                                                                                                                                         |                7 |             20 |         2.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                               |                                                                                                                                                                                                                                         |               10 |             20 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                         |               10 |             20 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                 |                6 |             21 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/tpgBarSelYuv_y_U/E[0]                                                                                                            |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                             |                8 |             22 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             24 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                |                                                                                                                                                                                                                                         |                2 |             24 |        12.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                       |                6 |             24 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/internal_full_n_reg_1[0]                                                                |                                                                                                                                                                                                                                         |               15 |             24 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/shiftReg_ce                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/hdata_flag_3_reg_5370                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             24 |         2.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             24 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/barWidth_reg_15660                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             24 |         1.85 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/shiftReg_ce                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/DPtpgBarSelYuv_709_y_U/E[0]                                                                  |                                                                                                                                                                                                                                         |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                         |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                 |                8 |             24 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/ap_block_pp0_stage0_subdone                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/grp_reg_ap_uint_10_s_fu_224/E[0]                                                                |                                                                                                                                                                                                                                         |               12 |             26 |         2.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_535/E[0]                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_535/count_new_0_reg_308                                                                                                                                                             |                4 |             31 |         7.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                           | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                       |               10 |             31 |         3.10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             31 |         6.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_sync_reg_channel_write_boxSize_c_channel_reg[0]                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/ap_NS_fsm[1]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/count0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                    |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_done_reg_reg_0[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_done_reg_reg_9[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/ap_CS_fsm_reg[2][0]                                                                                                              |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_535/count_new_0_reg_308                                                                                                                                                                              | design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_535/s                                                                                                                                                                               |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/g_2_fu_524153_out                                                                                                                |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             34 |         5.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             35 |         2.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                           |                                                                                                                                                                                                                                         |               15 |             36 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                             |                                                                                                                                                                                                                                         |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                             |                                                                                                                                                                                                                                         |               15 |             36 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/ap_CS_fsm_reg[4]_0[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               13 |             37 |         2.85 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                           |               15 |             38 |         2.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             38 |         2.92 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |               24 |             41 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |               23 |             41 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |               18 |             41 |         2.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/ap_CS_fsm_state4                                                                                                                                                                    |                                                                                                                                                                                                                                         |               31 |             48 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               16 |             50 |         3.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               17 |             50 |         2.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/zonePlateVAddr_loc_0_fu_352                                                                                                                                                         |                                                                                                                                                                                                                                         |               27 |             54 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             57 |         5.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               33 |             57 |         1.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               20 |             58 |         2.90 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             67 |         2.58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_sync_reg_entry_proc_U0_ap_ready_reg                                                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               26 |             88 |         3.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/shiftReg_ce_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |               25 |             96 |         3.84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/Q[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               35 |            102 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               28 |            131 |         4.68 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               27 |            131 |         4.85 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               29 |            131 |         4.52 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               86 |            149 |         1.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               37 |            237 |         6.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              174 |            594 |         3.41 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              534 |           2173 |         4.07 |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


