// Code your design here
interface Bus(input clk);
  logic [7:0]data;
  logic enable;
  
  
  modport TB( input data,clk,output enable);
  	
  modport DUT (output data,input enable,clk);
endinterface


module dut(Bus busIF);
  always @ (posedge busIF.clk)
    if(busIF.enable)
      busIF.data<='hff;
  	else
      busIF.data<=0;
endmodule


// Code your testbench here
// or browse Exa



module tb;
  logic clk=1'b0;
  
  
  always #5 clk=~clk;
 
  Bus busIF(clk);
  
  
  dut DUT(busIF.DUT);
  
  initial begin
    
  busIF.enable =0;
    #10;
 	busIF.enable =1;
    #10;
    busIF.enable =0;
    #10;
     busIF.enable =1;
    busIF.enable =$urandom_range(0,1);
    #10;
 busIF.enable =$urandom_range(0,1);   
    #10;
    busIF.enable =$urandom_range(0,1);
    $monitor("enable %b  data %d" ,busIF.enable,busIF.data); 
  end
  
endmodule
  
 




