#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x648dd657c1e0 .scope module, "ramDmaCiTestBench" "ramDmaCiTestBench" 2 2;
 .timescale -12 -12;
v0x648dd65a3ab0_0 .var "ciN", 7 0;
v0x648dd65a3b90_0 .var "clock", 0 0;
v0x648dd65a3c30_0 .var "reset", 0 0;
v0x648dd65a3cd0_0 .var "start", 0 0;
v0x648dd65a3d70_0 .var "valueA", 31 0;
v0x648dd65a3e10_0 .var "valueB", 31 0;
E_0x648dd653e7c0 .event negedge, v0x648dd65a3290_0;
S_0x648dd653e0d0 .scope module, "DUT" "ramDmaCi" 2 25, 3 1 0, S_0x648dd657c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "iseId";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "done";
P_0x648dd653e260 .param/l "customInstructionId" 0 3 1, C4<00001101>;
L_0x70f0728e90a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x648dd656ffd0 .functor XNOR 1, v0x648dd65a34f0_0, L_0x70f0728e90a8, C4<0>, C4<0>;
L_0x70f0728e9138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x648dd6570730 .functor XNOR 1, L_0x648dd65a4020, L_0x70f0728e9138, C4<0>, C4<0>;
L_0x70f0728e9180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x648dd6570b90 .functor XNOR 1, L_0x648dd65a41b0, L_0x70f0728e9180, C4<0>, C4<0>;
L_0x648dd65712f0 .functor AND 1, L_0x648dd6570730, L_0x648dd6570b90, C4<1>, C4<1>;
L_0x648dd6571750 .functor AND 1, L_0x648dd65a4020, L_0x648dd65a41b0, C4<1>, C4<1>;
L_0x648dd65719d0 .functor OR 1, L_0x648dd6571750, v0x648dd65a34f0_0, C4<0>, C4<0>;
L_0x70f0728e9018 .functor BUFT 1, C4<00001101>, C4<0>, C4<0>, C4<0>;
v0x648dd6570170_0 .net/2u *"_ivl_0", 7 0, L_0x70f0728e9018;  1 drivers
v0x648dd65708d0_0 .net/2u *"_ivl_12", 0 0, L_0x70f0728e90a8;  1 drivers
v0x648dd6570d30_0 .net *"_ivl_14", 0 0, L_0x648dd656ffd0;  1 drivers
L_0x70f0728e90f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x648dd6571490_0 .net/2u *"_ivl_16", 31 0, L_0x70f0728e90f0;  1 drivers
v0x648dd65718f0_0 .net *"_ivl_2", 0 0, L_0x648dd65a3eb0;  1 drivers
v0x648dd6571af0_0 .net/2u *"_ivl_20", 0 0, L_0x70f0728e9138;  1 drivers
v0x648dd656a960_0 .net *"_ivl_22", 0 0, L_0x648dd6570730;  1 drivers
v0x648dd65a27d0_0 .net/2u *"_ivl_24", 0 0, L_0x70f0728e9180;  1 drivers
v0x648dd65a28b0_0 .net *"_ivl_26", 0 0, L_0x648dd6570b90;  1 drivers
v0x648dd65a2970_0 .net *"_ivl_29", 0 0, L_0x648dd65712f0;  1 drivers
L_0x70f0728e91c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x648dd65a2a30_0 .net/2u *"_ivl_30", 0 0, L_0x70f0728e91c8;  1 drivers
L_0x70f0728e9210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x648dd65a2b10_0 .net/2u *"_ivl_32", 0 0, L_0x70f0728e9210;  1 drivers
v0x648dd65a2bf0_0 .net *"_ivl_36", 0 0, L_0x648dd6571750;  1 drivers
L_0x70f0728e9060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x648dd65a2cd0_0 .net/2u *"_ivl_4", 0 0, L_0x70f0728e9060;  1 drivers
v0x648dd65a2db0_0 .net "addressCPU", 8 0, L_0x648dd65a42a0;  1 drivers
v0x648dd65a2e90_0 .net "clock", 0 0, v0x648dd65a3b90_0;  1 drivers
v0x648dd65a2f50_0 .var "dataOutCPU", 31 0;
v0x648dd65a3030_0 .net "done", 0 0, L_0x648dd65719d0;  1 drivers
v0x648dd65a30f0_0 .net "iseId", 7 0, v0x648dd65a3ab0_0;  1 drivers
v0x648dd65a31d0 .array "memoryContent", 0 511, 31 0;
v0x648dd65a3290_0 .net "reset", 0 0, v0x648dd65a3c30_0;  1 drivers
v0x648dd65a3350_0 .net "result", 31 0, L_0x648dd65b4460;  1 drivers
v0x648dd65a3430_0 .net "s_doneNext", 0 0, L_0x648dd65b4800;  1 drivers
v0x648dd65a34f0_0 .var "s_doneReg", 0 0;
v0x648dd65a35b0_0 .net "s_isMyIse", 0 0, L_0x648dd65a4020;  1 drivers
v0x648dd65a3670_0 .net "start", 0 0, v0x648dd65a3cd0_0;  1 drivers
v0x648dd65a3730_0 .net "valueA", 31 0, v0x648dd65a3d70_0;  1 drivers
v0x648dd65a3810_0 .net "valueB", 31 0, v0x648dd65a3e10_0;  1 drivers
v0x648dd65a38f0_0 .net "writeEnableCPU", 0 0, L_0x648dd65a41b0;  1 drivers
E_0x648dd6577190 .event posedge, v0x648dd65a2e90_0;
L_0x648dd65a3eb0 .cmp/eq 8, v0x648dd65a3ab0_0, L_0x70f0728e9018;
L_0x648dd65a4020 .functor MUXZ 1, L_0x70f0728e9060, v0x648dd65a3cd0_0, L_0x648dd65a3eb0, C4<>;
L_0x648dd65a41b0 .part v0x648dd65a3d70_0, 9, 1;
L_0x648dd65a42a0 .part v0x648dd65a3d70_0, 0, 9;
L_0x648dd65b4460 .functor MUXZ 32, L_0x70f0728e90f0, v0x648dd65a2f50_0, L_0x648dd656ffd0, C4<>;
L_0x648dd65b4800 .functor MUXZ 1, L_0x70f0728e9210, L_0x70f0728e91c8, L_0x648dd65712f0, C4<>;
    .scope S_0x648dd653e0d0;
T_0 ;
    %wait E_0x648dd6577190;
    %load/vec4 v0x648dd65a38f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0x648dd65a35b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x648dd65a3810_0;
    %load/vec4 v0x648dd65a2db0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x648dd65a31d0, 4, 0;
T_0.0 ;
    %load/vec4 v0x648dd65a2db0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x648dd65a31d0, 4;
    %store/vec4 v0x648dd65a2f50_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x648dd653e0d0;
T_1 ;
    %wait E_0x648dd6577190;
    %load/vec4 v0x648dd65a3430_0;
    %assign/vec4 v0x648dd65a34f0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x648dd657c1e0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648dd65a3c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648dd65a3b90_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x648dd65a3b90_0;
    %inv;
    %store/vec4 v0x648dd65a3b90_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648dd65a3c30_0, 0, 1;
T_2.2 ;
    %delay 5, 0;
    %load/vec4 v0x648dd65a3b90_0;
    %inv;
    %store/vec4 v0x648dd65a3b90_0, 0, 1;
    %jmp T_2.2;
    %end;
    .thread T_2;
    .scope S_0x648dd657c1e0;
T_3 ;
    %vpi_call 2 35 "$dumpfile", "fifoSignals.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x648dd653e0d0 {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x648dd65a31d0, 0>, &A<v0x648dd65a31d0, 1>, &A<v0x648dd65a31d0, 2>, &A<v0x648dd65a31d0, 3> {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x648dd657c1e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x648dd65a3cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x648dd65a3d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x648dd65a3e10_0, 0;
    %wait E_0x648dd653e7c0;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x648dd6577190;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x648dd65a3cd0_0, 0;
    %pushi/vec4 512, 0, 32;
    %assign/vec4 v0x648dd65a3d70_0, 0;
    %pushi/vec4 254, 0, 32;
    %assign/vec4 v0x648dd65a3e10_0, 0;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x648dd65a3ab0_0, 0;
    %wait E_0x648dd6577190;
    %pushi/vec4 513, 0, 32;
    %assign/vec4 v0x648dd65a3d70_0, 0;
    %pushi/vec4 23, 0, 32;
    %assign/vec4 v0x648dd65a3e10_0, 0;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x648dd65a3ab0_0, 0;
    %wait E_0x648dd6577190;
    %pushi/vec4 514, 0, 32;
    %assign/vec4 v0x648dd65a3d70_0, 0;
    %pushi/vec4 24, 0, 32;
    %assign/vec4 v0x648dd65a3e10_0, 0;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x648dd65a3ab0_0, 0;
    %wait E_0x648dd6577190;
    %pushi/vec4 515, 0, 32;
    %assign/vec4 v0x648dd65a3d70_0, 0;
    %pushi/vec4 25, 0, 32;
    %assign/vec4 v0x648dd65a3e10_0, 0;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x648dd65a3ab0_0, 0;
    %wait E_0x648dd6577190;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x648dd65a3cd0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x648dd65a3d70_0, 0;
    %pushi/vec4 34, 0, 32;
    %assign/vec4 v0x648dd65a3e10_0, 0;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x648dd65a3ab0_0, 0;
    %wait E_0x648dd6577190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x648dd65a3cd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x648dd65a3ab0_0, 0;
    %wait E_0x648dd6577190;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x648dd65a3cd0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x648dd65a3d70_0, 0;
    %pushi/vec4 35, 0, 32;
    %assign/vec4 v0x648dd65a3e10_0, 0;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x648dd65a3ab0_0, 0;
    %wait E_0x648dd6577190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x648dd65a3cd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x648dd65a3ab0_0, 0;
    %wait E_0x648dd6577190;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x648dd65a3cd0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x648dd65a3d70_0, 0;
    %pushi/vec4 36, 0, 32;
    %assign/vec4 v0x648dd65a3e10_0, 0;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x648dd65a3ab0_0, 0;
    %wait E_0x648dd6577190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x648dd65a3cd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x648dd65a3ab0_0, 0;
    %wait E_0x648dd6577190;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x648dd65a3cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x648dd65a3d70_0, 0;
    %pushi/vec4 36, 0, 32;
    %assign/vec4 v0x648dd65a3e10_0, 0;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x648dd65a3ab0_0, 0;
    %wait E_0x648dd6577190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x648dd65a3cd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x648dd65a3ab0_0, 0;
    %wait E_0x648dd6577190;
    %pushi/vec4 2, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x648dd6577190;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %vpi_call 2 108 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_ramDmaCi.v";
    "ramDmaCi.v";
