// Seed: 1843994552
module module_0 (
    output wor id_0,
    output supply0 id_1,
    input wire id_2
);
  wand id_4 = -1;
  logic [-1 : 1 'b0] id_5;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output wire id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    output wor id_6,
    input wire id_7,
    input tri0 id_8,
    input tri0 id_9,
    output tri0 id_10,
    output tri id_11
);
  logic id_13;
  assign id_13 = id_4;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8
  );
  assign modCall_1.id_2 = 0;
  logic id_14;
endmodule
