

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out_boundary_x0'
================================================================
* Date:           Thu Sep 15 14:03:55 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    13755|    13755|  45.845 us|  45.845 us|  13755|  13755|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L2_out_boundary_x0_loop_2     |    13754|    13754|      1058|          -|          -|    13|        no|
        | + C_drain_IO_L2_out_boundary_x0_loop_3    |     1056|     1056|        66|          -|          -|    16|        no|
        |  ++ C_drain_IO_L2_out_boundary_x0_loop_4  |       64|       64|         2|          -|          -|    32|        no|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       70|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       85|     -|
|Register             |        -|      -|       36|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       36|      155|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln691_218_fu_109_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_219_fu_121_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln691_fu_97_p2        |         +|   0|  0|  12|           4|           1|
    |icmp_ln890_166_fu_115_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_167_fu_127_p2  |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_fu_103_p2      |      icmp|   0|  0|   9|           4|           3|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state5           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  70|          32|          21|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  31|          6|    1|          6|
    |ap_done                                         |   9|          2|    1|          2|
    |c4_V_reg_64                                     |   9|          2|    4|          8|
    |c5_V_reg_75                                     |   9|          2|    5|         10|
    |c6_V_reg_86                                     |   9|          2|    6|         12|
    |fifo_C_drain_C_drain_IO_L1_out_1_0_x0122_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_1_x0136_blk_n    |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  85|         18|   19|         42|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |add_ln691_218_reg_141  |  5|   0|    5|          0|
    |add_ln691_219_reg_149  |  6|   0|    6|          0|
    |add_ln691_reg_133      |  4|   0|    4|          0|
    |ap_CS_fsm              |  5|   0|    5|          0|
    |ap_done_reg            |  1|   0|    1|          0|
    |c4_V_reg_64            |  4|   0|    4|          0|
    |c5_V_reg_75            |  5|   0|    5|          0|
    |c6_V_reg_86            |  6|   0|    6|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 36|   0|   36|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x0|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x0|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x0|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x0|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x0|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x0|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x0|  return value|
|fifo_C_drain_C_drain_IO_L2_out_1_x0136_din        |  out|   64|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x0136|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_1_x0136_full_n     |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x0136|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_1_x0136_write      |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x0136|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_x0122_dout     |   in|   64|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0_x0122|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_x0122_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0_x0122|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_x0122_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0_x0122|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

