#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Thu Nov  5 12:13:18 2020
# Process ID: 5508
# Current directory: D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15728 D:\Xilinx\projects\zedboard_custom_axi_slave_demo\axi_rc_servo_controller_v2_00_a\axi_rc_servo_controller_v2_00_a.xpr
# Log file: D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/vivado.log
# Journal file: D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a'
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/archive_project_summary.txt'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1081.398 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/archive_project_summary.txt] -no_script -reset -force -quiet
remove_files  D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/archive_project_summary.txt
ipx::open_ipxact_file D:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller_functions_pkg.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/clock_divider.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller_functions_pkg.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/clock_divider.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/testbench_files/AXI_ADDRESS_CONTROL_CHANNEL_model.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/testbench_files/AXI_READ_DATA_CHANNEL_model.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/testbench_files/AXI_WRITE_DATA_CHANNEL_model.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/testbench_files/AXI_WRITE_RESPONSE_CHANNEL_model.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/new/AXI_lite_master_transaction_model.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/new/axi_rc_servo_controller_tb.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 12:15:30 2020...
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a'.
report_ip_status -name ip_status
reset_run impl_1 -prev_step 
startgroup
set_property -dict [list CONFIG.NUMBER_OF_SERVOS {4}] [get_bd_cells axi_rc_servo_control_1]
endgroup
delete_bd_objs [get_bd_nets axi_rc_servo_control_1_servo_control_output] [get_bd_ports servo_control_output]
create_bd_port -dir O servo_control_output
connect_bd_net [get_bd_ports servo_control_output] [get_bd_pins axi_rc_servo_control_1/servo_control_output]
set_property location {1169 398} [get_bd_ports servo_control_output]
validate_bd_design
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/axi_rc_servo_control_1

regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets axi_rc_servo_control_1_servo_control_output] [get_bd_cells axi_rc_servo_control_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:axi_rc_servo_controller:1.0 axi_rc_servo_control_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_rc_servo_control_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_rc_servo_control_0/S_AXI]
Slave segment '/axi_rc_servo_control_0/S_AXI/reg0' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
startgroup
set_property -dict [list CONFIG.NUMBER_OF_SERVOS {4}] [get_bd_cells axi_rc_servo_control_0]
endgroup
set_property location {1199 402} [get_bd_ports servo_control_output]
startgroup
connect_bd_net [get_bd_ports servo_control_output] [get_bd_pins axi_rc_servo_control_0/servo_control_output]
endgroup
regenerate_bd_layout
generate_target all [get_files  D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:\Xilinx\projects\zedboard_custom_axi_slave_demo\generic_axi_slave_demo\generic_axi_slave_demo.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_rc_servo_control_0 .
Exporting to file D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 0fa359052874d806; cache size = 2.446 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_rc_servo_control_0_0] }
export_ip_user_files -of_objects [get_files D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_rc_servo_control_0_0_synth_1 -jobs 16
[Thu Nov  5 12:18:01 2020] Launched design_1_axi_rc_servo_control_0_0_synth_1...
Run output will be captured here: D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.runs/design_1_axi_rc_servo_control_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.ip_user_files -ipstatic_source_dir D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.cache/compile_simlib/modelsim} {questa=D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.cache/compile_simlib/questa} {riviera=D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
wait_on_run design_1_axi_rc_servo_control_0_0_synth_1
[Thu Nov  5 12:19:02 2020] Waiting for design_1_axi_rc_servo_control_0_0_synth_1 to finish...
[Thu Nov  5 12:19:07 2020] Waiting for design_1_axi_rc_servo_control_0_0_synth_1 to finish...
[Thu Nov  5 12:19:12 2020] Waiting for design_1_axi_rc_servo_control_0_0_synth_1 to finish...
[Thu Nov  5 12:19:17 2020] Waiting for design_1_axi_rc_servo_control_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_axi_rc_servo_control_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_rc_servo_control_0_0.tcl



****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_axi_rc_servo_control_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.cache/ip 
Command: synth_design -top design_1_axi_rc_servo_control_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10212
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1084.047 ; gain = 2.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_axi_rc_servo_control_0_0' [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_rc_servo_control_0_0/synth/design_1_axi_rc_servo_control_0_0.vhd:81]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter NUMBER_OF_SERVOS bound to: 4 - type: integer 
	Parameter MINIMUM_HIGH_PULSE_WIDTH_NS bound to: 1000000 - type: integer 
	Parameter MAXIMUM_HIGH_PULSE_WIDTH_NS bound to: 2000000 - type: integer 
INFO: [Synth 8-3491] module 'axi_rc_servo_controller' declared at 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd:10' bound to instance 'U0' of component 'axi_rc_servo_controller' [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_rc_servo_control_0_0/synth/design_1_axi_rc_servo_control_0_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'axi_rc_servo_controller' [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd:52]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter NUMBER_OF_SERVOS bound to: 4 - type: integer 
	Parameter MINIMUM_HIGH_PULSE_WIDTH_NS bound to: 1000000 - type: integer 
	Parameter MAXIMUM_HIGH_PULSE_WIDTH_NS bound to: 2000000 - type: integer 
WARNING: [Synth 8-614] signal 'local_address_valid' is read in the process but is not in the sensitivity list [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd:200]
	Parameter Slow_Clock_Period_PS bound to: 128000 - type: integer 
	Parameter ORIGINAL_CLK_PERIOD_PS bound to: 10000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/clock_divider.vhd:9' bound to instance 'clock_divider_instance' of component 'clock_divider' [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd:349]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/clock_divider.vhd:24]
	Parameter Slow_Clock_Period_PS bound to: 128000 - type: integer 
	Parameter ORIGINAL_CLK_PERIOD_PS bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/clock_divider.vhd:24]
	Parameter clock_period_ns bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'servo_controller' declared at 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller.vhd:12' bound to instance 'servo_controller_instance' of component 'servo_controller' [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd:365]
INFO: [Synth 8-638] synthesizing module 'servo_controller' [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller.vhd:29]
	Parameter clock_period_ns bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'servo_controller' (2#1) [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller.vhd:29]
	Parameter clock_period_ns bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'servo_controller' declared at 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller.vhd:12' bound to instance 'servo_controller_instance' of component 'servo_controller' [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd:365]
	Parameter clock_period_ns bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'servo_controller' declared at 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller.vhd:12' bound to instance 'servo_controller_instance' of component 'servo_controller' [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd:365]
	Parameter clock_period_ns bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'servo_controller' declared at 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller.vhd:12' bound to instance 'servo_controller_instance' of component 'servo_controller' [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'axi_rc_servo_controller' (3#1) [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ipshared/31a8/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_rc_servo_control_0_0' (4#1) [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_rc_servo_control_0_0/synth/design_1_axi_rc_servo_control_0_0.vhd:81]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1144.777 ; gain = 62.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1144.777 ; gain = 62.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1144.777 ; gain = 62.738
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1144.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1253.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1253.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.645 ; gain = 171.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.645 ; gain = 171.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.645 ; gain = 171.605
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'axi_rc_servo_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              000 |                              000
                    idle |                              001 |                              001
read_transaction_in_progress |                              010 |                              010
write_transaction_in_progress |                              011 |                              011
                complete |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'axi_rc_servo_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1253.645 ; gain = 171.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 12    
	   4 Input   32 Bit       Adders := 4     
	   3 Input   31 Bit       Adders := 4     
	   2 Input   31 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Multipliers : 
	               9x32  Multipliers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 8     
	   2 Input   11 Bit        Muxes := 3     
	   3 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP high_pulse_width_ns, operation Mode is: C+A*B.
DSP Report: operator high_pulse_width_ns is absorbed into DSP high_pulse_width_ns.
DSP Report: operator variable_high_pulse_width_ns is absorbed into DSP high_pulse_width_ns.
DSP Report: Generating DSP high_pulse_width_ns, operation Mode is: C+A*B.
DSP Report: operator high_pulse_width_ns is absorbed into DSP high_pulse_width_ns.
DSP Report: operator variable_high_pulse_width_ns is absorbed into DSP high_pulse_width_ns.
DSP Report: Generating DSP high_pulse_width_ns, operation Mode is: C+A*B.
DSP Report: operator high_pulse_width_ns is absorbed into DSP high_pulse_width_ns.
DSP Report: operator variable_high_pulse_width_ns is absorbed into DSP high_pulse_width_ns.
DSP Report: Generating DSP high_pulse_width_ns, operation Mode is: C+A*B.
DSP Report: operator high_pulse_width_ns is absorbed into DSP high_pulse_width_ns.
DSP Report: operator variable_high_pulse_width_ns is absorbed into DSP high_pulse_width_ns.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1253.645 ; gain = 171.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|servo_controller | C+A*B       | 24     | 9      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|servo_controller | C+A*B       | 24     | 9      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|servo_controller | C+A*B       | 24     | 9      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|servo_controller | C+A*B       | 24     | 9      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1284.242 ; gain = 202.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1286.051 ; gain = 204.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1327.207 ; gain = 245.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.504 ; gain = 250.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.504 ; gain = 250.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.504 ; gain = 250.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.504 ; gain = 250.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.504 ; gain = 250.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.504 ; gain = 250.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   228|
|2     |DSP48E1 |     4|
|3     |LUT1    |   266|
|4     |LUT2    |   240|
|5     |LUT3    |   345|
|6     |LUT4    |   163|
|7     |LUT5    |   147|
|8     |LUT6    |   178|
|9     |FDPE    |     2|
|10    |FDRE    |   389|
|11    |FDSE    |    60|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.504 ; gain = 250.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 1332.504 ; gain = 141.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.504 ; gain = 250.465
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1344.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1344.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1344.523 ; gain = 262.484
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.runs/design_1_axi_rc_servo_control_0_0_synth_1/design_1_axi_rc_servo_control_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_rc_servo_control_0_0, cache-ID = e3de0c5ba9e6e567
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.runs/design_1_axi_rc_servo_control_0_0_synth_1/design_1_axi_rc_servo_control_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_rc_servo_control_0_0_utilization_synth.rpt -pb design_1_axi_rc_servo_control_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 12:19:12 2020...
[Thu Nov  5 12:19:17 2020] design_1_axi_rc_servo_control_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2845.363 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: design_1_wrapper
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2992.695 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_rc_servo_control_0_0' [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/.Xil/Vivado-7896-Osaze-Desktop/realtime/design_1_axi_rc_servo_control_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_rc_servo_control_0_0' (1#1) [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/.Xil/Vivado-7896-Osaze-Desktop/realtime/design_1_axi_rc_servo_control_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/.Xil/Vivado-7896-Osaze-Desktop/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (2#1) [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/.Xil/Vivado-7896-Osaze-Desktop/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'TTC0_WAVE0_OUT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v:162]
WARNING: [Synth 8-7071] port 'TTC0_WAVE1_OUT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v:162]
WARNING: [Synth 8-7071] port 'TTC0_WAVE2_OUT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v:162]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v:162]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v:162]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 68 connections declared, but only 63 given [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v:162]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v:297]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v:602]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/.Xil/Vivado-7896-Osaze-Desktop/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (3#1) [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/.Xil/Vivado-7896-Osaze-Desktop/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v:837]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v:837]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 59 connections declared, but only 57 given [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v:837]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (4#1) [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v:602]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (5#1) [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v:297]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_0' [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/.Xil/Vivado-7896-Osaze-Desktop/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_0' (6#1) [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/.Xil/Vivado-7896-Osaze-Desktop/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v:288]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v:288]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v:288]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v:288]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v:288]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (7#1) [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (8#1) [D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2992.695 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2992.695 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2992.695 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ip/design_1_axi_rc_servo_control_0_0/design_1_axi_rc_servo_control_0_0.dcp' for cell 'design_1_i/axi_rc_servo_control_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 2992.695 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2992.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2992.695 ; gain = 0.000
29 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2992.695 ; gain = 147.332
reset_run synth_1
set_property package_pin "" [get_ports [list  {servo_control_output[3]}]]
place_ports {servo_control_output[3]} U21
place_ports {servo_control_output[2]} U22
place_ports {servo_control_output[1]} T21
place_ports {servo_control_output[0]} T22
file mkdir D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/constrs_1/new
close [ open D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/constrs_1/new/generic_axi_slave_demo_constraints.xdc w ]
add_files -fileset constrs_1 D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/constrs_1/new/generic_axi_slave_demo_constraints.xdc
set_property target_constrs_file D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.srcs/constrs_1/new/generic_axi_slave_demo_constraints.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov  5 12:21:30 2020] Launched synth_1...
Run output will be captured here: D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.runs/synth_1/runme.log
[Thu Nov  5 12:21:30 2020] Launched impl_1...
Run output will be captured here: D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS18 [get_ports [list {servo_control_output[3]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {servo_control_output[2]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {servo_control_output[1]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {servo_control_output[0]}]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov  5 12:25:48 2020] Launched impl_1...
Run output will be captured here: D:/Xilinx/projects/zedboard_custom_axi_slave_demo/generic_axi_slave_demo/generic_axi_slave_demo.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.122 . Memory (MB): peak = 3214.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.705 . Memory (MB): peak = 3214.820 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.705 . Memory (MB): peak = 3214.820 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3214.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3214.820 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 14:07:05 2020...
