// Seed: 1727896296
module module_0 (
    output wire id_0,
    input wand id_1,
    output supply1 id_2,
    input wand id_3
);
  assign id_2 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output wand id_2,
    input tri1 id_3,
    output tri0 id_4
    , id_12,
    input supply0 id_5,
    input tri0 id_6,
    output logic id_7,
    input supply1 id_8,
    output wire id_9,
    output wor id_10
);
  always @(posedge 1'b0, 1 - id_0 or id_0) begin : LABEL_0
    id_7 <= id_5 + id_5;
  end
  assign id_9 = 1;
  buf primCall (id_10, id_3);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_10,
      id_0,
      id_9,
      id_5
  );
  assign modCall_1.type_6 = 0;
endmodule
