#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c530c86000 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
P_0x55c530c04ad0 .param/l "num_cycles" 0 2 20, +C4<00000000000000000000000011001000>;
v0x55c530ccb2f0_0 .var "Clk", 0 0;
v0x55c530ccb3b0_0 .var "Reset", 0 0;
v0x55c530ccb470_0 .var "Start", 0 0;
v0x55c530ccb510_0 .var "address", 26 0;
v0x55c530ccb5b0_0 .var/i "counter", 31 0;
v0x55c530ccb6e0_0 .net "cpu_mem_addr", 31 0, L_0x55c530ce0c10;  1 drivers
v0x55c530ccb7a0_0 .net "cpu_mem_data", 255 0, L_0x55c530ce0d40;  1 drivers
v0x55c530ccb860_0 .net "cpu_mem_enable", 0 0, L_0x55c530ce0740;  1 drivers
v0x55c530ccb900_0 .net "cpu_mem_write", 0 0, L_0x55c530ce0e40;  1 drivers
v0x55c530ccba30_0 .var "flag", 0 0;
v0x55c530ccbaf0_0 .var/i "i", 31 0;
v0x55c530ccbbd0_0 .var "index", 3 0;
v0x55c530ccbcb0_0 .var/i "j", 31 0;
v0x55c530ccbd90_0 .net "mem_cpu_ack", 0 0, L_0x55c530ce0ba0;  1 drivers
v0x55c530ccbe30_0 .net "mem_cpu_data", 255 0, v0x55c530cca9c0_0;  1 drivers
v0x55c530ccbef0_0 .var/i "outfile", 31 0;
v0x55c530ccbfd0_0 .var/i "outfile2", 31 0;
v0x55c530ccc1c0_0 .var "tag", 24 0;
S_0x55c530c46fd0 .scope module, "CPU" "CPU" 2 24, 3 1 0, S_0x55c530c86000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 256 "mem_data_i"
    .port_info 4 /INPUT 1 "mem_ack_i"
    .port_info 5 /OUTPUT 256 "mem_data_o"
    .port_info 6 /OUTPUT 32 "mem_addr_o"
    .port_info 7 /OUTPUT 1 "mem_enable_o"
    .port_info 8 /OUTPUT 1 "mem_write_o"
v0x55c530cc8fa0_0 .net *"_s12", 6 0, L_0x55c530ce1380;  1 drivers
v0x55c530cc90a0_0 .net *"_s13", 2 0, L_0x55c530ce1460;  1 drivers
v0x55c530cc9180_0 .net *"_s4", 30 0, L_0x55c530cdc580;  1 drivers
L_0x7f69e9bff060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c530cc9270_0 .net *"_s6", 0 0, L_0x7f69e9bff060;  1 drivers
v0x55c530cc9350_0 .net "clk_i", 0 0, v0x55c530ccb2f0_0;  1 drivers
v0x55c530cc93f0_0 .net "mem_ack_i", 0 0, L_0x55c530ce0ba0;  alias, 1 drivers
v0x55c530cc9490_0 .net "mem_addr_o", 31 0, L_0x55c530ce0c10;  alias, 1 drivers
v0x55c530cc9560_0 .net "mem_data_i", 255 0, v0x55c530cca9c0_0;  alias, 1 drivers
v0x55c530cc9630_0 .net "mem_data_o", 255 0, L_0x55c530ce0d40;  alias, 1 drivers
v0x55c530cc9700_0 .net "mem_enable_o", 0 0, L_0x55c530ce0740;  alias, 1 drivers
v0x55c530cc97d0_0 .net "mem_write_o", 0 0, L_0x55c530ce0e40;  alias, 1 drivers
v0x55c530cc98a0_0 .net "rst_i", 0 0, v0x55c530ccb3b0_0;  1 drivers
v0x55c530cc9940_0 .net "start_i", 0 0, v0x55c530ccb470_0;  1 drivers
L_0x55c530cdc670 .concat [ 1 31 0 0], L_0x7f69e9bff060, L_0x55c530cdc580;
L_0x55c530ce1500 .concat [ 3 7 0 0], L_0x55c530ce1460, L_0x55c530ce1380;
S_0x55c530c645f0 .scope module, "ALU" "ALU" 3 118, 4 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55c530c7b4f0_0 .net "ALUCtrl_i", 2 0, v0x55c530c84250_0;  1 drivers
v0x55c530c65330_0 .net/s "data1_i", 31 0, v0x55c530cbf4e0_0;  1 drivers
v0x55c530c6c650_0 .net/s "data2_i", 31 0, v0x55c530cbfb70_0;  1 drivers
v0x55c530c50470_0 .var/s "data_o", 31 0;
E_0x55c530ba0430 .event edge, v0x55c530c7b4f0_0, v0x55c530c65330_0, v0x55c530c6c650_0;
S_0x55c530cb52d0 .scope module, "ALU_Control" "ALU_Control" 3 125, 5 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0x55c530c84250_0 .var "ALUCtrl_o", 2 0;
v0x55c530c7f840_0 .net "ALUOp_i", 1 0, v0x55c530cb9900_0;  1 drivers
v0x55c530c81870_0 .net "funct_i", 9 0, v0x55c530cbabb0_0;  1 drivers
E_0x55c530ba08b0 .event edge, v0x55c530c7f840_0, v0x55c530c81870_0;
S_0x55c530cb55b0 .scope module, "Add_PC" "Adder" 3 38, 6 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x55c530cb5760_0 .net/s "data1_i", 31 0, v0x55c530cc18a0_0;  1 drivers
L_0x7f69e9bff018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c530cb5840_0 .net/s "data2_i", 31 0, L_0x7f69e9bff018;  1 drivers
v0x55c530cb5920_0 .net/s "data_o", 31 0, L_0x55c530ccc340;  1 drivers
L_0x55c530ccc340 .arith/sum 32, v0x55c530cc18a0_0, L_0x7f69e9bff018;
S_0x55c530cb5a90 .scope module, "Add_PC_Branch" "Adder" 3 44, 6 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x55c530cb5cb0_0 .net/s "data1_i", 31 0, L_0x55c530cdc670;  1 drivers
v0x55c530cb5db0_0 .net/s "data2_i", 31 0, v0x55c530cbb770_0;  1 drivers
v0x55c530cb5e90_0 .net/s "data_o", 31 0, L_0x55c530cdc440;  1 drivers
L_0x55c530cdc440 .arith/sum 32, L_0x55c530cdc670, v0x55c530cbb770_0;
S_0x55c530cb6000 .scope module, "Control" "Control" 3 26, 7 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i"
    .port_info 1 /INPUT 1 "NoOp_i"
    .port_info 2 /OUTPUT 2 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
    .port_info 5 /OUTPUT 1 "MemtoReg_o"
    .port_info 6 /OUTPUT 1 "MemRead_o"
    .port_info 7 /OUTPUT 1 "MemWrite_o"
    .port_info 8 /OUTPUT 1 "Branch_o"
v0x55c530cb6370_0 .var "ALUOp_o", 1 0;
v0x55c530cb6470_0 .var "ALUSrc_o", 0 0;
v0x55c530cb6530_0 .var "Branch_o", 0 0;
v0x55c530cb65d0_0 .var "MemRead_o", 0 0;
v0x55c530cb6690_0 .var "MemWrite_o", 0 0;
v0x55c530cb67a0_0 .var "MemtoReg_o", 0 0;
v0x55c530cb6860_0 .net "NoOp_i", 0 0, v0x55c530cb8d80_0;  1 drivers
v0x55c530cb6920_0 .net "Op_i", 6 0, L_0x55c530ccc2a0;  1 drivers
v0x55c530cb6a00_0 .var "RegWrite_o", 0 0;
E_0x55c530ca04a0 .event edge, v0x55c530cb6860_0, v0x55c530cb6920_0;
S_0x55c530cb6be0 .scope module, "EXMEM" "EXMEM" 3 235, 8 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /INPUT 32 "ALUResult_i"
    .port_info 6 /INPUT 32 "MUX_B_i"
    .port_info 7 /INPUT 5 "RDaddr_i"
    .port_info 8 /INPUT 1 "MemStall_i"
    .port_info 9 /OUTPUT 1 "RegWrite_o"
    .port_info 10 /OUTPUT 1 "MemtoReg_o"
    .port_info 11 /OUTPUT 1 "MemRead_o"
    .port_info 12 /OUTPUT 1 "MemWrite_o"
    .port_info 13 /OUTPUT 32 "ALUResult_o"
    .port_info 14 /OUTPUT 32 "MUX_B_o"
    .port_info 15 /OUTPUT 5 "RDaddr_o"
v0x55c530cb6f30_0 .net/s "ALUResult_i", 31 0, v0x55c530c50470_0;  1 drivers
v0x55c530cb7010_0 .var/s "ALUResult_o", 31 0;
v0x55c530cb70d0_0 .net/s "MUX_B_i", 31 0, v0x55c530cc03b0_0;  1 drivers
v0x55c530cb71c0_0 .var/s "MUX_B_o", 31 0;
v0x55c530cb72a0_0 .net "MemRead_i", 0 0, v0x55c530cb9c10_0;  1 drivers
v0x55c530cb73b0_0 .var "MemRead_o", 0 0;
v0x55c530cb7470_0 .net "MemStall_i", 0 0, L_0x55c530cdfcc0;  1 drivers
v0x55c530cb7530_0 .net "MemWrite_i", 0 0, v0x55c530cb9e70_0;  1 drivers
v0x55c530cb75f0_0 .var "MemWrite_o", 0 0;
v0x55c530cb76b0_0 .net "MemtoReg_i", 0 0, v0x55c530cba0a0_0;  1 drivers
v0x55c530cb7770_0 .var "MemtoReg_o", 0 0;
v0x55c530cb7830_0 .net "RDaddr_i", 4 0, v0x55c530cba210_0;  1 drivers
v0x55c530cb7910_0 .var "RDaddr_o", 4 0;
v0x55c530cb79f0_0 .net "RegWrite_i", 0 0, v0x55c530cba630_0;  1 drivers
v0x55c530cb7ab0_0 .var "RegWrite_o", 0 0;
v0x55c530cb7b70_0 .net "clk_i", 0 0, v0x55c530ccb2f0_0;  alias, 1 drivers
E_0x55c530ca04e0 .event posedge, v0x55c530cb7b70_0;
S_0x55c530cb7ec0 .scope module, "Forward_Unit" "Forward_Unit" 3 178, 9 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemRegWrite_i"
    .port_info 1 /INPUT 5 "MemRd_i"
    .port_info 2 /INPUT 1 "WBRegWrite_i"
    .port_info 3 /INPUT 5 "WBRd_i"
    .port_info 4 /INPUT 5 "EXRs1_i"
    .port_info 5 /INPUT 5 "EXRs2_i"
    .port_info 6 /OUTPUT 2 "ForwardA_o"
    .port_info 7 /OUTPUT 2 "ForwardB_o"
v0x55c530cb81c0_0 .net "EXRs1_i", 4 0, v0x55c530cba350_0;  1 drivers
v0x55c530cb82c0_0 .net "EXRs2_i", 4 0, v0x55c530cba490_0;  1 drivers
v0x55c530cb83a0_0 .var "ForwardA_o", 1 0;
v0x55c530cb8460_0 .var "ForwardB_o", 1 0;
v0x55c530cb8540_0 .net "MemRd_i", 4 0, v0x55c530cb7910_0;  1 drivers
v0x55c530cb8650_0 .net "MemRegWrite_i", 0 0, v0x55c530cb7ab0_0;  1 drivers
v0x55c530cb8720_0 .net "WBRd_i", 4 0, v0x55c530cbe9f0_0;  1 drivers
v0x55c530cb87c0_0 .net "WBRegWrite_i", 0 0, v0x55c530cbecf0_0;  1 drivers
E_0x55c530ca06f0/0 .event edge, v0x55c530cb7ab0_0, v0x55c530cb7910_0, v0x55c530cb81c0_0, v0x55c530cb82c0_0;
E_0x55c530ca06f0/1 .event edge, v0x55c530cb87c0_0, v0x55c530cb8720_0;
E_0x55c530ca06f0 .event/or E_0x55c530ca06f0/0, E_0x55c530ca06f0/1;
S_0x55c530cb89d0 .scope module, "Hazard_Detection" "Hazard_Detection" 3 168, 10 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 5 "data3_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /OUTPUT 1 "PCWrite_o"
    .port_info 5 /OUTPUT 1 "Stall_o"
    .port_info 6 /OUTPUT 1 "NoOp_o"
v0x55c530cb8c90_0 .net "MemRead_i", 0 0, v0x55c530cb9c10_0;  alias, 1 drivers
v0x55c530cb8d80_0 .var "NoOp_o", 0 0;
v0x55c530cb8e50_0 .var "PCWrite_o", 0 0;
v0x55c530cb8f20_0 .var "Stall_o", 0 0;
v0x55c530cb8fc0_0 .net "data1_i", 4 0, L_0x55c530ce1240;  1 drivers
v0x55c530cb90d0_0 .net "data2_i", 4 0, L_0x55c530ce12e0;  1 drivers
v0x55c530cb91b0_0 .net "data3_i", 4 0, v0x55c530cba210_0;  alias, 1 drivers
E_0x55c530cb8c00 .event edge, v0x55c530cb72a0_0, v0x55c530cb8fc0_0, v0x55c530cb7830_0, v0x55c530cb90d0_0;
S_0x55c530cb9370 .scope module, "IDEX" "IDEX" 3 200, 11 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /INPUT 1 "ALUSrc_i"
    .port_info 3 /INPUT 1 "RegWrite_i"
    .port_info 4 /INPUT 1 "MemtoReg_i"
    .port_info 5 /INPUT 1 "MemRead_i"
    .port_info 6 /INPUT 1 "MemWrite_i"
    .port_info 7 /INPUT 32 "data1_i"
    .port_info 8 /INPUT 32 "data2_i"
    .port_info 9 /INPUT 32 "imm_i"
    .port_info 10 /INPUT 10 "funct_i"
    .port_info 11 /INPUT 5 "RS1addr_i"
    .port_info 12 /INPUT 5 "RS2addr_i"
    .port_info 13 /INPUT 5 "RDaddr_i"
    .port_info 14 /INPUT 1 "MemStall_i"
    .port_info 15 /OUTPUT 2 "ALUOp_o"
    .port_info 16 /OUTPUT 1 "ALUSrc_o"
    .port_info 17 /OUTPUT 1 "RegWrite_o"
    .port_info 18 /OUTPUT 1 "MemtoReg_o"
    .port_info 19 /OUTPUT 1 "MemRead_o"
    .port_info 20 /OUTPUT 1 "MemWrite_o"
    .port_info 21 /OUTPUT 32 "data1_o"
    .port_info 22 /OUTPUT 32 "data2_o"
    .port_info 23 /OUTPUT 32 "imm_o"
    .port_info 24 /OUTPUT 10 "funct_o"
    .port_info 25 /OUTPUT 5 "RS1addr_o"
    .port_info 26 /OUTPUT 5 "RS2addr_o"
    .port_info 27 /OUTPUT 5 "RDaddr_o"
v0x55c530cb97f0_0 .net "ALUOp_i", 1 0, v0x55c530cb6370_0;  1 drivers
v0x55c530cb9900_0 .var "ALUOp_o", 1 0;
v0x55c530cb99d0_0 .net "ALUSrc_i", 0 0, v0x55c530cb6470_0;  1 drivers
v0x55c530cb9ad0_0 .var "ALUSrc_o", 0 0;
v0x55c530cb9b70_0 .net "MemRead_i", 0 0, v0x55c530cb65d0_0;  1 drivers
v0x55c530cb9c10_0 .var "MemRead_o", 0 0;
v0x55c530cb9d00_0 .net "MemStall_i", 0 0, L_0x55c530cdfcc0;  alias, 1 drivers
v0x55c530cb9da0_0 .net "MemWrite_i", 0 0, v0x55c530cb6690_0;  1 drivers
v0x55c530cb9e70_0 .var "MemWrite_o", 0 0;
v0x55c530cb9fd0_0 .net "MemtoReg_i", 0 0, v0x55c530cb67a0_0;  1 drivers
v0x55c530cba0a0_0 .var "MemtoReg_o", 0 0;
v0x55c530cba170_0 .net "RDaddr_i", 4 0, L_0x55c530ce1780;  1 drivers
v0x55c530cba210_0 .var "RDaddr_o", 4 0;
v0x55c530cba2b0_0 .net "RS1addr_i", 4 0, L_0x55c530ce15f0;  1 drivers
v0x55c530cba350_0 .var "RS1addr_o", 4 0;
v0x55c530cba3f0_0 .net "RS2addr_i", 4 0, L_0x55c530ce16e0;  1 drivers
v0x55c530cba490_0 .var "RS2addr_o", 4 0;
v0x55c530cba560_0 .net "RegWrite_i", 0 0, v0x55c530cb6a00_0;  1 drivers
v0x55c530cba630_0 .var "RegWrite_o", 0 0;
v0x55c530cba700_0 .net "clk_i", 0 0, v0x55c530ccb2f0_0;  alias, 1 drivers
v0x55c530cba7d0_0 .net/s "data1_i", 31 0, L_0x55c530cdd2d0;  1 drivers
v0x55c530cba870_0 .var/s "data1_o", 31 0;
v0x55c530cba910_0 .net/s "data2_i", 31 0, L_0x55c530cddcd0;  1 drivers
v0x55c530cba9f0_0 .var/s "data2_o", 31 0;
v0x55c530cbaad0_0 .net "funct_i", 9 0, L_0x55c530ce1500;  1 drivers
v0x55c530cbabb0_0 .var "funct_o", 9 0;
v0x55c530cbaca0_0 .net/s "imm_i", 31 0, L_0x55c530cdf3a0;  1 drivers
v0x55c530cbad60_0 .var/s "imm_o", 31 0;
S_0x55c530cbb1c0 .scope module, "IFID" "IFID" 3 189, 12 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "Stall_i"
    .port_info 2 /INPUT 1 "Flush_i"
    .port_info 3 /INPUT 32 "PC_i"
    .port_info 4 /INPUT 32 "instr_i"
    .port_info 5 /INPUT 1 "MemStall_i"
    .port_info 6 /OUTPUT 32 "PC_o"
    .port_info 7 /OUTPUT 32 "instr_o"
v0x55c530cbb4b0_0 .net "Flush_i", 0 0, v0x55c530cbc200_0;  1 drivers
v0x55c530cbb590_0 .net "MemStall_i", 0 0, L_0x55c530cdfcc0;  alias, 1 drivers
v0x55c530cbb6a0_0 .net "PC_i", 31 0, v0x55c530cc18a0_0;  alias, 1 drivers
v0x55c530cbb770_0 .var "PC_o", 31 0;
v0x55c530cbb840_0 .net "Stall_i", 0 0, v0x55c530cb8f20_0;  1 drivers
v0x55c530cbb930_0 .net "clk_i", 0 0, v0x55c530ccb2f0_0;  alias, 1 drivers
v0x55c530cbba20_0 .net "instr_i", 31 0, L_0x55c530c9efb0;  1 drivers
v0x55c530cbbac0_0 .var "instr_o", 31 0;
L_0x55c530ccc2a0 .part v0x55c530cbbac0_0, 0, 7;
L_0x55c530cdde30 .part v0x55c530cbbac0_0, 15, 5;
L_0x55c530cddf60 .part v0x55c530cbbac0_0, 20, 5;
L_0x55c530ce1240 .part v0x55c530cbbac0_0, 15, 5;
L_0x55c530ce12e0 .part v0x55c530cbbac0_0, 20, 5;
L_0x55c530ce1380 .part v0x55c530cbbac0_0, 25, 7;
L_0x55c530ce1460 .part v0x55c530cbbac0_0, 12, 3;
L_0x55c530ce15f0 .part v0x55c530cbbac0_0, 15, 5;
L_0x55c530ce16e0 .part v0x55c530cbbac0_0, 20, 5;
L_0x55c530ce1780 .part v0x55c530cbbac0_0, 7, 5;
S_0x55c530cbbcd0 .scope module, "If_Branch" "If_Branch" 3 269, 13 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "Branch_i"
    .port_info 3 /OUTPUT 1 "data_o"
v0x55c530cbbea0_0 .net "Branch_i", 0 0, v0x55c530cb6530_0;  1 drivers
v0x55c530cbbf90_0 .var "compare", 0 0;
v0x55c530cbc030_0 .net/s "data1_i", 31 0, L_0x55c530cdd2d0;  alias, 1 drivers
v0x55c530cbc130_0 .net/s "data2_i", 31 0, L_0x55c530cddcd0;  alias, 1 drivers
v0x55c530cbc200_0 .var "data_o", 0 0;
E_0x55c530ca1e70 .event edge, v0x55c530cba7d0_0, v0x55c530cba910_0, v0x55c530cbbf90_0, v0x55c530cb6530_0;
S_0x55c530cbc360 .scope module, "Imm_Gen" "Imm_Gen" 3 113, 14 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x55c530cbc590_0 .net *"_s11", 0 0, L_0x55c530cde300;  1 drivers
v0x55c530cbc670_0 .net *"_s14", 11 0, L_0x55c530cde3a0;  1 drivers
L_0x7f69e9bff330 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55c530cbc750_0 .net/2u *"_s15", 6 0, L_0x7f69e9bff330;  1 drivers
v0x55c530cbc810_0 .net *"_s17", 0 0, L_0x55c530cde480;  1 drivers
v0x55c530cbc8d0_0 .net *"_s20", 6 0, L_0x55c530cde5b0;  1 drivers
v0x55c530cbca00_0 .net *"_s22", 4 0, L_0x55c530cde7b0;  1 drivers
v0x55c530cbcae0_0 .net *"_s23", 11 0, L_0x55c530cde850;  1 drivers
v0x55c530cbcbc0_0 .net *"_s26", 0 0, L_0x55c530cde9f0;  1 drivers
v0x55c530cbcca0_0 .net *"_s28", 0 0, L_0x55c530cdea90;  1 drivers
L_0x7f69e9bff2a0 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x55c530cbcd80_0 .net/2u *"_s3", 6 0, L_0x7f69e9bff2a0;  1 drivers
v0x55c530cbce60_0 .net *"_s30", 5 0, L_0x55c530cdeba0;  1 drivers
v0x55c530cbcf40_0 .net *"_s32", 3 0, L_0x55c530cdec40;  1 drivers
v0x55c530cbd020_0 .net *"_s33", 11 0, L_0x55c530cded60;  1 drivers
v0x55c530cbd100_0 .net *"_s35", 11 0, L_0x55c530cdef50;  1 drivers
v0x55c530cbd1e0_0 .net *"_s37", 11 0, L_0x55c530cdf170;  1 drivers
v0x55c530cbd2c0_0 .net *"_s42", 0 0, L_0x55c530cdf530;  1 drivers
v0x55c530cbd3a0_0 .net *"_s43", 19 0, L_0x55c530cdf620;  1 drivers
v0x55c530cbd480_0 .net *"_s5", 0 0, L_0x55c530cde1c0;  1 drivers
v0x55c530cbd540_0 .net *"_s8", 11 0, L_0x55c530cde260;  1 drivers
L_0x7f69e9bff2e8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55c530cbd620_0 .net/2u *"_s9", 6 0, L_0x7f69e9bff2e8;  1 drivers
v0x55c530cbd700_0 .net/s "data_i", 31 0, v0x55c530cbbac0_0;  1 drivers
v0x55c530cbd7c0_0 .net/s "data_o", 31 0, L_0x55c530cdf3a0;  alias, 1 drivers
v0x55c530cbd890_0 .net "imme", 11 0, L_0x55c530cdf300;  1 drivers
v0x55c530cbd950_0 .net "opcode", 6 0, L_0x55c530cde120;  1 drivers
L_0x55c530cdc580 .part L_0x55c530cdf3a0, 0, 31;
L_0x55c530cde120 .part v0x55c530cbbac0_0, 0, 7;
L_0x55c530cde1c0 .cmp/eq 7, L_0x55c530cde120, L_0x7f69e9bff2a0;
L_0x55c530cde260 .part v0x55c530cbbac0_0, 20, 12;
L_0x55c530cde300 .cmp/eq 7, L_0x55c530cde120, L_0x7f69e9bff2e8;
L_0x55c530cde3a0 .part v0x55c530cbbac0_0, 20, 12;
L_0x55c530cde480 .cmp/eq 7, L_0x55c530cde120, L_0x7f69e9bff330;
L_0x55c530cde5b0 .part v0x55c530cbbac0_0, 25, 7;
L_0x55c530cde7b0 .part v0x55c530cbbac0_0, 7, 5;
L_0x55c530cde850 .concat [ 5 7 0 0], L_0x55c530cde7b0, L_0x55c530cde5b0;
L_0x55c530cde9f0 .part v0x55c530cbbac0_0, 31, 1;
L_0x55c530cdea90 .part v0x55c530cbbac0_0, 7, 1;
L_0x55c530cdeba0 .part v0x55c530cbbac0_0, 25, 6;
L_0x55c530cdec40 .part v0x55c530cbbac0_0, 8, 4;
L_0x55c530cded60 .concat [ 4 6 1 1], L_0x55c530cdec40, L_0x55c530cdeba0, L_0x55c530cdea90, L_0x55c530cde9f0;
L_0x55c530cdef50 .functor MUXZ 12, L_0x55c530cded60, L_0x55c530cde850, L_0x55c530cde480, C4<>;
L_0x55c530cdf170 .functor MUXZ 12, L_0x55c530cdef50, L_0x55c530cde3a0, L_0x55c530cde300, C4<>;
L_0x55c530cdf300 .functor MUXZ 12, L_0x55c530cdf170, L_0x55c530cde260, L_0x55c530cde1c0, C4<>;
L_0x55c530cdf530 .part L_0x55c530cdf300, 11, 1;
LS_0x55c530cdf620_0_0 .concat [ 1 1 1 1], L_0x55c530cdf530, L_0x55c530cdf530, L_0x55c530cdf530, L_0x55c530cdf530;
LS_0x55c530cdf620_0_4 .concat [ 1 1 1 1], L_0x55c530cdf530, L_0x55c530cdf530, L_0x55c530cdf530, L_0x55c530cdf530;
LS_0x55c530cdf620_0_8 .concat [ 1 1 1 1], L_0x55c530cdf530, L_0x55c530cdf530, L_0x55c530cdf530, L_0x55c530cdf530;
LS_0x55c530cdf620_0_12 .concat [ 1 1 1 1], L_0x55c530cdf530, L_0x55c530cdf530, L_0x55c530cdf530, L_0x55c530cdf530;
LS_0x55c530cdf620_0_16 .concat [ 1 1 1 1], L_0x55c530cdf530, L_0x55c530cdf530, L_0x55c530cdf530, L_0x55c530cdf530;
LS_0x55c530cdf620_1_0 .concat [ 4 4 4 4], LS_0x55c530cdf620_0_0, LS_0x55c530cdf620_0_4, LS_0x55c530cdf620_0_8, LS_0x55c530cdf620_0_12;
LS_0x55c530cdf620_1_4 .concat [ 4 0 0 0], LS_0x55c530cdf620_0_16;
L_0x55c530cdf620 .concat [ 16 4 0 0], LS_0x55c530cdf620_1_0, LS_0x55c530cdf620_1_4;
L_0x55c530cdf3a0 .concat [ 12 20 0 0], L_0x55c530cdf300, L_0x55c530cdf620;
S_0x55c530cbda90 .scope module, "Instruction_Memory" "Instruction_Memory" 3 60, 15 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x55c530c9efb0 .functor BUFZ 32, L_0x55c530cdc820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c530cbdc50_0 .net *"_s0", 31 0, L_0x55c530cdc820;  1 drivers
v0x55c530cbdd50_0 .net *"_s2", 31 0, L_0x55c530cdc980;  1 drivers
v0x55c530cbde30_0 .net *"_s4", 29 0, L_0x55c530cdc8e0;  1 drivers
L_0x7f69e9bff0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c530cbdf20_0 .net *"_s6", 1 0, L_0x7f69e9bff0a8;  1 drivers
v0x55c530cbe000_0 .net "addr_i", 31 0, v0x55c530cc18a0_0;  alias, 1 drivers
v0x55c530cbe160_0 .net "instr_o", 31 0, L_0x55c530c9efb0;  alias, 1 drivers
v0x55c530cbe220 .array "memory", 255 0, 31 0;
L_0x55c530cdc820 .array/port v0x55c530cbe220, L_0x55c530cdc980;
L_0x55c530cdc8e0 .part v0x55c530cc18a0_0, 2, 30;
L_0x55c530cdc980 .concat [ 30 2 0 0], L_0x55c530cdc8e0, L_0x7f69e9bff0a8;
S_0x55c530cbe320 .scope module, "MEMWB" "MEMWB" 3 254, 16 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 32 "ALUResult_i"
    .port_info 4 /INPUT 32 "ReadData_i"
    .port_info 5 /INPUT 5 "RDaddr_i"
    .port_info 6 /INPUT 1 "MemStall_i"
    .port_info 7 /OUTPUT 1 "RegWrite_o"
    .port_info 8 /OUTPUT 1 "MemtoReg_o"
    .port_info 9 /OUTPUT 32 "ALUResult_o"
    .port_info 10 /OUTPUT 32 "ReadData_o"
    .port_info 11 /OUTPUT 5 "RDaddr_o"
v0x55c530cbe4f0_0 .net/s "ALUResult_i", 31 0, v0x55c530cb7010_0;  1 drivers
v0x55c530cbe5b0_0 .var/s "ALUResult_o", 31 0;
v0x55c530cbe670_0 .net "MemStall_i", 0 0, L_0x55c530cdfcc0;  alias, 1 drivers
v0x55c530cbe740_0 .net "MemtoReg_i", 0 0, v0x55c530cb7770_0;  1 drivers
v0x55c530cbe810_0 .var "MemtoReg_o", 0 0;
v0x55c530cbe900_0 .net "RDaddr_i", 4 0, v0x55c530cb7910_0;  alias, 1 drivers
v0x55c530cbe9f0_0 .var "RDaddr_o", 4 0;
v0x55c530cbeab0_0 .net/s "ReadData_i", 31 0, L_0x55c530cdfdd0;  1 drivers
v0x55c530cbeb70_0 .var/s "ReadData_o", 31 0;
v0x55c530cbec50_0 .net "RegWrite_i", 0 0, v0x55c530cb7ab0_0;  alias, 1 drivers
v0x55c530cbecf0_0 .var "RegWrite_o", 0 0;
v0x55c530cbed90_0 .net "clk_i", 0 0, v0x55c530ccb2f0_0;  alias, 1 drivers
S_0x55c530cbef90 .scope module, "MUX_A" "MUX2" 3 97, 17 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "forward_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x55c530cbf1f0_0 .net/s "data0_i", 31 0, v0x55c530cba870_0;  1 drivers
v0x55c530cbf300_0 .net/s "data1_i", 31 0, v0x55c530cc0a60_0;  1 drivers
v0x55c530cbf3c0_0 .net/s "data2_i", 31 0, v0x55c530cb7010_0;  alias, 1 drivers
v0x55c530cbf4e0_0 .var/s "data_o", 31 0;
v0x55c530cbf5a0_0 .net "forward_i", 1 0, v0x55c530cb83a0_0;  1 drivers
E_0x55c530cbf160 .event edge, v0x55c530cb83a0_0, v0x55c530cba870_0, v0x55c530cbf300_0, v0x55c530cb7010_0;
S_0x55c530cbf740 .scope module, "MUX_ALUSrc" "MUX32" 3 76, 18 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55c530cbf990_0 .net/s "data1_i", 31 0, v0x55c530cc03b0_0;  alias, 1 drivers
v0x55c530cbfaa0_0 .net/s "data2_i", 31 0, v0x55c530cbad60_0;  1 drivers
v0x55c530cbfb70_0 .var "data_o", 31 0;
v0x55c530cbfc70_0 .net "select_i", 0 0, v0x55c530cb9ad0_0;  1 drivers
E_0x55c530cbf910 .event edge, v0x55c530cb9ad0_0, v0x55c530cbad60_0, v0x55c530cb70d0_0;
S_0x55c530cbfd90 .scope module, "MUX_B" "MUX2" 3 105, 17 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "forward_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x55c530cc0100_0 .net/s "data0_i", 31 0, v0x55c530cba9f0_0;  1 drivers
v0x55c530cc0210_0 .net/s "data1_i", 31 0, v0x55c530cc0a60_0;  alias, 1 drivers
v0x55c530cc02e0_0 .net/s "data2_i", 31 0, v0x55c530cb7010_0;  alias, 1 drivers
v0x55c530cc03b0_0 .var/s "data_o", 31 0;
v0x55c530cc04a0_0 .net "forward_i", 1 0, v0x55c530cb8460_0;  1 drivers
E_0x55c530cc0070 .event edge, v0x55c530cb8460_0, v0x55c530cba9f0_0, v0x55c530cbf300_0, v0x55c530cb7010_0;
S_0x55c530cc0630 .scope module, "MUX_Mem2Reg" "MUX32" 3 83, 18 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55c530cc0880_0 .net/s "data1_i", 31 0, v0x55c530cbe5b0_0;  1 drivers
v0x55c530cc0990_0 .net/s "data2_i", 31 0, v0x55c530cbeb70_0;  1 drivers
v0x55c530cc0a60_0 .var "data_o", 31 0;
v0x55c530cc0b80_0 .net "select_i", 0 0, v0x55c530cbe810_0;  1 drivers
E_0x55c530cc0800 .event edge, v0x55c530cbe810_0, v0x55c530cbeb70_0, v0x55c530cbe5b0_0;
S_0x55c530cc0c90 .scope module, "MUX_PCSource" "MUX32" 3 90, 18 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55c530cc0ee0_0 .net/s "data1_i", 31 0, L_0x55c530ccc340;  alias, 1 drivers
v0x55c530cc0ff0_0 .net/s "data2_i", 31 0, L_0x55c530cdc440;  alias, 1 drivers
v0x55c530cc10c0_0 .var "data_o", 31 0;
v0x55c530cc1190_0 .net "select_i", 0 0, v0x55c530cbc200_0;  alias, 1 drivers
E_0x55c530cc0e60 .event edge, v0x55c530cbb4b0_0, v0x55c530cb5e90_0, v0x55c530cb5920_0;
S_0x55c530cc1300 .scope module, "PC" "PC" 3 50, 19 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "stall_i"
    .port_info 4 /INPUT 1 "PCWrite_i"
    .port_info 5 /INPUT 32 "pc_i"
    .port_info 6 /OUTPUT 32 "pc_o"
v0x55c530cc1640_0 .net "PCWrite_i", 0 0, v0x55c530cb8e50_0;  1 drivers
v0x55c530cc1700_0 .net "clk_i", 0 0, v0x55c530ccb2f0_0;  alias, 1 drivers
v0x55c530cc17a0_0 .net "pc_i", 31 0, v0x55c530cc10c0_0;  1 drivers
v0x55c530cc18a0_0 .var "pc_o", 31 0;
v0x55c530cc1940_0 .net "rst_i", 0 0, v0x55c530ccb3b0_0;  alias, 1 drivers
v0x55c530cc19e0_0 .net "stall_i", 0 0, L_0x55c530cdfcc0;  alias, 1 drivers
v0x55c530cc1b10_0 .net "start_i", 0 0, v0x55c530ccb470_0;  alias, 1 drivers
E_0x55c530cc15c0 .event posedge, v0x55c530cc1940_0, v0x55c530cb7b70_0;
S_0x55c530cc1cf0 .scope module, "Registers" "Registers" 3 65, 20 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x55c530cdcc50 .functor AND 1, L_0x55c530cdcbb0, v0x55c530cbecf0_0, C4<1>, C4<1>;
L_0x55c530cdcfe0 .functor AND 1, L_0x55c530cdcc50, L_0x55c530cdcea0, C4<1>, C4<1>;
L_0x55c530cdd610 .functor AND 1, L_0x55c530cdd4e0, v0x55c530cbecf0_0, C4<1>, C4<1>;
L_0x55c530cdd940 .functor AND 1, L_0x55c530cdd610, L_0x55c530cdd800, C4<1>, C4<1>;
v0x55c530cc1f90_0 .net "RDaddr_i", 4 0, v0x55c530cbe9f0_0;  alias, 1 drivers
v0x55c530cc20c0_0 .net "RDdata_i", 31 0, v0x55c530cc0a60_0;  alias, 1 drivers
v0x55c530cc2180_0 .net "RS1addr_i", 4 0, L_0x55c530cdde30;  1 drivers
v0x55c530cc2240_0 .net "RS1data_o", 31 0, L_0x55c530cdd2d0;  alias, 1 drivers
v0x55c530cc2350_0 .net "RS2addr_i", 4 0, L_0x55c530cddf60;  1 drivers
v0x55c530cc2480_0 .net "RS2data_o", 31 0, L_0x55c530cddcd0;  alias, 1 drivers
v0x55c530cc2590_0 .net "RegWrite_i", 0 0, v0x55c530cbecf0_0;  alias, 1 drivers
v0x55c530cc2680_0 .net *"_s0", 0 0, L_0x55c530cdcbb0;  1 drivers
v0x55c530cc2740_0 .net *"_s10", 0 0, L_0x55c530cdcea0;  1 drivers
v0x55c530cc2890_0 .net *"_s12", 0 0, L_0x55c530cdcfe0;  1 drivers
v0x55c530cc2950_0 .net *"_s14", 31 0, L_0x55c530cdd0f0;  1 drivers
v0x55c530cc2a30_0 .net *"_s16", 6 0, L_0x55c530cdd190;  1 drivers
L_0x7f69e9bff180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c530cc2b10_0 .net *"_s19", 1 0, L_0x7f69e9bff180;  1 drivers
v0x55c530cc2bf0_0 .net *"_s2", 0 0, L_0x55c530cdcc50;  1 drivers
v0x55c530cc2cb0_0 .net *"_s22", 0 0, L_0x55c530cdd4e0;  1 drivers
v0x55c530cc2d70_0 .net *"_s24", 0 0, L_0x55c530cdd610;  1 drivers
v0x55c530cc2e30_0 .net *"_s26", 31 0, L_0x55c530cdd710;  1 drivers
L_0x7f69e9bff1c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c530cc3020_0 .net *"_s29", 26 0, L_0x7f69e9bff1c8;  1 drivers
L_0x7f69e9bff210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c530cc3100_0 .net/2u *"_s30", 31 0, L_0x7f69e9bff210;  1 drivers
v0x55c530cc31e0_0 .net *"_s32", 0 0, L_0x55c530cdd800;  1 drivers
v0x55c530cc32a0_0 .net *"_s34", 0 0, L_0x55c530cdd940;  1 drivers
v0x55c530cc3360_0 .net *"_s36", 31 0, L_0x55c530cdda50;  1 drivers
v0x55c530cc3440_0 .net *"_s38", 6 0, L_0x55c530cddb50;  1 drivers
v0x55c530cc3520_0 .net *"_s4", 31 0, L_0x55c530cdcd10;  1 drivers
L_0x7f69e9bff258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c530cc3600_0 .net *"_s41", 1 0, L_0x7f69e9bff258;  1 drivers
L_0x7f69e9bff0f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c530cc36e0_0 .net *"_s7", 26 0, L_0x7f69e9bff0f0;  1 drivers
L_0x7f69e9bff138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c530cc37c0_0 .net/2u *"_s8", 31 0, L_0x7f69e9bff138;  1 drivers
v0x55c530cc38a0_0 .net "clk_i", 0 0, v0x55c530ccb2f0_0;  alias, 1 drivers
v0x55c530cc3940 .array/s "register", 31 0, 31 0;
L_0x55c530cdcbb0 .cmp/eq 5, L_0x55c530cdde30, v0x55c530cbe9f0_0;
L_0x55c530cdcd10 .concat [ 5 27 0 0], L_0x55c530cdde30, L_0x7f69e9bff0f0;
L_0x55c530cdcea0 .cmp/ne 32, L_0x55c530cdcd10, L_0x7f69e9bff138;
L_0x55c530cdd0f0 .array/port v0x55c530cc3940, L_0x55c530cdd190;
L_0x55c530cdd190 .concat [ 5 2 0 0], L_0x55c530cdde30, L_0x7f69e9bff180;
L_0x55c530cdd2d0 .functor MUXZ 32, L_0x55c530cdd0f0, v0x55c530cc0a60_0, L_0x55c530cdcfe0, C4<>;
L_0x55c530cdd4e0 .cmp/eq 5, L_0x55c530cddf60, v0x55c530cbe9f0_0;
L_0x55c530cdd710 .concat [ 5 27 0 0], L_0x55c530cddf60, L_0x7f69e9bff1c8;
L_0x55c530cdd800 .cmp/ne 32, L_0x55c530cdd710, L_0x7f69e9bff210;
L_0x55c530cdda50 .array/port v0x55c530cc3940, L_0x55c530cddb50;
L_0x55c530cddb50 .concat [ 5 2 0 0], L_0x55c530cddf60, L_0x7f69e9bff258;
L_0x55c530cddcd0 .functor MUXZ 32, L_0x55c530cdda50, v0x55c530cc0a60_0, L_0x55c530cdd940, C4<>;
S_0x55c530cc3b00 .scope module, "dcache" "dcache_controller" 3 144, 21 1 0, S_0x55c530c46fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 256 "mem_data_i"
    .port_info 3 /INPUT 1 "mem_ack_i"
    .port_info 4 /OUTPUT 256 "mem_data_o"
    .port_info 5 /OUTPUT 32 "mem_addr_o"
    .port_info 6 /OUTPUT 1 "mem_enable_o"
    .port_info 7 /OUTPUT 1 "mem_write_o"
    .port_info 8 /INPUT 32 "cpu_data_i"
    .port_info 9 /INPUT 32 "cpu_addr_i"
    .port_info 10 /INPUT 1 "cpu_MemRead_i"
    .port_info 11 /INPUT 1 "cpu_MemWrite_i"
    .port_info 12 /OUTPUT 32 "cpu_data_o"
    .port_info 13 /OUTPUT 1 "cpu_stall_o"
P_0x55c530c8f780 .param/l "STATE_IDLE" 0 21 69, C4<000>;
P_0x55c530c8f7c0 .param/l "STATE_MISS" 0 21 73, C4<100>;
P_0x55c530c8f800 .param/l "STATE_READMISS" 0 21 70, C4<001>;
P_0x55c530c8f840 .param/l "STATE_READMISSOK" 0 21 71, C4<010>;
P_0x55c530c8f880 .param/l "STATE_WRITEBACK" 0 21 72, C4<011>;
L_0x55c530cdeb30 .functor OR 1, v0x55c530cb73b0_0, v0x55c530cb75f0_0, C4<0>, C4<0>;
L_0x55c530cdfc00 .functor NOT 1, v0x55c530cc5880_0, C4<0>, C4<0>, C4<0>;
L_0x55c530cdfcc0 .functor AND 1, L_0x55c530cdfc00, L_0x55c530cdeb30, C4<1>, C4<1>;
L_0x55c530cdfdd0 .functor BUFZ 32, v0x55c530cc76c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c530ce01a0 .functor BUFZ 4, L_0x55c530cdfac0, C4<0000>, C4<0000>, C4<0000>;
L_0x55c530ce02b0 .functor BUFZ 1, L_0x55c530cdeb30, C4<0>, C4<0>, C4<0>;
L_0x55c530ce03b0 .functor OR 1, v0x55c530cc7230_0, L_0x55c530ce0f40, C4<0>, C4<0>;
L_0x55c530ce0740 .functor BUFZ 1, v0x55c530cc80f0_0, C4<0>, C4<0>, C4<0>;
L_0x55c530ce0d40 .functor BUFZ 256, v0x55c530cc5560_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x55c530ce0e40 .functor BUFZ 1, v0x55c530cc8270_0, C4<0>, C4<0>, C4<0>;
L_0x55c530ce0f40 .functor AND 1, v0x55c530cc5880_0, v0x55c530cb75f0_0, C4<1>, C4<1>;
L_0x55c530ce1040 .functor BUFZ 1, L_0x55c530ce0f40, C4<0>, C4<0>, C4<0>;
v0x55c530cc6620_0 .net *"_s19", 22 0, L_0x55c530ce0020;  1 drivers
L_0x7f69e9bff378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c530cc6720_0 .net/2u *"_s28", 0 0, L_0x7f69e9bff378;  1 drivers
L_0x7f69e9bff3c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55c530cc6800_0 .net/2u *"_s36", 4 0, L_0x7f69e9bff3c0;  1 drivers
v0x55c530cc68c0_0 .net *"_s38", 30 0, L_0x55c530ce0890;  1 drivers
v0x55c530cc69a0_0 .net *"_s40", 31 0, L_0x55c530ce0930;  1 drivers
L_0x7f69e9bff408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c530cc6a80_0 .net *"_s43", 0 0, L_0x7f69e9bff408;  1 drivers
L_0x7f69e9bff450 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55c530cc6b60_0 .net/2u *"_s44", 4 0, L_0x7f69e9bff450;  1 drivers
v0x55c530cc6c40_0 .net *"_s46", 31 0, L_0x55c530ce0a20;  1 drivers
v0x55c530cc6d20_0 .net *"_s8", 0 0, L_0x55c530cdfc00;  1 drivers
v0x55c530cc6e00_0 .net "cache_dirty", 0 0, L_0x55c530ce1040;  1 drivers
v0x55c530cc6ec0_0 .net "cache_sram_data", 255 0, L_0x55c530ce0650;  1 drivers
v0x55c530cc6f80_0 .net "cache_sram_enable", 0 0, L_0x55c530ce02b0;  1 drivers
v0x55c530cc7020_0 .net "cache_sram_index", 3 0, L_0x55c530ce01a0;  1 drivers
v0x55c530cc70c0_0 .net "cache_sram_tag", 24 0, L_0x55c530ce0470;  1 drivers
v0x55c530cc7160_0 .net "cache_sram_write", 0 0, L_0x55c530ce03b0;  1 drivers
v0x55c530cc7230_0 .var "cache_write", 0 0;
v0x55c530cc72d0_0 .net "clk_i", 0 0, v0x55c530ccb2f0_0;  alias, 1 drivers
v0x55c530cc7480_0 .net "cpu_MemRead_i", 0 0, v0x55c530cb73b0_0;  1 drivers
v0x55c530cc7550_0 .net "cpu_MemWrite_i", 0 0, v0x55c530cb75f0_0;  1 drivers
v0x55c530cc7620_0 .net "cpu_addr_i", 31 0, v0x55c530cb7010_0;  alias, 1 drivers
v0x55c530cc76c0_0 .var "cpu_data", 31 0;
v0x55c530cc7760_0 .net "cpu_data_i", 31 0, v0x55c530cb71c0_0;  1 drivers
v0x55c530cc7830_0 .net "cpu_data_o", 31 0, L_0x55c530cdfdd0;  alias, 1 drivers
v0x55c530cc7900_0 .net "cpu_index", 3 0, L_0x55c530cdfac0;  1 drivers
v0x55c530cc79c0_0 .net "cpu_offset", 4 0, L_0x55c530cdfb60;  1 drivers
v0x55c530cc7aa0_0 .net "cpu_req", 0 0, L_0x55c530cdeb30;  1 drivers
v0x55c530cc7b60_0 .net "cpu_stall_o", 0 0, L_0x55c530cdfcc0;  alias, 1 drivers
v0x55c530cc7c00_0 .net "cpu_tag", 22 0, L_0x55c530cdfa20;  1 drivers
v0x55c530cc7ce0_0 .net "hit", 0 0, v0x55c530cc5880_0;  1 drivers
v0x55c530cc7db0_0 .net "mem_ack_i", 0 0, L_0x55c530ce0ba0;  alias, 1 drivers
v0x55c530cc7e50_0 .net "mem_addr_o", 31 0, L_0x55c530ce0c10;  alias, 1 drivers
v0x55c530cc7f30_0 .net "mem_data_i", 255 0, v0x55c530cca9c0_0;  alias, 1 drivers
v0x55c530cc8010_0 .net "mem_data_o", 255 0, L_0x55c530ce0d40;  alias, 1 drivers
v0x55c530cc80f0_0 .var "mem_enable", 0 0;
v0x55c530cc81b0_0 .net "mem_enable_o", 0 0, L_0x55c530ce0740;  alias, 1 drivers
v0x55c530cc8270_0 .var "mem_write", 0 0;
v0x55c530cc8330_0 .net "mem_write_o", 0 0, L_0x55c530ce0e40;  alias, 1 drivers
v0x55c530cc83f0_0 .net "r_hit_data", 255 0, L_0x55c530ce1120;  1 drivers
v0x55c530cc84d0_0 .net "rst_i", 0 0, v0x55c530ccb3b0_0;  alias, 1 drivers
v0x55c530cc8570_0 .net "sram_cache_data", 255 0, v0x55c530cc5560_0;  1 drivers
v0x55c530cc8630_0 .net "sram_cache_tag", 24 0, v0x55c530cc6230_0;  1 drivers
v0x55c530cc8700_0 .net "sram_dirty", 0 0, L_0x55c530cdff80;  1 drivers
v0x55c530cc87a0_0 .net "sram_tag", 21 0, L_0x55c530ce0100;  1 drivers
v0x55c530cc8880_0 .net "sram_valid", 0 0, L_0x55c530cdfe90;  1 drivers
v0x55c530cc8940_0 .var/i "start", 31 0;
v0x55c530cc8a20_0 .var "state", 2 0;
v0x55c530cc8b00_0 .var "w_hit_data", 255 0;
v0x55c530cc8be0_0 .var "write_back", 0 0;
v0x55c530cc8ca0_0 .net "write_hit", 0 0, L_0x55c530ce0f40;  1 drivers
E_0x55c530cc14d0 .event edge, v0x55c530cb71c0_0, v0x55c530cc83f0_0, v0x55c530cc79c0_0;
E_0x55c530cc4050 .event edge, v0x55c530cc83f0_0, v0x55c530cc79c0_0;
L_0x55c530cdfa20 .part v0x55c530cb7010_0, 9, 23;
L_0x55c530cdfac0 .part v0x55c530cb7010_0, 5, 4;
L_0x55c530cdfb60 .part v0x55c530cb7010_0, 0, 5;
L_0x55c530cdfe90 .part v0x55c530cc6230_0, 24, 1;
L_0x55c530cdff80 .part v0x55c530cc6230_0, 23, 1;
L_0x55c530ce0020 .part v0x55c530cc6230_0, 0, 23;
L_0x55c530ce0100 .part L_0x55c530ce0020, 0, 22;
L_0x55c530ce0470 .concat [ 23 1 1 0], L_0x55c530cdfa20, L_0x55c530ce1040, L_0x7f69e9bff378;
L_0x55c530ce0650 .functor MUXZ 256, v0x55c530cca9c0_0, v0x55c530cc8b00_0, v0x55c530cc5880_0, C4<>;
L_0x55c530ce0890 .concat [ 5 4 22 0], L_0x7f69e9bff3c0, L_0x55c530cdfac0, L_0x55c530ce0100;
L_0x55c530ce0930 .concat [ 31 1 0 0], L_0x55c530ce0890, L_0x7f69e9bff408;
L_0x55c530ce0a20 .concat [ 5 4 23 0], L_0x7f69e9bff450, L_0x55c530cdfac0, L_0x55c530cdfa20;
L_0x55c530ce0c10 .functor MUXZ 32, L_0x55c530ce0a20, L_0x55c530ce0930, v0x55c530cc8be0_0, C4<>;
L_0x55c530ce1120 .functor MUXZ 256, v0x55c530cca9c0_0, v0x55c530cc5560_0, v0x55c530cc5880_0, C4<>;
S_0x55c530cc40b0 .scope module, "dcache_sram" "dcache_sram" 21 214, 22 1 0, S_0x55c530cc3b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 4 "addr_i"
    .port_info 3 /INPUT 25 "tag_i"
    .port_info 4 /INPUT 256 "data_i"
    .port_info 5 /INPUT 1 "enable_i"
    .port_info 6 /INPUT 1 "write_i"
    .port_info 7 /OUTPUT 25 "tag_o"
    .port_info 8 /OUTPUT 256 "data_o"
    .port_info 9 /OUTPUT 1 "hit_o"
v0x55c530cc4730 .array "LRU", 31 0, 0 0;
v0x55c530cc4d00_0 .net "addr_i", 3 0, L_0x55c530ce01a0;  alias, 1 drivers
v0x55c530cc4de0_0 .net "clk_i", 0 0, v0x55c530ccb2f0_0;  alias, 1 drivers
v0x55c530cc4e80 .array "data", 31 0, 255 0;
v0x55c530cc5430_0 .net "data_i", 255 0, L_0x55c530ce0650;  alias, 1 drivers
v0x55c530cc5560_0 .var "data_o", 255 0;
v0x55c530cc5640_0 .net "enable_i", 0 0, L_0x55c530ce02b0;  alias, 1 drivers
v0x55c530cc5700_0 .var "hit0", 0 0;
v0x55c530cc57c0_0 .var "hit1", 0 0;
v0x55c530cc5880_0 .var "hit_o", 0 0;
v0x55c530cc5940_0 .var/i "i", 31 0;
v0x55c530cc5a20_0 .var/i "j", 31 0;
v0x55c530cc5b00_0 .net "rst_i", 0 0, v0x55c530ccb3b0_0;  alias, 1 drivers
v0x55c530cc5ba0 .array "tag", 31 0, 24 0;
v0x55c530cc6150_0 .net "tag_i", 24 0, L_0x55c530ce0470;  alias, 1 drivers
v0x55c530cc6230_0 .var "tag_o", 24 0;
v0x55c530cc6310_0 .net "write_i", 0 0, L_0x55c530ce03b0;  alias, 1 drivers
v0x55c530cc5ba0_0 .array/port v0x55c530cc5ba0, 0;
v0x55c530cc5ba0_1 .array/port v0x55c530cc5ba0, 1;
E_0x55c530cc43a0/0 .event edge, v0x55c530cc6150_0, v0x55c530cc4d00_0, v0x55c530cc5ba0_0, v0x55c530cc5ba0_1;
v0x55c530cc5ba0_2 .array/port v0x55c530cc5ba0, 2;
v0x55c530cc5ba0_3 .array/port v0x55c530cc5ba0, 3;
v0x55c530cc5ba0_4 .array/port v0x55c530cc5ba0, 4;
v0x55c530cc5ba0_5 .array/port v0x55c530cc5ba0, 5;
E_0x55c530cc43a0/1 .event edge, v0x55c530cc5ba0_2, v0x55c530cc5ba0_3, v0x55c530cc5ba0_4, v0x55c530cc5ba0_5;
v0x55c530cc5ba0_6 .array/port v0x55c530cc5ba0, 6;
v0x55c530cc5ba0_7 .array/port v0x55c530cc5ba0, 7;
v0x55c530cc5ba0_8 .array/port v0x55c530cc5ba0, 8;
v0x55c530cc5ba0_9 .array/port v0x55c530cc5ba0, 9;
E_0x55c530cc43a0/2 .event edge, v0x55c530cc5ba0_6, v0x55c530cc5ba0_7, v0x55c530cc5ba0_8, v0x55c530cc5ba0_9;
v0x55c530cc5ba0_10 .array/port v0x55c530cc5ba0, 10;
v0x55c530cc5ba0_11 .array/port v0x55c530cc5ba0, 11;
v0x55c530cc5ba0_12 .array/port v0x55c530cc5ba0, 12;
v0x55c530cc5ba0_13 .array/port v0x55c530cc5ba0, 13;
E_0x55c530cc43a0/3 .event edge, v0x55c530cc5ba0_10, v0x55c530cc5ba0_11, v0x55c530cc5ba0_12, v0x55c530cc5ba0_13;
v0x55c530cc5ba0_14 .array/port v0x55c530cc5ba0, 14;
v0x55c530cc5ba0_15 .array/port v0x55c530cc5ba0, 15;
v0x55c530cc5ba0_16 .array/port v0x55c530cc5ba0, 16;
v0x55c530cc5ba0_17 .array/port v0x55c530cc5ba0, 17;
E_0x55c530cc43a0/4 .event edge, v0x55c530cc5ba0_14, v0x55c530cc5ba0_15, v0x55c530cc5ba0_16, v0x55c530cc5ba0_17;
v0x55c530cc5ba0_18 .array/port v0x55c530cc5ba0, 18;
v0x55c530cc5ba0_19 .array/port v0x55c530cc5ba0, 19;
v0x55c530cc5ba0_20 .array/port v0x55c530cc5ba0, 20;
v0x55c530cc5ba0_21 .array/port v0x55c530cc5ba0, 21;
E_0x55c530cc43a0/5 .event edge, v0x55c530cc5ba0_18, v0x55c530cc5ba0_19, v0x55c530cc5ba0_20, v0x55c530cc5ba0_21;
v0x55c530cc5ba0_22 .array/port v0x55c530cc5ba0, 22;
v0x55c530cc5ba0_23 .array/port v0x55c530cc5ba0, 23;
v0x55c530cc5ba0_24 .array/port v0x55c530cc5ba0, 24;
v0x55c530cc5ba0_25 .array/port v0x55c530cc5ba0, 25;
E_0x55c530cc43a0/6 .event edge, v0x55c530cc5ba0_22, v0x55c530cc5ba0_23, v0x55c530cc5ba0_24, v0x55c530cc5ba0_25;
v0x55c530cc5ba0_26 .array/port v0x55c530cc5ba0, 26;
v0x55c530cc5ba0_27 .array/port v0x55c530cc5ba0, 27;
v0x55c530cc5ba0_28 .array/port v0x55c530cc5ba0, 28;
v0x55c530cc5ba0_29 .array/port v0x55c530cc5ba0, 29;
E_0x55c530cc43a0/7 .event edge, v0x55c530cc5ba0_26, v0x55c530cc5ba0_27, v0x55c530cc5ba0_28, v0x55c530cc5ba0_29;
v0x55c530cc5ba0_30 .array/port v0x55c530cc5ba0, 30;
v0x55c530cc5ba0_31 .array/port v0x55c530cc5ba0, 31;
E_0x55c530cc43a0/8 .event edge, v0x55c530cc5ba0_30, v0x55c530cc5ba0_31, v0x55c530cc5700_0, v0x55c530cc57c0_0;
v0x55c530cc4e80_0 .array/port v0x55c530cc4e80, 0;
v0x55c530cc4e80_1 .array/port v0x55c530cc4e80, 1;
v0x55c530cc4e80_2 .array/port v0x55c530cc4e80, 2;
v0x55c530cc4e80_3 .array/port v0x55c530cc4e80, 3;
E_0x55c530cc43a0/9 .event edge, v0x55c530cc4e80_0, v0x55c530cc4e80_1, v0x55c530cc4e80_2, v0x55c530cc4e80_3;
v0x55c530cc4e80_4 .array/port v0x55c530cc4e80, 4;
v0x55c530cc4e80_5 .array/port v0x55c530cc4e80, 5;
v0x55c530cc4e80_6 .array/port v0x55c530cc4e80, 6;
v0x55c530cc4e80_7 .array/port v0x55c530cc4e80, 7;
E_0x55c530cc43a0/10 .event edge, v0x55c530cc4e80_4, v0x55c530cc4e80_5, v0x55c530cc4e80_6, v0x55c530cc4e80_7;
v0x55c530cc4e80_8 .array/port v0x55c530cc4e80, 8;
v0x55c530cc4e80_9 .array/port v0x55c530cc4e80, 9;
v0x55c530cc4e80_10 .array/port v0x55c530cc4e80, 10;
v0x55c530cc4e80_11 .array/port v0x55c530cc4e80, 11;
E_0x55c530cc43a0/11 .event edge, v0x55c530cc4e80_8, v0x55c530cc4e80_9, v0x55c530cc4e80_10, v0x55c530cc4e80_11;
v0x55c530cc4e80_12 .array/port v0x55c530cc4e80, 12;
v0x55c530cc4e80_13 .array/port v0x55c530cc4e80, 13;
v0x55c530cc4e80_14 .array/port v0x55c530cc4e80, 14;
v0x55c530cc4e80_15 .array/port v0x55c530cc4e80, 15;
E_0x55c530cc43a0/12 .event edge, v0x55c530cc4e80_12, v0x55c530cc4e80_13, v0x55c530cc4e80_14, v0x55c530cc4e80_15;
v0x55c530cc4e80_16 .array/port v0x55c530cc4e80, 16;
v0x55c530cc4e80_17 .array/port v0x55c530cc4e80, 17;
v0x55c530cc4e80_18 .array/port v0x55c530cc4e80, 18;
v0x55c530cc4e80_19 .array/port v0x55c530cc4e80, 19;
E_0x55c530cc43a0/13 .event edge, v0x55c530cc4e80_16, v0x55c530cc4e80_17, v0x55c530cc4e80_18, v0x55c530cc4e80_19;
v0x55c530cc4e80_20 .array/port v0x55c530cc4e80, 20;
v0x55c530cc4e80_21 .array/port v0x55c530cc4e80, 21;
v0x55c530cc4e80_22 .array/port v0x55c530cc4e80, 22;
v0x55c530cc4e80_23 .array/port v0x55c530cc4e80, 23;
E_0x55c530cc43a0/14 .event edge, v0x55c530cc4e80_20, v0x55c530cc4e80_21, v0x55c530cc4e80_22, v0x55c530cc4e80_23;
v0x55c530cc4e80_24 .array/port v0x55c530cc4e80, 24;
v0x55c530cc4e80_25 .array/port v0x55c530cc4e80, 25;
v0x55c530cc4e80_26 .array/port v0x55c530cc4e80, 26;
v0x55c530cc4e80_27 .array/port v0x55c530cc4e80, 27;
E_0x55c530cc43a0/15 .event edge, v0x55c530cc4e80_24, v0x55c530cc4e80_25, v0x55c530cc4e80_26, v0x55c530cc4e80_27;
v0x55c530cc4e80_28 .array/port v0x55c530cc4e80, 28;
v0x55c530cc4e80_29 .array/port v0x55c530cc4e80, 29;
v0x55c530cc4e80_30 .array/port v0x55c530cc4e80, 30;
v0x55c530cc4e80_31 .array/port v0x55c530cc4e80, 31;
E_0x55c530cc43a0/16 .event edge, v0x55c530cc4e80_28, v0x55c530cc4e80_29, v0x55c530cc4e80_30, v0x55c530cc4e80_31;
v0x55c530cc4730_0 .array/port v0x55c530cc4730, 0;
v0x55c530cc4730_1 .array/port v0x55c530cc4730, 1;
v0x55c530cc4730_2 .array/port v0x55c530cc4730, 2;
v0x55c530cc4730_3 .array/port v0x55c530cc4730, 3;
E_0x55c530cc43a0/17 .event edge, v0x55c530cc4730_0, v0x55c530cc4730_1, v0x55c530cc4730_2, v0x55c530cc4730_3;
v0x55c530cc4730_4 .array/port v0x55c530cc4730, 4;
v0x55c530cc4730_5 .array/port v0x55c530cc4730, 5;
v0x55c530cc4730_6 .array/port v0x55c530cc4730, 6;
v0x55c530cc4730_7 .array/port v0x55c530cc4730, 7;
E_0x55c530cc43a0/18 .event edge, v0x55c530cc4730_4, v0x55c530cc4730_5, v0x55c530cc4730_6, v0x55c530cc4730_7;
v0x55c530cc4730_8 .array/port v0x55c530cc4730, 8;
v0x55c530cc4730_9 .array/port v0x55c530cc4730, 9;
v0x55c530cc4730_10 .array/port v0x55c530cc4730, 10;
v0x55c530cc4730_11 .array/port v0x55c530cc4730, 11;
E_0x55c530cc43a0/19 .event edge, v0x55c530cc4730_8, v0x55c530cc4730_9, v0x55c530cc4730_10, v0x55c530cc4730_11;
v0x55c530cc4730_12 .array/port v0x55c530cc4730, 12;
v0x55c530cc4730_13 .array/port v0x55c530cc4730, 13;
v0x55c530cc4730_14 .array/port v0x55c530cc4730, 14;
v0x55c530cc4730_15 .array/port v0x55c530cc4730, 15;
E_0x55c530cc43a0/20 .event edge, v0x55c530cc4730_12, v0x55c530cc4730_13, v0x55c530cc4730_14, v0x55c530cc4730_15;
v0x55c530cc4730_16 .array/port v0x55c530cc4730, 16;
v0x55c530cc4730_17 .array/port v0x55c530cc4730, 17;
v0x55c530cc4730_18 .array/port v0x55c530cc4730, 18;
v0x55c530cc4730_19 .array/port v0x55c530cc4730, 19;
E_0x55c530cc43a0/21 .event edge, v0x55c530cc4730_16, v0x55c530cc4730_17, v0x55c530cc4730_18, v0x55c530cc4730_19;
v0x55c530cc4730_20 .array/port v0x55c530cc4730, 20;
v0x55c530cc4730_21 .array/port v0x55c530cc4730, 21;
v0x55c530cc4730_22 .array/port v0x55c530cc4730, 22;
v0x55c530cc4730_23 .array/port v0x55c530cc4730, 23;
E_0x55c530cc43a0/22 .event edge, v0x55c530cc4730_20, v0x55c530cc4730_21, v0x55c530cc4730_22, v0x55c530cc4730_23;
v0x55c530cc4730_24 .array/port v0x55c530cc4730, 24;
v0x55c530cc4730_25 .array/port v0x55c530cc4730, 25;
v0x55c530cc4730_26 .array/port v0x55c530cc4730, 26;
v0x55c530cc4730_27 .array/port v0x55c530cc4730, 27;
E_0x55c530cc43a0/23 .event edge, v0x55c530cc4730_24, v0x55c530cc4730_25, v0x55c530cc4730_26, v0x55c530cc4730_27;
v0x55c530cc4730_28 .array/port v0x55c530cc4730, 28;
v0x55c530cc4730_29 .array/port v0x55c530cc4730, 29;
v0x55c530cc4730_30 .array/port v0x55c530cc4730, 30;
v0x55c530cc4730_31 .array/port v0x55c530cc4730, 31;
E_0x55c530cc43a0/24 .event edge, v0x55c530cc4730_28, v0x55c530cc4730_29, v0x55c530cc4730_30, v0x55c530cc4730_31;
E_0x55c530cc43a0 .event/or E_0x55c530cc43a0/0, E_0x55c530cc43a0/1, E_0x55c530cc43a0/2, E_0x55c530cc43a0/3, E_0x55c530cc43a0/4, E_0x55c530cc43a0/5, E_0x55c530cc43a0/6, E_0x55c530cc43a0/7, E_0x55c530cc43a0/8, E_0x55c530cc43a0/9, E_0x55c530cc43a0/10, E_0x55c530cc43a0/11, E_0x55c530cc43a0/12, E_0x55c530cc43a0/13, E_0x55c530cc43a0/14, E_0x55c530cc43a0/15, E_0x55c530cc43a0/16, E_0x55c530cc43a0/17, E_0x55c530cc43a0/18, E_0x55c530cc43a0/19, E_0x55c530cc43a0/20, E_0x55c530cc43a0/21, E_0x55c530cc43a0/22, E_0x55c530cc43a0/23, E_0x55c530cc43a0/24;
S_0x55c530cc9ab0 .scope module, "Data_Memory" "Data_Memory" 2 37, 23 1 0, S_0x55c530c86000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "addr_i"
    .port_info 3 /INPUT 256 "data_i"
    .port_info 4 /INPUT 1 "enable_i"
    .port_info 5 /INPUT 1 "write_i"
    .port_info 6 /OUTPUT 1 "ack_o"
    .port_info 7 /OUTPUT 256 "data_o"
P_0x55c530cc9c50 .param/l "STATE_IDLE" 0 23 31, C4<0>;
P_0x55c530cc9c90 .param/l "STATE_WAIT" 0 23 32, C4<1>;
L_0x55c530ce0ba0 .functor AND 1, L_0x55c530ce1820, L_0x55c530ce18c0, C4<1>, C4<1>;
L_0x7f69e9bff498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55c530cc9ee0_0 .net/2u *"_s0", 1 0, L_0x7f69e9bff498;  1 drivers
v0x55c530cc9fc0_0 .net *"_s10", 31 0, L_0x55c530ce1b00;  1 drivers
v0x55c530cca0a0_0 .net *"_s12", 26 0, L_0x55c530ce1a60;  1 drivers
L_0x7f69e9bff528 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55c530cca190_0 .net *"_s14", 4 0, L_0x7f69e9bff528;  1 drivers
v0x55c530cca270_0 .net *"_s2", 0 0, L_0x55c530ce1820;  1 drivers
L_0x7f69e9bff4e0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x55c530cca380_0 .net/2u *"_s4", 3 0, L_0x7f69e9bff4e0;  1 drivers
v0x55c530cca460_0 .net *"_s6", 0 0, L_0x55c530ce18c0;  1 drivers
v0x55c530cca520_0 .net "ack_o", 0 0, L_0x55c530ce0ba0;  alias, 1 drivers
v0x55c530cca610_0 .net "addr", 26 0, L_0x55c530ce1c70;  1 drivers
v0x55c530cca780_0 .net "addr_i", 31 0, L_0x55c530ce0c10;  alias, 1 drivers
v0x55c530cca840_0 .net "clk_i", 0 0, v0x55c530ccb2f0_0;  alias, 1 drivers
v0x55c530cca8e0_0 .var "count", 3 0;
v0x55c530cca9c0_0 .var "data", 255 0;
v0x55c530ccaaa0_0 .net "data_i", 255 0, L_0x55c530ce0d40;  alias, 1 drivers
v0x55c530ccabb0_0 .net "data_o", 255 0, v0x55c530cca9c0_0;  alias, 1 drivers
v0x55c530ccacc0_0 .net "enable_i", 0 0, L_0x55c530ce0740;  alias, 1 drivers
v0x55c530ccadb0 .array "memory", 511 0, 255 0;
v0x55c530ccaf80_0 .net "rst_i", 0 0, v0x55c530ccb3b0_0;  alias, 1 drivers
v0x55c530ccb020_0 .var "state", 1 0;
v0x55c530ccb100_0 .net "write_i", 0 0, L_0x55c530ce0e40;  alias, 1 drivers
L_0x55c530ce1820 .cmp/eq 2, v0x55c530ccb020_0, L_0x7f69e9bff498;
L_0x55c530ce18c0 .cmp/eq 4, v0x55c530cca8e0_0, L_0x7f69e9bff4e0;
L_0x55c530ce1a60 .part L_0x55c530ce0c10, 5, 27;
L_0x55c530ce1b00 .concat [ 27 5 0 0], L_0x55c530ce1a60, L_0x7f69e9bff528;
L_0x55c530ce1c70 .part L_0x55c530ce1b00, 0, 27;
    .scope S_0x55c530cb6000;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c530cb6370_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb67a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb65d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6530_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55c530cb6000;
T_1 ;
    %wait E_0x55c530ca04a0;
    %load/vec4 v0x55c530cb6860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c530cb6370_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb67a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb65d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6530_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55c530cb6920_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c530cb6370_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb67a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb65d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6530_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c530cb6370_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c530cb6a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb67a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb65d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6530_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c530cb6370_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c530cb6470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c530cb6a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb67a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb65d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6530_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c530cb6370_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c530cb6470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c530cb6a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c530cb67a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c530cb65d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6530_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c530cb6370_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c530cb6470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb67a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb65d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c530cb6690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6530_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c530cb6370_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c530cb6470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb67a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb65d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb6690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c530cb6530_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55c530cc1300;
T_2 ;
    %wait E_0x55c530cc15c0;
    %load/vec4 v0x55c530cc1940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c530cc18a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55c530cc19e0_0;
    %inv;
    %load/vec4 v0x55c530cc1640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55c530cc1b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55c530cc17a0_0;
    %assign/vec4 v0x55c530cc18a0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c530cc18a0_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55c530cc1cf0;
T_3 ;
    %wait E_0x55c530ca04e0;
    %load/vec4 v0x55c530cc2590_0;
    %load/vec4 v0x55c530cc1f90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55c530cc20c0_0;
    %load/vec4 v0x55c530cc1f90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc3940, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c530cbf740;
T_4 ;
    %wait E_0x55c530cbf910;
    %load/vec4 v0x55c530cbfc70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55c530cbf990_0;
    %store/vec4 v0x55c530cbfb70_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c530cbfaa0_0;
    %store/vec4 v0x55c530cbfb70_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c530cc0630;
T_5 ;
    %wait E_0x55c530cc0800;
    %load/vec4 v0x55c530cc0b80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x55c530cc0880_0;
    %store/vec4 v0x55c530cc0a60_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c530cc0990_0;
    %store/vec4 v0x55c530cc0a60_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55c530cc0c90;
T_6 ;
    %wait E_0x55c530cc0e60;
    %load/vec4 v0x55c530cc1190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x55c530cc0ee0_0;
    %store/vec4 v0x55c530cc10c0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55c530cc0ff0_0;
    %store/vec4 v0x55c530cc10c0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55c530cbef90;
T_7 ;
    %wait E_0x55c530cbf160;
    %load/vec4 v0x55c530cbf5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x55c530cbf1f0_0;
    %store/vec4 v0x55c530cbf4e0_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x55c530cbf300_0;
    %store/vec4 v0x55c530cbf4e0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55c530cbf3c0_0;
    %store/vec4 v0x55c530cbf4e0_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c530cbfd90;
T_8 ;
    %wait E_0x55c530cc0070;
    %load/vec4 v0x55c530cc04a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x55c530cc0100_0;
    %store/vec4 v0x55c530cc03b0_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x55c530cc0210_0;
    %store/vec4 v0x55c530cc03b0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55c530cc02e0_0;
    %store/vec4 v0x55c530cc03b0_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55c530c645f0;
T_9 ;
    %wait E_0x55c530ba0430;
    %load/vec4 v0x55c530c7b4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x55c530c65330_0;
    %load/vec4 v0x55c530c6c650_0;
    %and;
    %store/vec4 v0x55c530c50470_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x55c530c65330_0;
    %load/vec4 v0x55c530c6c650_0;
    %xor;
    %store/vec4 v0x55c530c50470_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x55c530c65330_0;
    %load/vec4 v0x55c530c6c650_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55c530c50470_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x55c530c65330_0;
    %load/vec4 v0x55c530c6c650_0;
    %add;
    %store/vec4 v0x55c530c50470_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x55c530c65330_0;
    %load/vec4 v0x55c530c6c650_0;
    %sub;
    %store/vec4 v0x55c530c50470_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x55c530c65330_0;
    %load/vec4 v0x55c530c6c650_0;
    %mul;
    %store/vec4 v0x55c530c50470_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x55c530c65330_0;
    %load/vec4 v0x55c530c6c650_0;
    %add;
    %store/vec4 v0x55c530c50470_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x55c530c65330_0;
    %load/vec4 v0x55c530c6c650_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55c530c50470_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55c530cb52d0;
T_10 ;
    %wait E_0x55c530ba08b0;
    %load/vec4 v0x55c530c7f840_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x55c530c81870_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c530c84250_0, 0, 3;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c530c84250_0, 0, 3;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55c530c84250_0, 0, 3;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55c530c84250_0, 0, 3;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55c530c84250_0, 0, 3;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55c530c84250_0, 0, 3;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55c530c7f840_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.9, 4;
    %load/vec4 v0x55c530c81870_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %jmp T_10.14;
T_10.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55c530c84250_0, 0, 3;
    %jmp T_10.14;
T_10.12 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55c530c84250_0, 0, 3;
    %jmp T_10.14;
T_10.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55c530c84250_0, 0, 3;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x55c530c7f840_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.15, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55c530c84250_0, 0, 3;
T_10.15 ;
T_10.10 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55c530cc40b0;
T_11 ;
    %wait E_0x55c530cc15c0;
    %load/vec4 v0x55c530cc5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530cc5940_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x55c530cc5940_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530cc5a20_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x55c530cc5a20_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_11.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x55c530cc5940_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55c530cc5a20_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc5ba0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55c530cc5940_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55c530cc5a20_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc4e80, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55c530cc5940_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55c530cc5a20_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc4730, 0, 4;
    %load/vec4 v0x55c530cc5a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c530cc5a20_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %load/vec4 v0x55c530cc5940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c530cc5940_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
T_11.0 ;
    %load/vec4 v0x55c530cc5640_0;
    %load/vec4 v0x55c530cc6310_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x55c530cc5700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x55c530cc5430_0;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc4e80, 0, 4;
    %load/vec4 v0x55c530cc6150_0;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc5ba0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 23, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc5ba0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc4730, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc4730, 0, 4;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x55c530cc57c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x55c530cc5430_0;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc4e80, 0, 4;
    %load/vec4 v0x55c530cc6150_0;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc5ba0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 23, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc5ba0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc4730, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc4730, 0, 4;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x55c530cc4730, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v0x55c530cc5430_0;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc4e80, 0, 4;
    %load/vec4 v0x55c530cc6150_0;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc5ba0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 23, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc5ba0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc4730, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc4730, 0, 4;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x55c530cc5430_0;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc4e80, 0, 4;
    %load/vec4 v0x55c530cc6150_0;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc5ba0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 23, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc5ba0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc4730, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc4730, 0, 4;
T_11.13 ;
T_11.11 ;
T_11.9 ;
T_11.6 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55c530cc40b0;
T_12 ;
    %wait E_0x55c530cc43a0;
    %load/vec4 v0x55c530cc6150_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x55c530cc5ba0, 4;
    %parti/s 23, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x55c530cc5ba0, 4;
    %parti/s 1, 24, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55c530cc5700_0, 0;
    %load/vec4 v0x55c530cc6150_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55c530cc5ba0, 4;
    %parti/s 23, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55c530cc5ba0, 4;
    %parti/s 1, 24, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55c530cc57c0_0, 0;
    %load/vec4 v0x55c530cc5700_0;
    %load/vec4 v0x55c530cc57c0_0;
    %or;
    %assign/vec4 v0x55c530cc5880_0, 0;
    %load/vec4 v0x55c530cc5700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x55c530cc4e80, 4;
    %assign/vec4 v0x55c530cc5560_0, 0;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x55c530cc5ba0, 4;
    %assign/vec4 v0x55c530cc6230_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc4730, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc4730, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55c530cc57c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55c530cc4e80, 4;
    %assign/vec4 v0x55c530cc5560_0, 0;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55c530cc5ba0, 4;
    %assign/vec4 v0x55c530cc6230_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc4730, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530cc4730, 0, 4;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x55c530cc4730, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x55c530cc4e80, 4;
    %assign/vec4 v0x55c530cc5560_0, 0;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x55c530cc5ba0, 4;
    %assign/vec4 v0x55c530cc6230_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55c530cc4730, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55c530cc4e80, 4;
    %assign/vec4 v0x55c530cc5560_0, 0;
    %load/vec4 v0x55c530cc4d00_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55c530cc5ba0, 4;
    %assign/vec4 v0x55c530cc6230_0, 0;
T_12.6 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55c530cc3b00;
T_13 ;
    %wait E_0x55c530cc4050;
    %load/vec4 v0x55c530cc79c0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %store/vec4 v0x55c530cc8940_0, 0, 32;
    %load/vec4 v0x55c530cc83f0_0;
    %load/vec4 v0x55c530cc8940_0;
    %part/s 32;
    %assign/vec4 v0x55c530cc76c0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55c530cc3b00;
T_14 ;
    %wait E_0x55c530cc14d0;
    %load/vec4 v0x55c530cc7550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55c530cc79c0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %store/vec4 v0x55c530cc8940_0, 0, 32;
    %load/vec4 v0x55c530cc83f0_0;
    %assign/vec4 v0x55c530cc8b00_0, 0;
    %load/vec4 v0x55c530cc7760_0;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55c530cc8940_0;
    %assign/vec4/off/d v0x55c530cc8b00_0, 4, 5;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55c530cc3b00;
T_15 ;
    %wait E_0x55c530cc15c0;
    %load/vec4 v0x55c530cc84d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c530cc8a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c530cc80f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c530cc8270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c530cc7230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c530cc8be0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55c530cc8a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v0x55c530cc7aa0_0;
    %load/vec4 v0x55c530cc7ce0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55c530cc8a20_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c530cc8a20_0, 0;
T_15.9 ;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v0x55c530cc8700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c530cc80f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c530cc8270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c530cc8be0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c530cc8a20_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c530cc80f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c530cc8270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c530cc8be0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55c530cc8a20_0, 0;
T_15.11 ;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v0x55c530cc7db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c530cc80f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c530cc7230_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55c530cc8a20_0, 0;
    %jmp T_15.13;
T_15.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55c530cc8a20_0, 0;
T_15.13 ;
    %jmp T_15.7;
T_15.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c530cc7230_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c530cc8a20_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x55c530cc7db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c530cc80f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c530cc8270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c530cc8be0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55c530cc8a20_0, 0;
    %jmp T_15.15;
T_15.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c530cc8a20_0, 0;
T_15.15 ;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55c530cb89d0;
T_16 ;
    %wait E_0x55c530cb8c00;
    %load/vec4 v0x55c530cb8c90_0;
    %load/vec4 v0x55c530cb8fc0_0;
    %load/vec4 v0x55c530cb91b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c530cb90d0_0;
    %load/vec4 v0x55c530cb91b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c530cb8e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c530cb8f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c530cb8d80_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c530cb8e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c530cb8f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c530cb8d80_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55c530cb7ec0;
T_17 ;
    %wait E_0x55c530ca06f0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c530cb83a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c530cb8460_0, 0, 2;
    %load/vec4 v0x55c530cb8650_0;
    %load/vec4 v0x55c530cb8540_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55c530cb8540_0;
    %load/vec4 v0x55c530cb81c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c530cb83a0_0, 0, 2;
T_17.0 ;
    %load/vec4 v0x55c530cb8650_0;
    %load/vec4 v0x55c530cb8540_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55c530cb8540_0;
    %load/vec4 v0x55c530cb82c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c530cb8460_0, 0, 2;
T_17.2 ;
    %load/vec4 v0x55c530cb87c0_0;
    %load/vec4 v0x55c530cb87c0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55c530cb8650_0;
    %load/vec4 v0x55c530cb8540_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55c530cb8540_0;
    %load/vec4 v0x55c530cb81c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x55c530cb8720_0;
    %load/vec4 v0x55c530cb81c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c530cb83a0_0, 0, 2;
T_17.4 ;
    %load/vec4 v0x55c530cb87c0_0;
    %load/vec4 v0x55c530cb87c0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55c530cb8650_0;
    %load/vec4 v0x55c530cb8540_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55c530cb8540_0;
    %load/vec4 v0x55c530cb82c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x55c530cb8720_0;
    %load/vec4 v0x55c530cb82c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c530cb8460_0, 0, 2;
T_17.6 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55c530cbb1c0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530cbb770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530cbbac0_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x55c530cbb1c0;
T_19 ;
    %wait E_0x55c530ca04e0;
    %load/vec4 v0x55c530cbb590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x55c530cbb840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c530cbb770_0, 0;
    %load/vec4 v0x55c530cbbac0_0;
    %assign/vec4 v0x55c530cbbac0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x55c530cbb6a0_0;
    %assign/vec4 v0x55c530cbb770_0, 0;
    %load/vec4 v0x55c530cbb4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c530cbbac0_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x55c530cbba20_0;
    %assign/vec4 v0x55c530cbbac0_0, 0;
T_19.5 ;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55c530cb9370;
T_20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c530cb9900_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb9ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cba630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cba0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb9c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb9e70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530cba870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530cba9f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530cbad60_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55c530cbabb0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c530cba350_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c530cba490_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c530cba210_0, 0, 5;
    %end;
    .thread T_20;
    .scope S_0x55c530cb9370;
T_21 ;
    %wait E_0x55c530ca04e0;
    %load/vec4 v0x55c530cb9d00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x55c530cb97f0_0;
    %assign/vec4 v0x55c530cb9900_0, 0;
    %load/vec4 v0x55c530cb99d0_0;
    %assign/vec4 v0x55c530cb9ad0_0, 0;
    %load/vec4 v0x55c530cba560_0;
    %assign/vec4 v0x55c530cba630_0, 0;
    %load/vec4 v0x55c530cb9fd0_0;
    %assign/vec4 v0x55c530cba0a0_0, 0;
    %load/vec4 v0x55c530cb9b70_0;
    %assign/vec4 v0x55c530cb9c10_0, 0;
    %load/vec4 v0x55c530cb9da0_0;
    %assign/vec4 v0x55c530cb9e70_0, 0;
    %load/vec4 v0x55c530cba7d0_0;
    %assign/vec4 v0x55c530cba870_0, 0;
    %load/vec4 v0x55c530cba910_0;
    %assign/vec4 v0x55c530cba9f0_0, 0;
    %load/vec4 v0x55c530cbaca0_0;
    %assign/vec4 v0x55c530cbad60_0, 0;
    %load/vec4 v0x55c530cbaad0_0;
    %assign/vec4 v0x55c530cbabb0_0, 0;
    %load/vec4 v0x55c530cba2b0_0;
    %assign/vec4 v0x55c530cba350_0, 0;
    %load/vec4 v0x55c530cba3f0_0;
    %assign/vec4 v0x55c530cba490_0, 0;
    %load/vec4 v0x55c530cba170_0;
    %assign/vec4 v0x55c530cba210_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55c530cb6be0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb7ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb7770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb73b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb75f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530cb7010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530cb71c0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c530cb7910_0, 0, 5;
    %end;
    .thread T_22;
    .scope S_0x55c530cb6be0;
T_23 ;
    %wait E_0x55c530ca04e0;
    %load/vec4 v0x55c530cb7470_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x55c530cb79f0_0;
    %assign/vec4 v0x55c530cb7ab0_0, 0;
    %load/vec4 v0x55c530cb76b0_0;
    %assign/vec4 v0x55c530cb7770_0, 0;
    %load/vec4 v0x55c530cb72a0_0;
    %assign/vec4 v0x55c530cb73b0_0, 0;
    %load/vec4 v0x55c530cb7530_0;
    %assign/vec4 v0x55c530cb75f0_0, 0;
    %load/vec4 v0x55c530cb6f30_0;
    %assign/vec4 v0x55c530cb7010_0, 0;
    %load/vec4 v0x55c530cb70d0_0;
    %assign/vec4 v0x55c530cb71c0_0, 0;
    %load/vec4 v0x55c530cb7830_0;
    %assign/vec4 v0x55c530cb7910_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55c530cbe320;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cbecf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cbe810_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530cbe5b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530cbeb70_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c530cbe9f0_0, 0, 5;
    %end;
    .thread T_24;
    .scope S_0x55c530cbe320;
T_25 ;
    %wait E_0x55c530ca04e0;
    %load/vec4 v0x55c530cbe670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x55c530cbec50_0;
    %assign/vec4 v0x55c530cbecf0_0, 0;
    %load/vec4 v0x55c530cbe740_0;
    %assign/vec4 v0x55c530cbe810_0, 0;
    %load/vec4 v0x55c530cbe4f0_0;
    %assign/vec4 v0x55c530cbe5b0_0, 0;
    %load/vec4 v0x55c530cbeab0_0;
    %assign/vec4 v0x55c530cbeb70_0, 0;
    %load/vec4 v0x55c530cbe900_0;
    %assign/vec4 v0x55c530cbe9f0_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55c530cbbcd0;
T_26 ;
    %wait E_0x55c530ca1e70;
    %load/vec4 v0x55c530cbc030_0;
    %load/vec4 v0x55c530cbc130_0;
    %cmp/e;
    %jmp/0xz  T_26.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c530cbbf90_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c530cbbf90_0, 0;
T_26.1 ;
    %load/vec4 v0x55c530cbbf90_0;
    %load/vec4 v0x55c530cbbea0_0;
    %and;
    %assign/vec4 v0x55c530cbc200_0, 0;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55c530cc9ab0;
T_27 ;
    %wait E_0x55c530cc15c0;
    %load/vec4 v0x55c530ccaf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55c530ccb020_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c530cca8e0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55c530ccb020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %jmp T_27.4;
T_27.2 ;
    %load/vec4 v0x55c530ccacc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55c530ccb020_0, 0;
    %load/vec4 v0x55c530cca8e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c530cca8e0_0, 0;
T_27.5 ;
    %jmp T_27.4;
T_27.3 ;
    %load/vec4 v0x55c530cca8e0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_27.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55c530ccb020_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c530cca8e0_0, 0;
    %jmp T_27.8;
T_27.7 ;
    %load/vec4 v0x55c530cca8e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c530cca8e0_0, 0;
T_27.8 ;
    %jmp T_27.4;
T_27.4 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55c530cc9ab0;
T_28 ;
    %wait E_0x55c530ca04e0;
    %load/vec4 v0x55c530cca520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x55c530ccb100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x55c530ccaaa0_0;
    %ix/getv 3, v0x55c530cca610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c530ccadb0, 0, 4;
    %load/vec4 v0x55c530ccaaa0_0;
    %assign/vec4 v0x55c530cca9c0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %ix/getv 4, v0x55c530cca610_0;
    %load/vec4a v0x55c530ccadb0, 4;
    %store/vec4 v0x55c530cca9c0_0, 0, 256;
T_28.3 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55c530c86000;
T_29 ;
    %delay 25, 0;
    %load/vec4 v0x55c530ccb2f0_0;
    %inv;
    %store/vec4 v0x55c530ccb2f0_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55c530c86000;
T_30 ;
    %vpi_call 2 50 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530ccb5b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530ccb2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c530ccb3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530ccb470_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530ccb3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c530ccb470_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530ccbaf0_0, 0, 32;
T_30.0 ;
    %load/vec4 v0x55c530ccbaf0_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_30.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55c530ccbaf0_0;
    %store/vec4a v0x55c530cbe220, 4, 0;
    %load/vec4 v0x55c530ccbaf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c530ccbaf0_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530ccbcb0_0, 0, 32;
T_30.2 ;
    %load/vec4 v0x55c530ccbcb0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530ccbaf0_0, 0, 32;
T_30.4 ;
    %load/vec4 v0x55c530ccbaf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_30.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x55c530ccbaf0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55c530ccbcb0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55c530cc5ba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55c530ccbaf0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55c530ccbcb0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55c530cc4e80, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55c530ccbaf0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55c530ccbcb0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55c530cc4730, 4, 0;
    %load/vec4 v0x55c530ccbaf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c530ccbaf0_0, 0, 32;
    %jmp T_30.4;
T_30.5 ;
    %load/vec4 v0x55c530ccbcb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c530ccbcb0_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530ccbaf0_0, 0, 32;
T_30.6 ;
    %load/vec4 v0x55c530ccbaf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_30.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55c530ccbaf0_0;
    %store/vec4a v0x55c530cc3940, 4, 0;
    %load/vec4 v0x55c530ccbaf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c530ccbaf0_0, 0, 32;
    %jmp T_30.6;
T_30.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530cbb770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530cbbac0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c530cb9900_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb9ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cba630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cba0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb9c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb9e70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530cba870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530cba9f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530cbad60_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55c530cbabb0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c530cba350_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c530cba490_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c530cba210_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb7ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb7770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb73b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cb75f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530cb7010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530cb71c0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c530cb7910_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cbecf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530cbe810_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530cbe5b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530cbeb70_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c530cbe9f0_0, 0, 5;
    %vpi_call 2 118 "$readmemb", "testdata_public/instruction_3.txt", v0x55c530cbe220 {0 0 0};
    %vpi_func 2 122 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x55c530ccbef0_0, 0, 32;
    %vpi_func 2 124 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x55c530ccbfd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530ccbaf0_0, 0, 32;
T_30.8 ;
    %load/vec4 v0x55c530ccbaf0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_30.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x55c530ccbaf0_0;
    %store/vec4a v0x55c530ccadb0, 4, 0;
    %load/vec4 v0x55c530ccbaf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c530ccbaf0_0, 0, 32;
    %jmp T_30.8;
T_30.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c530ccadb0, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c530ccadb0, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c530ccadb0, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c530ccadb0, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c530ccadb0, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c530ccadb0, 4, 0;
    %end;
    .thread T_30;
    .scope S_0x55c530c86000;
T_31 ;
    %wait E_0x55c530ca04e0;
    %load/vec4 v0x55c530ccb5b0_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %vpi_call 2 143 "$fdisplay", v0x55c530ccbef0_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530ccbcb0_0, 0, 32;
T_31.2 ;
    %load/vec4 v0x55c530ccbcb0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c530ccbaf0_0, 0, 32;
T_31.4 ;
    %load/vec4 v0x55c530ccbaf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_31.5, 5;
    %load/vec4 v0x55c530ccbaf0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55c530ccbcb0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55c530cc5ba0, 4;
    %store/vec4 v0x55c530ccc1c0_0, 0, 25;
    %load/vec4 v0x55c530ccbaf0_0;
    %pad/s 4;
    %store/vec4 v0x55c530ccbbd0_0, 0, 4;
    %load/vec4 v0x55c530ccc1c0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x55c530ccbbd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c530ccb510_0, 0, 27;
    %load/vec4 v0x55c530ccc1c0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x55c530ccbaf0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55c530ccbcb0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55c530cc4e80, 4;
    %ix/getv 4, v0x55c530ccb510_0;
    %store/vec4a v0x55c530ccadb0, 4, 0;
T_31.6 ;
    %load/vec4 v0x55c530ccbaf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c530ccbaf0_0, 0, 32;
    %jmp T_31.4;
T_31.5 ;
    %load/vec4 v0x55c530ccbcb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c530ccbcb0_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
T_31.0 ;
    %pushi/vec4 200, 0, 32;
    %load/vec4 v0x55c530ccb5b0_0;
    %cmp/s;
    %jmp/0xz  T_31.8, 5;
    %vpi_call 2 155 "$finish" {0 0 0};
T_31.8 ;
    %vpi_call 2 159 "$fdisplay", v0x55c530ccbef0_0, "cycle = %0d, Start = %b\012PC = %d", v0x55c530ccb5b0_0, v0x55c530ccb470_0, v0x55c530cc18a0_0 {0 0 0};
    %vpi_call 2 163 "$fdisplay", v0x55c530ccbef0_0, "Registers" {0 0 0};
    %vpi_call 2 164 "$fdisplay", v0x55c530ccbef0_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0x55c530cc3940, 0>, &A<v0x55c530cc3940, 8>, &A<v0x55c530cc3940, 16>, &A<v0x55c530cc3940, 24> {0 0 0};
    %vpi_call 2 165 "$fdisplay", v0x55c530ccbef0_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0x55c530cc3940, 1>, &A<v0x55c530cc3940, 9>, &A<v0x55c530cc3940, 17>, &A<v0x55c530cc3940, 25> {0 0 0};
    %vpi_call 2 166 "$fdisplay", v0x55c530ccbef0_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0x55c530cc3940, 2>, &A<v0x55c530cc3940, 10>, &A<v0x55c530cc3940, 18>, &A<v0x55c530cc3940, 26> {0 0 0};
    %vpi_call 2 167 "$fdisplay", v0x55c530ccbef0_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0x55c530cc3940, 3>, &A<v0x55c530cc3940, 11>, &A<v0x55c530cc3940, 19>, &A<v0x55c530cc3940, 27> {0 0 0};
    %vpi_call 2 168 "$fdisplay", v0x55c530ccbef0_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0x55c530cc3940, 4>, &A<v0x55c530cc3940, 12>, &A<v0x55c530cc3940, 20>, &A<v0x55c530cc3940, 28> {0 0 0};
    %vpi_call 2 169 "$fdisplay", v0x55c530ccbef0_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0x55c530cc3940, 5>, &A<v0x55c530cc3940, 13>, &A<v0x55c530cc3940, 21>, &A<v0x55c530cc3940, 29> {0 0 0};
    %vpi_call 2 170 "$fdisplay", v0x55c530ccbef0_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0x55c530cc3940, 6>, &A<v0x55c530cc3940, 14>, &A<v0x55c530cc3940, 22>, &A<v0x55c530cc3940, 30> {0 0 0};
    %vpi_call 2 171 "$fdisplay", v0x55c530ccbef0_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0x55c530cc3940, 7>, &A<v0x55c530cc3940, 15>, &A<v0x55c530cc3940, 23>, &A<v0x55c530cc3940, 31> {0 0 0};
    %vpi_call 2 175 "$fdisplay", v0x55c530ccbef0_0, "Data Memory: 0x0000 = %h", &A<v0x55c530ccadb0, 0> {0 0 0};
    %vpi_call 2 176 "$fdisplay", v0x55c530ccbef0_0, "Data Memory: 0x0020 = %h", &A<v0x55c530ccadb0, 1> {0 0 0};
    %vpi_call 2 177 "$fdisplay", v0x55c530ccbef0_0, "Data Memory: 0x0040 = %h", &A<v0x55c530ccadb0, 2> {0 0 0};
    %vpi_call 2 178 "$fdisplay", v0x55c530ccbef0_0, "Data Memory: 0x0200 = %h", &A<v0x55c530ccadb0, 16> {0 0 0};
    %vpi_call 2 179 "$fdisplay", v0x55c530ccbef0_0, "Data Memory: 0x0220 = %h", &A<v0x55c530ccadb0, 17> {0 0 0};
    %vpi_call 2 180 "$fdisplay", v0x55c530ccbef0_0, "Data Memory: 0x0240 = %h", &A<v0x55c530ccadb0, 18> {0 0 0};
    %vpi_call 2 181 "$fdisplay", v0x55c530ccbef0_0, "Data Memory: 0x0400 = %h", &A<v0x55c530ccadb0, 32> {0 0 0};
    %vpi_call 2 182 "$fdisplay", v0x55c530ccbef0_0, "Data Memory: 0x0420 = %h", &A<v0x55c530ccadb0, 33> {0 0 0};
    %vpi_call 2 183 "$fdisplay", v0x55c530ccbef0_0, "Data Memory: 0x0440 = %h", &A<v0x55c530ccadb0, 34> {0 0 0};
    %vpi_call 2 185 "$fdisplay", v0x55c530ccbef0_0, "\012" {0 0 0};
    %load/vec4 v0x55c530cc7b60_0;
    %load/vec4 v0x55c530cc8a20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.10, 8;
    %load/vec4 v0x55c530cc8700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.12, 8;
    %load/vec4 v0x55c530cc7550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.14, 8;
    %vpi_call 2 192 "$fdisplay", v0x55c530ccbfd0_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x55c530ccb5b0_0, v0x55c530cc7620_0, v0x55c530cc7760_0 {0 0 0};
    %jmp T_31.15;
T_31.14 ;
    %load/vec4 v0x55c530cc7480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.16, 8;
    %vpi_call 2 194 "$fdisplay", v0x55c530ccbfd0_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x55c530ccb5b0_0, v0x55c530cc7620_0, v0x55c530cc7830_0 {0 0 0};
T_31.16 ;
T_31.15 ;
    %jmp T_31.13;
T_31.12 ;
    %load/vec4 v0x55c530cc7550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.18, 8;
    %vpi_call 2 198 "$fdisplay", v0x55c530ccbfd0_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x55c530ccb5b0_0, v0x55c530cc7620_0, v0x55c530cc7760_0 {0 0 0};
    %jmp T_31.19;
T_31.18 ;
    %load/vec4 v0x55c530cc7480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.20, 8;
    %vpi_call 2 200 "$fdisplay", v0x55c530ccbfd0_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x55c530ccb5b0_0, v0x55c530cc7620_0, v0x55c530cc7830_0 {0 0 0};
T_31.20 ;
T_31.19 ;
T_31.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c530ccba30_0, 0, 1;
    %jmp T_31.11;
T_31.10 ;
    %load/vec4 v0x55c530cc7b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.22, 8;
    %load/vec4 v0x55c530ccba30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.24, 8;
    %load/vec4 v0x55c530cc7550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.26, 8;
    %vpi_call 2 207 "$fdisplay", v0x55c530ccbfd0_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x55c530ccb5b0_0, v0x55c530cc7620_0, v0x55c530cc7760_0 {0 0 0};
    %jmp T_31.27;
T_31.26 ;
    %load/vec4 v0x55c530cc7480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.28, 8;
    %vpi_call 2 209 "$fdisplay", v0x55c530ccbfd0_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x55c530ccb5b0_0, v0x55c530cc7620_0, v0x55c530cc7830_0 {0 0 0};
T_31.28 ;
T_31.27 ;
T_31.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c530ccba30_0, 0, 1;
T_31.22 ;
T_31.11 ;
    %load/vec4 v0x55c530ccb5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c530ccb5b0_0, 0, 32;
    %jmp T_31;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "EXMEM.v";
    "Forward_Unit.v";
    "Hazard_Detection.v";
    "IDEX.v";
    "IFID.v";
    "If_Branch.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX2.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
    "dcache_controller.v";
    "dcache_sram.v";
    "Data_Memory.v";
