Warning (10268): Verilog HDL information at Condition_Check.v(12): always construct contains both blocking and non-blocking assignments File: C:/Users/alper/Desktop/EE/EE5-2/EE446/Prelim/Exp4/Exp4/Condition_Check.v Line: 12
