Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 15:43:28 2019
| Host         : DESKTOP-MNS355G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2327 register/latch pins with no clock driven by root clock pin: MCLK (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: MPU6050_1/ACC_FILTER_GEN[0].filter_acc/q_reg_reg[0]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: MPU6050_1/ACC_FILTER_GEN[0].filter_acc/q_reg_reg[1]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: MPU6050_1/ACC_FILTER_GEN[0].filter_acc/q_reg_reg[2]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: MPU6050_1/ACC_FILTER_GEN[0].filter_acc/state_reg_reg/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: MPU6050_1/ACC_FILTER_GEN[1].filter_acc/q_reg_reg[0]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: MPU6050_1/ACC_FILTER_GEN[1].filter_acc/q_reg_reg[1]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: MPU6050_1/ACC_FILTER_GEN[1].filter_acc/q_reg_reg[2]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: MPU6050_1/ACC_FILTER_GEN[1].filter_acc/state_reg_reg/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: MPU6050_1/ACC_FILTER_GEN[2].filter_acc/q_reg_reg[0]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: MPU6050_1/ACC_FILTER_GEN[2].filter_acc/q_reg_reg[1]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: MPU6050_1/ACC_FILTER_GEN[2].filter_acc/q_reg_reg[2]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: MPU6050_1/ACC_FILTER_GEN[2].filter_acc/state_reg_reg/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: MPU6050_1/GYR_FILTER_GEN[0].filter_gyr/q_reg_reg[0]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: MPU6050_1/GYR_FILTER_GEN[0].filter_gyr/q_reg_reg[1]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: MPU6050_1/GYR_FILTER_GEN[0].filter_gyr/q_reg_reg[2]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: MPU6050_1/GYR_FILTER_GEN[0].filter_gyr/state_reg_reg/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: MPU6050_1/GYR_FILTER_GEN[1].filter_gyr/q_reg_reg[0]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: MPU6050_1/GYR_FILTER_GEN[1].filter_gyr/q_reg_reg[1]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: MPU6050_1/GYR_FILTER_GEN[1].filter_gyr/q_reg_reg[2]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: MPU6050_1/GYR_FILTER_GEN[1].filter_gyr/state_reg_reg/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: MPU6050_1/GYR_FILTER_GEN[2].filter_gyr/q_reg_reg[0]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: MPU6050_1/GYR_FILTER_GEN[2].filter_gyr/q_reg_reg[1]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: MPU6050_1/GYR_FILTER_GEN[2].filter_gyr/q_reg_reg[2]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: MPU6050_1/GYR_FILTER_GEN[2].filter_gyr/state_reg_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: MPU6050_1/I_MPU6050_0/COMPLETED_reg/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: MPU6050_2/ACC_FILTER_GEN[0].filter_acc/q_reg_reg[0]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: MPU6050_2/ACC_FILTER_GEN[0].filter_acc/q_reg_reg[1]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: MPU6050_2/ACC_FILTER_GEN[0].filter_acc/q_reg_reg[2]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: MPU6050_2/ACC_FILTER_GEN[0].filter_acc/state_reg_reg/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: MPU6050_2/ACC_FILTER_GEN[2].filter_acc/q_reg_reg[0]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: MPU6050_2/ACC_FILTER_GEN[2].filter_acc/q_reg_reg[1]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: MPU6050_2/ACC_FILTER_GEN[2].filter_acc/q_reg_reg[2]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: MPU6050_2/ACC_FILTER_GEN[2].filter_acc/state_reg_reg/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: MPU6050_2/GYR_FILTER_GEN[0].filter_gyr/q_reg_reg[0]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: MPU6050_2/GYR_FILTER_GEN[0].filter_gyr/q_reg_reg[1]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: MPU6050_2/GYR_FILTER_GEN[0].filter_gyr/q_reg_reg[2]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: MPU6050_2/GYR_FILTER_GEN[0].filter_gyr/state_reg_reg/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: MPU6050_2/GYR_FILTER_GEN[2].filter_gyr/q_reg_reg[0]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: MPU6050_2/GYR_FILTER_GEN[2].filter_gyr/q_reg_reg[1]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: MPU6050_2/GYR_FILTER_GEN[2].filter_gyr/q_reg_reg[2]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: MPU6050_2/GYR_FILTER_GEN[2].filter_gyr/state_reg_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MPU6050_2/I_MPU6050_0/COMPLETED_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6679 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.477        0.000                      0                 4495        0.040        0.000                      0                 4495        4.020        0.000                       0                  1785  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.477        0.000                      0                 4495        0.040        0.000                      0                 4495        4.020        0.000                       0                  1785  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[24].TCSR0_FF_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 1.574ns (25.482%)  route 4.603ns (74.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=22, routed)          4.082     8.563    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[7]
    SLICE_X46Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.687 r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[24].TCSR0_FF_I_i_1/O
                         net (fo=1, routed)           0.521     9.208    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[24].TCSR0_FF_I_1
    SLICE_X46Y90         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[24].TCSR0_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        1.476    12.655    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[24].TCSR0_FF_I/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X46Y90         FDRE (Setup_fdre_C_D)       -0.045    12.685    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[24].TCSR0_FF_I
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.550ns (26.933%)  route 4.205ns (73.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.457 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=18, routed)          3.261     7.717    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/s03_axi_wstrb[1]
    SLICE_X54Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.841 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg2[15]_i_1__2/O
                         net (fo=8, routed)           0.944     8.786    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg2[15]_i_1__2_n_0
    SLICE_X53Y84         FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        1.460    12.639    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/s03_axi_aclk
    SLICE_X53Y84         FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg2_reg[11]/C
                         clock pessimism              0.129    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X53Y84         FDRE (Setup_fdre_C_CE)      -0.205    12.409    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.025ns  (logic 1.574ns (26.123%)  route 4.451ns (73.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=22, routed)          4.072     8.553    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[7]
    SLICE_X46Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.677 r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[24].TCSR1_FF_I_i_1/O
                         net (fo=1, routed)           0.379     9.056    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I_2
    SLICE_X46Y90         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        1.476    12.655    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X46Y90         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X46Y90         FDRE (Setup_fdre_C_D)       -0.028    12.702    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.706ns (29.059%)  route 4.165ns (70.941%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.791     6.156    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X42Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.280 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.357     6.637    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/s03_axi_wvalid
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.761 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3[31]_i_2__2/O
                         net (fo=12, routed)          1.401     8.162    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg_wren__2
    SLICE_X51Y101        LUT4 (Prop_lut4_I0_O)        0.124     8.286 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3[23]_i_1__2/O
                         net (fo=8, routed)           0.615     8.902    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/p_1_in[23]
    SLICE_X51Y101        FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        1.641    12.820    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/s03_axi_aclk
    SLICE_X51Y101        FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[16]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X51Y101        FDRE (Setup_fdre_C_CE)      -0.205    12.590    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[16]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.706ns (29.059%)  route 4.165ns (70.941%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.791     6.156    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X42Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.280 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.357     6.637    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/s03_axi_wvalid
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.761 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3[31]_i_2__2/O
                         net (fo=12, routed)          1.401     8.162    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg_wren__2
    SLICE_X51Y101        LUT4 (Prop_lut4_I0_O)        0.124     8.286 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3[23]_i_1__2/O
                         net (fo=8, routed)           0.615     8.902    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/p_1_in[23]
    SLICE_X51Y101        FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        1.641    12.820    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/s03_axi_aclk
    SLICE_X51Y101        FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[17]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X51Y101        FDRE (Setup_fdre_C_CE)      -0.205    12.590    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[17]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.706ns (29.059%)  route 4.165ns (70.941%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.791     6.156    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X42Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.280 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.357     6.637    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/s03_axi_wvalid
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.761 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3[31]_i_2__2/O
                         net (fo=12, routed)          1.401     8.162    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg_wren__2
    SLICE_X51Y101        LUT4 (Prop_lut4_I0_O)        0.124     8.286 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3[23]_i_1__2/O
                         net (fo=8, routed)           0.615     8.902    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/p_1_in[23]
    SLICE_X51Y101        FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        1.641    12.820    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/s03_axi_aclk
    SLICE_X51Y101        FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[18]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X51Y101        FDRE (Setup_fdre_C_CE)      -0.205    12.590    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[18]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.706ns (29.059%)  route 4.165ns (70.941%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.791     6.156    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X42Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.280 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.357     6.637    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/s03_axi_wvalid
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.761 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3[31]_i_2__2/O
                         net (fo=12, routed)          1.401     8.162    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg_wren__2
    SLICE_X51Y101        LUT4 (Prop_lut4_I0_O)        0.124     8.286 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3[23]_i_1__2/O
                         net (fo=8, routed)           0.615     8.902    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/p_1_in[23]
    SLICE_X51Y101        FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        1.641    12.820    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/s03_axi_aclk
    SLICE_X51Y101        FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[19]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X51Y101        FDRE (Setup_fdre_C_CE)      -0.205    12.590    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[19]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.706ns (29.059%)  route 4.165ns (70.941%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.791     6.156    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X42Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.280 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.357     6.637    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/s03_axi_wvalid
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.761 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3[31]_i_2__2/O
                         net (fo=12, routed)          1.401     8.162    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg_wren__2
    SLICE_X51Y101        LUT4 (Prop_lut4_I0_O)        0.124     8.286 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3[23]_i_1__2/O
                         net (fo=8, routed)           0.615     8.902    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/p_1_in[23]
    SLICE_X51Y101        FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        1.641    12.820    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/s03_axi_aclk
    SLICE_X51Y101        FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[20]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X51Y101        FDRE (Setup_fdre_C_CE)      -0.205    12.590    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[20]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.706ns (29.059%)  route 4.165ns (70.941%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.791     6.156    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X42Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.280 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.357     6.637    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/s03_axi_wvalid
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.761 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3[31]_i_2__2/O
                         net (fo=12, routed)          1.401     8.162    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg_wren__2
    SLICE_X51Y101        LUT4 (Prop_lut4_I0_O)        0.124     8.286 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3[23]_i_1__2/O
                         net (fo=8, routed)           0.615     8.902    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/p_1_in[23]
    SLICE_X51Y101        FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        1.641    12.820    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/s03_axi_aclk
    SLICE_X51Y101        FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[21]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X51Y101        FDRE (Setup_fdre_C_CE)      -0.205    12.590    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[21]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.706ns (29.059%)  route 4.165ns (70.941%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.791     6.156    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X42Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.280 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.357     6.637    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/s03_axi_wvalid
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.761 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3[31]_i_2__2/O
                         net (fo=12, routed)          1.401     8.162    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg_wren__2
    SLICE_X51Y101        LUT4 (Prop_lut4_I0_O)        0.124     8.286 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3[23]_i_1__2/O
                         net (fo=8, routed)           0.615     8.902    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/p_1_in[23]
    SLICE_X51Y101        FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        1.641    12.820    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/s03_axi_aclk
    SLICE_X51Y101        FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[22]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X51Y101        FDRE (Setup_fdre_C_CE)      -0.205    12.590    system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg3_reg[22]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  3.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.246ns (61.983%)  route 0.151ns (38.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        0.545     0.881    system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X50Y81         FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.148     1.029 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=1, routed)           0.151     1.179    system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg2[6]
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.098     1.277 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.277    system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/reg_data_out[6]
    SLICE_X49Y81         FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        0.815     1.181    system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X49Y81         FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)         0.092     1.238    system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.247ns (61.907%)  route 0.152ns (38.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        0.546     0.882    system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X50Y82         FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.148     1.030 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=1, routed)           0.152     1.182    system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg0[5]
    SLICE_X49Y81         LUT6 (Prop_lut6_I1_O)        0.099     1.281 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.281    system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/reg_data_out[5]
    SLICE_X49Y81         FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        0.815     1.181    system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X49Y81         FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)         0.091     1.237    system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        0.559     0.895    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y98         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.056     1.091    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X34Y98         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        0.826     1.192    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.025    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.246ns (57.287%)  route 0.183ns (42.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        0.546     0.882    system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X50Y82         FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.148     1.030 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg0_reg[7]/Q
                         net (fo=1, routed)           0.183     1.213    system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg0[7]
    SLICE_X49Y81         LUT6 (Prop_lut6_I1_O)        0.098     1.311 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.311    system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/reg_data_out[7]
    SLICE_X49Y81         FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        0.815     1.181    system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X49Y81         FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)         0.092     1.238    system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.834%)  route 0.119ns (48.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        0.559     0.895    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y98         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.119     1.142    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X32Y97         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        0.826     1.192    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y97         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.264     0.928    
    SLICE_X32Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.058    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (34.997%)  route 0.345ns (65.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        0.554     0.890    system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y89         FDSE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDSE (Prop_fdse_C_Q)         0.141     1.031 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=33, routed)          0.345     1.376    system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_araddr[3]
    SLICE_X41Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.421 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.421    system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X41Y100        FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        0.911     1.277    system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y100        FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y100        FDRE (Hold_fdre_C_D)         0.092     1.334    system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.813%)  route 0.167ns (54.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        0.552     0.888    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y86         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.167     1.195    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y87         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        0.821     1.187    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y87         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.923    
    SLICE_X34Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.850%)  route 0.258ns (58.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        0.555     0.891    system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X48Y94         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I/Q
                         net (fo=2, routed)           0.258     1.290    system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_3[15]
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.335 r  system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[26]_i_1__0/O
                         net (fo=1, routed)           0.000     1.335    system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[26]
    SLICE_X52Y95         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        0.820     1.186    system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X52Y95         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.092     1.243    system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.247ns (54.725%)  route 0.204ns (45.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        0.542     0.878    system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X50Y78         FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.148     1.026 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg0_reg[15]/Q
                         net (fo=1, routed)           0.204     1.230    system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg0[15]
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.099     1.329 r  system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.329    system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/reg_data_out[15]
    SLICE_X49Y79         FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        0.813     1.179    system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X49Y79         FDRE                                         r  system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.092     1.236    system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.989%)  route 0.314ns (69.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        0.553     0.889    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X49Y88         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d_reg/Q
                         net (fo=4, routed)           0.314     1.344    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d
    SLICE_X55Y90         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1786, routed)        0.844     1.210    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X55Y90         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d2_reg/C
                         clock pessimism             -0.035     1.175    
    SLICE_X55Y90         FDRE (Hold_fdre_C_D)         0.075     1.250    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X43Y91    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y90    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y91    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y91    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y87    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y87    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y87    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y87    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y87    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y97    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y98    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y97    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y97    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y98    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y97    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y97    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK



