

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_321_1'
================================================================
* Date:           Sun May  5 21:31:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.277 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_321_1  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      197|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      8|      346|      106|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|      326|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      8|      672|      371|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |mul_32ns_34ns_65_2_1_U337  |mul_32ns_34ns_65_2_1  |        0|   4|  173|  53|    0|
    |mul_32ns_34ns_65_2_1_U338  |mul_32ns_34ns_65_2_1  |        0|   4|  173|  53|    0|
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |Total                      |                      |        0|   8|  346| 106|    0|
    +---------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln321_fu_163_p2    |         +|   0|  0|  39|          32|           1|
    |add_ln324_1_fu_187_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln324_fu_181_p2    |         +|   0|  0|  39|          32|           2|
    |mul_i_fu_175_p2        |         -|   0|  0|  39|          32|          32|
    |icmp_ln321_fu_157_p2   |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 197|         161|          70|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7     |   9|          2|   32|         64|
    |i_fu_46                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   66|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln324_1_reg_299               |  32|   0|   32|          0|
    |add_ln324_reg_294                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_7_reg_280                       |  32|   0|   32|          0|
    |i_fu_46                           |  32|   0|   32|          0|
    |mul_i_reg_289                     |  32|   0|   32|          0|
    |tmp_8_reg_324                     |  31|   0|   31|          0|
    |tmp_9_reg_329                     |  31|   0|   31|          0|
    |tmp_reg_319                       |  31|   0|   31|          0|
    |i_7_reg_280                       |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 326|  32|  294|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_321_1|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_321_1|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_321_1|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_321_1|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_321_1|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_321_1|  return value|
|grp_fu_447_p_din0            |  out|   32|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_321_1|  return value|
|grp_fu_447_p_din1            |  out|   34|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_321_1|  return value|
|grp_fu_447_p_dout0           |   in|   65|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_321_1|  return value|
|grp_fu_447_p_ce              |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_321_1|  return value|
|rows                         |   in|   32|     ap_none|                           rows|        scalar|
|outputComponents_2_address0  |  out|    4|   ap_memory|             outputComponents_2|         array|
|outputComponents_2_ce0       |  out|    1|   ap_memory|             outputComponents_2|         array|
|outputComponents_2_we0       |  out|    1|   ap_memory|             outputComponents_2|         array|
|outputComponents_2_d0        |  out|   64|   ap_memory|             outputComponents_2|         array|
|outputComponents_1_address0  |  out|    4|   ap_memory|             outputComponents_1|         array|
|outputComponents_1_ce0       |  out|    1|   ap_memory|             outputComponents_1|         array|
|outputComponents_1_we0       |  out|    1|   ap_memory|             outputComponents_1|         array|
|outputComponents_1_d0        |  out|   64|   ap_memory|             outputComponents_1|         array|
|outputComponents_0_address0  |  out|    4|   ap_memory|             outputComponents_0|         array|
|outputComponents_0_ce0       |  out|    1|   ap_memory|             outputComponents_0|         array|
|outputComponents_0_we0       |  out|    1|   ap_memory|             outputComponents_0|         array|
|outputComponents_0_d0        |  out|   64|   ap_memory|             outputComponents_0|         array|
|pca_m_pcVecs_address0        |  out|    5|   ap_memory|                   pca_m_pcVecs|         array|
|pca_m_pcVecs_ce0             |  out|    1|   ap_memory|                   pca_m_pcVecs|         array|
|pca_m_pcVecs_q0              |   in|   64|   ap_memory|                   pca_m_pcVecs|         array|
|pca_m_pcVecs_3_address0      |  out|    5|   ap_memory|                 pca_m_pcVecs_3|         array|
|pca_m_pcVecs_3_ce0           |  out|    1|   ap_memory|                 pca_m_pcVecs_3|         array|
|pca_m_pcVecs_3_q0            |   in|   64|   ap_memory|                 pca_m_pcVecs_3|         array|
|pca_m_pcVecs_4_address0      |  out|    5|   ap_memory|                 pca_m_pcVecs_4|         array|
|pca_m_pcVecs_4_ce0           |  out|    1|   ap_memory|                 pca_m_pcVecs_4|         array|
|pca_m_pcVecs_4_q0            |   in|   64|   ap_memory|                 pca_m_pcVecs_4|         array|
+-----------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [./pca.hpp:321->dut.cpp:42]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputComponents_2, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputComponents_1, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputComponents_0, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 12 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln321 = store i32 0, i32 %i" [./pca.hpp:321->dut.cpp:42]   --->   Operation 13 'store' 'store_ln321' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_7 = load i32 %i"   --->   Operation 15 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%icmp_ln321 = icmp_eq  i32 %i_7, i32 %rows_read" [./pca.hpp:321->dut.cpp:42]   --->   Operation 16 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.88ns)   --->   "%add_ln321 = add i32 %i_7, i32 1" [./pca.hpp:321->dut.cpp:42]   --->   Operation 17 'add' 'add_ln321' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %icmp_ln321, void %for.body.i.split, void %for.body.i5.loopexit.exitStub" [./pca.hpp:321->dut.cpp:42]   --->   Operation 18 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node mul_i)   --->   "%empty = shl i32 %i_7, i32 2"   --->   Operation 19 'shl' 'empty' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.88ns) (out node of the LUT)   --->   "%mul_i = sub i32 %empty, i32 %i_7"   --->   Operation 20 'sub' 'mul_i' <Predicate = (!icmp_ln321)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.88ns)   --->   "%add_ln324 = add i32 %mul_i, i32 2" [./pca.hpp:324->dut.cpp:42]   --->   Operation 21 'add' 'add_ln324' <Predicate = (!icmp_ln321)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.88ns)   --->   "%add_ln324_1 = add i32 %mul_i, i32 1" [./pca.hpp:324->dut.cpp:42]   --->   Operation 22 'add' 'add_ln324_1' <Predicate = (!icmp_ln321)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln321 = store i32 %add_ln321, i32 %i" [./pca.hpp:321->dut.cpp:42]   --->   Operation 23 'store' 'store_ln321' <Predicate = (!icmp_ln321)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln324_3 = zext i32 %mul_i" [./pca.hpp:324->dut.cpp:42]   --->   Operation 24 'zext' 'zext_ln324_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.27ns)   --->   "%mul_ln324 = mul i65 %zext_ln324_3, i65 5726623062" [./pca.hpp:324->dut.cpp:42]   --->   Operation 25 'mul' 'mul_ln324' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln324_4 = zext i32 %add_ln324_1" [./pca.hpp:324->dut.cpp:42]   --->   Operation 26 'zext' 'zext_ln324_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.27ns)   --->   "%mul_ln324_1 = mul i65 %zext_ln324_4, i65 5726623062" [./pca.hpp:324->dut.cpp:42]   --->   Operation 27 'mul' 'mul_ln324_1' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln324_5 = zext i32 %add_ln324" [./pca.hpp:324->dut.cpp:42]   --->   Operation 28 'zext' 'zext_ln324_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.27ns)   --->   "%mul_ln324_2 = mul i65 %zext_ln324_5, i65 5726623062" [./pca.hpp:324->dut.cpp:42]   --->   Operation 29 'mul' 'mul_ln324_2' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 30 [1/2] (2.27ns)   --->   "%mul_ln324 = mul i65 %zext_ln324_3, i65 5726623062" [./pca.hpp:324->dut.cpp:42]   --->   Operation 30 'mul' 'mul_ln324' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i65.i32.i32, i65 %mul_ln324, i32 34, i32 64" [./pca.hpp:324->dut.cpp:42]   --->   Operation 31 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (2.27ns)   --->   "%mul_ln324_1 = mul i65 %zext_ln324_4, i65 5726623062" [./pca.hpp:324->dut.cpp:42]   --->   Operation 32 'mul' 'mul_ln324_1' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i31 @_ssdm_op_PartSelect.i31.i65.i32.i32, i65 %mul_ln324_1, i32 34, i32 64" [./pca.hpp:324->dut.cpp:42]   --->   Operation 33 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (2.27ns)   --->   "%mul_ln324_2 = mul i65 %zext_ln324_5, i65 5726623062" [./pca.hpp:324->dut.cpp:42]   --->   Operation 34 'mul' 'mul_ln324_2' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i31 @_ssdm_op_PartSelect.i31.i65.i32.i32, i65 %mul_ln324_2, i32 34, i32 64" [./pca.hpp:324->dut.cpp:42]   --->   Operation 35 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.71>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i31 %tmp" [./pca.hpp:324->dut.cpp:42]   --->   Operation 36 'zext' 'zext_ln324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%pca_m_pcVecs_addr = getelementptr i64 %pca_m_pcVecs, i64 0, i64 %zext_ln324" [./pca.hpp:324->dut.cpp:42]   --->   Operation 37 'getelementptr' 'pca_m_pcVecs_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (0.71ns)   --->   "%pca_m_pcVecs_load = load i5 %pca_m_pcVecs_addr" [./pca.hpp:324->dut.cpp:42]   --->   Operation 38 'load' 'pca_m_pcVecs_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln324_1 = zext i31 %tmp_8" [./pca.hpp:324->dut.cpp:42]   --->   Operation 39 'zext' 'zext_ln324_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%pca_m_pcVecs_3_addr = getelementptr i64 %pca_m_pcVecs_3, i64 0, i64 %zext_ln324_1" [./pca.hpp:324->dut.cpp:42]   --->   Operation 40 'getelementptr' 'pca_m_pcVecs_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (0.71ns)   --->   "%pca_m_pcVecs_3_load = load i5 %pca_m_pcVecs_3_addr" [./pca.hpp:324->dut.cpp:42]   --->   Operation 41 'load' 'pca_m_pcVecs_3_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln324_2 = zext i31 %tmp_9" [./pca.hpp:324->dut.cpp:42]   --->   Operation 42 'zext' 'zext_ln324_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%pca_m_pcVecs_4_addr = getelementptr i64 %pca_m_pcVecs_4, i64 0, i64 %zext_ln324_2" [./pca.hpp:324->dut.cpp:42]   --->   Operation 43 'getelementptr' 'pca_m_pcVecs_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (0.71ns)   --->   "%pca_m_pcVecs_4_load = load i5 %pca_m_pcVecs_4_addr" [./pca.hpp:324->dut.cpp:42]   --->   Operation 44 'load' 'pca_m_pcVecs_4_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln321)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.42>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i32 %i_7" [./pca.hpp:321->dut.cpp:42]   --->   Operation 45 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [./pca.hpp:321->dut.cpp:42]   --->   Operation 46 'specpipeline' 'specpipeline_ln321' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [./pca.hpp:321->dut.cpp:42]   --->   Operation 47 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (0.71ns)   --->   "%pca_m_pcVecs_load = load i5 %pca_m_pcVecs_addr" [./pca.hpp:324->dut.cpp:42]   --->   Operation 48 'load' 'pca_m_pcVecs_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_5 : Operation 49 [1/2] (0.71ns)   --->   "%pca_m_pcVecs_3_load = load i5 %pca_m_pcVecs_3_addr" [./pca.hpp:324->dut.cpp:42]   --->   Operation 49 'load' 'pca_m_pcVecs_3_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_5 : Operation 50 [1/2] (0.71ns)   --->   "%pca_m_pcVecs_4_load = load i5 %pca_m_pcVecs_4_addr" [./pca.hpp:324->dut.cpp:42]   --->   Operation 50 'load' 'pca_m_pcVecs_4_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln324 = bitcast i64 %pca_m_pcVecs_load" [./pca.hpp:324->dut.cpp:42]   --->   Operation 51 'bitcast' 'bitcast_ln324' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%outputComponents_0_addr = getelementptr i64 %outputComponents_0, i64 0, i64 %zext_ln321" [./pca.hpp:324->dut.cpp:42]   --->   Operation 52 'getelementptr' 'outputComponents_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.71ns)   --->   "%store_ln324 = store i64 %bitcast_ln324, i4 %outputComponents_0_addr" [./pca.hpp:324->dut.cpp:42]   --->   Operation 53 'store' 'store_ln324' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln324_1 = bitcast i64 %pca_m_pcVecs_3_load" [./pca.hpp:324->dut.cpp:42]   --->   Operation 54 'bitcast' 'bitcast_ln324_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%outputComponents_1_addr = getelementptr i64 %outputComponents_1, i64 0, i64 %zext_ln321" [./pca.hpp:324->dut.cpp:42]   --->   Operation 55 'getelementptr' 'outputComponents_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.71ns)   --->   "%store_ln324 = store i64 %bitcast_ln324_1, i4 %outputComponents_1_addr" [./pca.hpp:324->dut.cpp:42]   --->   Operation 56 'store' 'store_ln324' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln324_2 = bitcast i64 %pca_m_pcVecs_4_load" [./pca.hpp:324->dut.cpp:42]   --->   Operation 57 'bitcast' 'bitcast_ln324_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%outputComponents_2_addr = getelementptr i64 %outputComponents_2, i64 0, i64 %zext_ln321" [./pca.hpp:324->dut.cpp:42]   --->   Operation 58 'getelementptr' 'outputComponents_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.71ns)   --->   "%store_ln324 = store i64 %bitcast_ln324_2, i4 %outputComponents_2_addr" [./pca.hpp:324->dut.cpp:42]   --->   Operation 59 'store' 'store_ln324' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln321 = br void %for.body.i" [./pca.hpp:321->dut.cpp:42]   --->   Operation 60 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputComponents_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputComponents_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outputComponents_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pca_m_pcVecs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pca_m_pcVecs_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pca_m_pcVecs_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca       ) [ 010000]
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
rows_read               (read         ) [ 000000]
store_ln321             (store        ) [ 000000]
br_ln0                  (br           ) [ 000000]
i_7                     (load         ) [ 011111]
icmp_ln321              (icmp         ) [ 011110]
add_ln321               (add          ) [ 000000]
br_ln321                (br           ) [ 000000]
empty                   (shl          ) [ 000000]
mul_i                   (sub          ) [ 011000]
add_ln324               (add          ) [ 011000]
add_ln324_1             (add          ) [ 011000]
store_ln321             (store        ) [ 000000]
zext_ln324_3            (zext         ) [ 010100]
zext_ln324_4            (zext         ) [ 010100]
zext_ln324_5            (zext         ) [ 010100]
mul_ln324               (mul          ) [ 000000]
tmp                     (partselect   ) [ 010010]
mul_ln324_1             (mul          ) [ 000000]
tmp_8                   (partselect   ) [ 010010]
mul_ln324_2             (mul          ) [ 000000]
tmp_9                   (partselect   ) [ 010010]
zext_ln324              (zext         ) [ 000000]
pca_m_pcVecs_addr       (getelementptr) [ 010001]
zext_ln324_1            (zext         ) [ 000000]
pca_m_pcVecs_3_addr     (getelementptr) [ 010001]
zext_ln324_2            (zext         ) [ 000000]
pca_m_pcVecs_4_addr     (getelementptr) [ 010001]
zext_ln321              (zext         ) [ 000000]
specpipeline_ln321      (specpipeline ) [ 000000]
specloopname_ln321      (specloopname ) [ 000000]
pca_m_pcVecs_load       (load         ) [ 000000]
pca_m_pcVecs_3_load     (load         ) [ 000000]
pca_m_pcVecs_4_load     (load         ) [ 000000]
bitcast_ln324           (bitcast      ) [ 000000]
outputComponents_0_addr (getelementptr) [ 000000]
store_ln324             (store        ) [ 000000]
bitcast_ln324_1         (bitcast      ) [ 000000]
outputComponents_1_addr (getelementptr) [ 000000]
store_ln324             (store        ) [ 000000]
bitcast_ln324_2         (bitcast      ) [ 000000]
outputComponents_2_addr (getelementptr) [ 000000]
store_ln324             (store        ) [ 000000]
br_ln321                (br           ) [ 000000]
ret_ln0                 (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outputComponents_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputComponents_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outputComponents_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputComponents_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outputComponents_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputComponents_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pca_m_pcVecs">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pca_m_pcVecs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pca_m_pcVecs_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pca_m_pcVecs_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pca_m_pcVecs_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pca_m_pcVecs_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="rows_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="pca_m_pcVecs_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="31" slack="0"/>
<pin id="60" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pca_m_pcVecs_addr/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="5" slack="0"/>
<pin id="65" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pca_m_pcVecs_load/4 "/>
</bind>
</comp>

<comp id="69" class="1004" name="pca_m_pcVecs_3_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="64" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="31" slack="0"/>
<pin id="73" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pca_m_pcVecs_3_addr/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pca_m_pcVecs_3_load/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="pca_m_pcVecs_4_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="31" slack="0"/>
<pin id="86" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pca_m_pcVecs_4_addr/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pca_m_pcVecs_4_load/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="outputComponents_0_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputComponents_0_addr/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln324_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="outputComponents_1_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputComponents_1_addr/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln324_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="outputComponents_2_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputComponents_2_addr/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln324_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="34" slack="0"/>
<pin id="137" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln324/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="34" slack="0"/>
<pin id="142" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln324_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="34" slack="0"/>
<pin id="147" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln324_2/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln321_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_7_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln321_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln321/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln321_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="empty_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="3" slack="0"/>
<pin id="172" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="mul_i_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul_i/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln324_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="3" slack="0"/>
<pin id="184" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln324_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324_1/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln321_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln324_3_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324_3/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln324_4_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324_4/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln324_5_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324_5/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="0" index="1" bw="65" slack="0"/>
<pin id="213" dir="0" index="2" bw="7" slack="0"/>
<pin id="214" dir="0" index="3" bw="8" slack="0"/>
<pin id="215" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_8_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="31" slack="0"/>
<pin id="222" dir="0" index="1" bw="65" slack="0"/>
<pin id="223" dir="0" index="2" bw="7" slack="0"/>
<pin id="224" dir="0" index="3" bw="8" slack="0"/>
<pin id="225" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_9_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="31" slack="0"/>
<pin id="232" dir="0" index="1" bw="65" slack="0"/>
<pin id="233" dir="0" index="2" bw="7" slack="0"/>
<pin id="234" dir="0" index="3" bw="8" slack="0"/>
<pin id="235" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln324_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="31" slack="1"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln324_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="31" slack="1"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324_1/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln324_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="31" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324_2/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln321_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="4"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="bitcast_ln324_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln324/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="bitcast_ln324_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln324_1/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="bitcast_ln324_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln324_2/5 "/>
</bind>
</comp>

<comp id="273" class="1005" name="i_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="280" class="1005" name="i_7_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="4"/>
<pin id="282" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="285" class="1005" name="icmp_ln321_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="3"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln321 "/>
</bind>
</comp>

<comp id="289" class="1005" name="mul_i_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="294" class="1005" name="add_ln324_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln324 "/>
</bind>
</comp>

<comp id="299" class="1005" name="add_ln324_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln324_1 "/>
</bind>
</comp>

<comp id="304" class="1005" name="zext_ln324_3_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="65" slack="1"/>
<pin id="306" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln324_3 "/>
</bind>
</comp>

<comp id="309" class="1005" name="zext_ln324_4_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="65" slack="1"/>
<pin id="311" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln324_4 "/>
</bind>
</comp>

<comp id="314" class="1005" name="zext_ln324_5_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="65" slack="1"/>
<pin id="316" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln324_5 "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="31" slack="1"/>
<pin id="321" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="324" class="1005" name="tmp_8_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="31" slack="1"/>
<pin id="326" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp_9_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="31" slack="1"/>
<pin id="331" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="334" class="1005" name="pca_m_pcVecs_addr_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="1"/>
<pin id="336" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="pca_m_pcVecs_addr "/>
</bind>
</comp>

<comp id="339" class="1005" name="pca_m_pcVecs_3_addr_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="1"/>
<pin id="341" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="pca_m_pcVecs_3_addr "/>
</bind>
</comp>

<comp id="344" class="1005" name="pca_m_pcVecs_4_addr_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="1"/>
<pin id="346" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="pca_m_pcVecs_4_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="26" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="38" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="161"><net_src comp="154" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="50" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="154" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="154" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="154" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="175" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="163" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="205"><net_src comp="202" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="209"><net_src comp="206" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="134" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="139" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="34" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="144" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="243"><net_src comp="240" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="247"><net_src comp="244" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="251"><net_src comp="248" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="255"><net_src comp="252" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="261"><net_src comp="63" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="266"><net_src comp="76" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="271"><net_src comp="89" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="276"><net_src comp="46" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="283"><net_src comp="154" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="288"><net_src comp="157" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="175" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="297"><net_src comp="181" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="302"><net_src comp="187" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="307"><net_src comp="198" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="312"><net_src comp="202" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="317"><net_src comp="206" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="322"><net_src comp="210" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="327"><net_src comp="220" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="332"><net_src comp="230" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="337"><net_src comp="56" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="342"><net_src comp="69" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="347"><net_src comp="82" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="89" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputComponents_2 | {5 }
	Port: outputComponents_1 | {5 }
	Port: outputComponents_0 | {5 }
 - Input state : 
	Port: dut_Pipeline_VITIS_LOOP_321_1 : rows | {1 }
	Port: dut_Pipeline_VITIS_LOOP_321_1 : outputComponents_2 | {}
	Port: dut_Pipeline_VITIS_LOOP_321_1 : outputComponents_1 | {}
	Port: dut_Pipeline_VITIS_LOOP_321_1 : outputComponents_0 | {}
	Port: dut_Pipeline_VITIS_LOOP_321_1 : pca_m_pcVecs | {4 5 }
	Port: dut_Pipeline_VITIS_LOOP_321_1 : pca_m_pcVecs_3 | {4 5 }
	Port: dut_Pipeline_VITIS_LOOP_321_1 : pca_m_pcVecs_4 | {4 5 }
  - Chain level:
	State 1
		store_ln321 : 1
		i_7 : 1
		icmp_ln321 : 2
		add_ln321 : 2
		br_ln321 : 3
		empty : 2
		mul_i : 2
		add_ln324 : 3
		add_ln324_1 : 3
		store_ln321 : 3
	State 2
		mul_ln324 : 1
		mul_ln324_1 : 1
		mul_ln324_2 : 1
	State 3
		tmp : 1
		tmp_8 : 1
		tmp_9 : 1
	State 4
		pca_m_pcVecs_addr : 1
		pca_m_pcVecs_load : 2
		pca_m_pcVecs_3_addr : 1
		pca_m_pcVecs_3_load : 2
		pca_m_pcVecs_4_addr : 1
		pca_m_pcVecs_4_load : 2
	State 5
		bitcast_ln324 : 1
		outputComponents_0_addr : 1
		store_ln324 : 2
		bitcast_ln324_1 : 1
		outputComponents_1_addr : 1
		store_ln324 : 2
		bitcast_ln324_2 : 1
		outputComponents_2_addr : 1
		store_ln324 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_134      |    4    |   173   |    53   |
|    mul   |      grp_fu_139      |    4    |   173   |    53   |
|          |      grp_fu_144      |    4    |   173   |    53   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln321_fu_163   |    0    |    0    |    39   |
|    add   |   add_ln324_fu_181   |    0    |    0    |    39   |
|          |  add_ln324_1_fu_187  |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln321_fu_157  |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|    sub   |     mul_i_fu_175     |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|   read   | rows_read_read_fu_50 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    shl   |     empty_fu_169     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln324_3_fu_198 |    0    |    0    |    0    |
|          |  zext_ln324_4_fu_202 |    0    |    0    |    0    |
|          |  zext_ln324_5_fu_206 |    0    |    0    |    0    |
|   zext   |   zext_ln324_fu_240  |    0    |    0    |    0    |
|          |  zext_ln324_1_fu_244 |    0    |    0    |    0    |
|          |  zext_ln324_2_fu_248 |    0    |    0    |    0    |
|          |   zext_ln321_fu_252  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_210      |    0    |    0    |    0    |
|partselect|     tmp_8_fu_220     |    0    |    0    |    0    |
|          |     tmp_9_fu_230     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    12   |   519   |   354   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    add_ln324_1_reg_299    |   32   |
|     add_ln324_reg_294     |   32   |
|        i_7_reg_280        |   32   |
|         i_reg_273         |   32   |
|     icmp_ln321_reg_285    |    1   |
|       mul_i_reg_289       |   32   |
|pca_m_pcVecs_3_addr_reg_339|    5   |
|pca_m_pcVecs_4_addr_reg_344|    5   |
| pca_m_pcVecs_addr_reg_334 |    5   |
|       tmp_8_reg_324       |   31   |
|       tmp_9_reg_329       |   31   |
|        tmp_reg_319        |   31   |
|    zext_ln324_3_reg_304   |   65   |
|    zext_ln324_4_reg_309   |   65   |
|    zext_ln324_5_reg_314   |   65   |
+---------------------------+--------+
|           Total           |   464  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_76 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_89 |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_134    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_139    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_144    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   222  ||  2.322  ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   519  |   354  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   464  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    2   |   983  |   408  |
+-----------+--------+--------+--------+--------+
