// Seed: 331515464
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  input id_7;
  output id_6;
  inout id_5;
  input id_4;
  input id_3;
  input id_2;
  output id_1;
  assign #id_8 id_6 = id_5;
  logic id_9;
endmodule
`timescale 1ps / 1 ps
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
module module_1 (
    output id_0,
    input id_1,
    input id_2,
    output logic id_3
);
  logic id_9;
  logic id_10;
endmodule
