=====
SETUP
5.686
15.140
20.826
clk_ibuf
0.000
0.982
buffer_buffer_0_0_s0
1.226
4.686
n137_s0
6.473
7.572
uart_tx_inst/n99_s19
8.716
9.777
uart_tx_inst/n99_s12
9.777
9.927
uart_tx_inst/n99_s9
9.927
10.104
uart_tx_inst/n99_s7
10.104
10.281
uart_tx_inst/n247_s9
10.707
11.739
uart_tx_inst/uart_tx_s2
15.140
=====
SETUP
10.511
10.315
20.826
clk_ibuf
0.000
0.982
uart_tx_inst/txCounter_17_s3
1.226
1.684
uart_tx_inst/txState_1_s11
2.499
3.124
uart_tx_inst/txState_1_s17
3.543
4.642
uart_tx_inst/txState_1_s7
6.100
7.199
uart_tx_inst/n265_s16
7.709
8.531
uart_tx_inst/n275_s14
9.689
10.315
uart_tx_inst/txCounter_3_s3
10.315
=====
SETUP
11.111
9.715
20.826
clk_ibuf
0.000
0.982
uart_tx_inst/txCounter_17_s3
1.226
1.684
uart_tx_inst/txState_1_s11
2.499
3.124
uart_tx_inst/txState_1_s17
3.543
4.642
uart_tx_inst/txState_1_s7
6.100
7.199
uart_tx_inst/n253_s23
8.683
9.715
uart_tx_inst/txState_0_s2
9.715
=====
SETUP
11.137
10.045
21.182
clk_ibuf
0.000
0.982
uart_tx_inst/txCounter_17_s3
1.226
1.684
uart_tx_inst/txState_1_s11
2.499
3.124
uart_tx_inst/txState_1_s17
3.543
4.642
uart_tx_inst/txState_1_s7
6.100
7.199
uart_tx_inst/txState_0_s5
8.683
9.709
uart_tx_inst/txState_0_s2
10.045
=====
SETUP
11.251
9.575
20.826
clk_ibuf
0.000
0.982
buffer_buffer_0_0_s
1.226
4.686
n139_s0
6.138
7.170
txData_3_s4
9.575
=====
SETUP
11.262
9.564
20.826
clk_ibuf
0.000
0.982
uart_tx_inst/txCounter_17_s3
1.226
1.684
uart_tx_inst/txState_1_s11
2.499
3.124
uart_tx_inst/txState_1_s17
3.543
4.642
uart_tx_inst/txState_1_s7
6.100
7.199
uart_tx_inst/n265_s16
7.709
8.511
uart_tx_inst/n270_s14
8.938
9.564
uart_tx_inst/txCounter_8_s3
9.564
=====
SETUP
11.369
9.456
20.826
clk_ibuf
0.000
0.982
uart_tx_inst/txCounter_9_s3
1.226
1.684
uart_tx_inst/n263_s18
2.522
3.554
uart_tx_inst/n263_s15
4.358
5.180
uart_tx_inst/n259_s17
6.494
7.593
uart_tx_inst/n259_s14
8.424
9.456
uart_tx_inst/txCounter_19_s3
9.456
=====
SETUP
11.434
9.392
20.826
clk_ibuf
0.000
0.982
uart_tx_inst/txCounter_17_s3
1.226
1.684
uart_tx_inst/txState_1_s11
2.499
3.124
uart_tx_inst/txState_1_s17
3.543
4.642
uart_tx_inst/txState_1_s7
6.100
7.199
uart_tx_inst/n280_s14
8.360
9.392
uart_tx_inst/txBitNumber_2_s2
9.392
=====
SETUP
11.445
9.381
20.826
clk_ibuf
0.000
0.982
uart_tx_inst/txCounter_17_s3
1.226
1.684
uart_tx_inst/txState_1_s11
2.499
3.124
uart_tx_inst/txState_1_s17
3.543
4.642
uart_tx_inst/txState_1_s7
6.100
7.199
uart_tx_inst/n265_s16
7.709
8.531
uart_tx_inst/n273_s14
8.559
9.381
uart_tx_inst/txCounter_5_s3
9.381
=====
SETUP
11.445
9.381
20.826
clk_ibuf
0.000
0.982
uart_tx_inst/txCounter_17_s3
1.226
1.684
uart_tx_inst/txState_1_s11
2.499
3.124
uart_tx_inst/txState_1_s17
3.543
4.642
uart_tx_inst/txState_1_s7
6.100
7.199
uart_tx_inst/n265_s16
7.709
8.531
uart_tx_inst/n271_s14
8.559
9.381
uart_tx_inst/txCounter_7_s3
9.381
=====
SETUP
11.445
9.381
20.826
clk_ibuf
0.000
0.982
uart_tx_inst/txCounter_17_s3
1.226
1.684
uart_tx_inst/txState_1_s11
2.499
3.124
uart_tx_inst/txState_1_s17
3.543
4.642
uart_tx_inst/txState_1_s7
6.100
7.199
uart_tx_inst/n265_s16
7.709
8.531
uart_tx_inst/n265_s14
8.559
9.381
uart_tx_inst/txCounter_13_s3
9.381
=====
SETUP
11.453
9.730
21.182
clk_ibuf
0.000
0.982
uart_tx_inst/txCounter_17_s3
1.226
1.684
uart_tx_inst/txState_1_s11
2.499
3.124
uart_tx_inst/txState_1_s17
3.543
4.642
uart_tx_inst/txState_1_s7
6.100
7.199
uart_tx_inst/txBitNumber_2_s4
8.360
9.386
uart_tx_inst/txBitNumber_0_s2
9.730
=====
SETUP
11.453
9.730
21.182
clk_ibuf
0.000
0.982
uart_tx_inst/txCounter_17_s3
1.226
1.684
uart_tx_inst/txState_1_s11
2.499
3.124
uart_tx_inst/txState_1_s17
3.543
4.642
uart_tx_inst/txState_1_s7
6.100
7.199
uart_tx_inst/txBitNumber_2_s4
8.360
9.386
uart_tx_inst/txBitNumber_1_s2
9.730
=====
SETUP
11.453
9.730
21.182
clk_ibuf
0.000
0.982
uart_tx_inst/txCounter_17_s3
1.226
1.684
uart_tx_inst/txState_1_s11
2.499
3.124
uart_tx_inst/txState_1_s17
3.543
4.642
uart_tx_inst/txState_1_s7
6.100
7.199
uart_tx_inst/txBitNumber_2_s4
8.360
9.386
uart_tx_inst/txBitNumber_2_s2
9.730
=====
SETUP
11.487
9.338
20.826
clk_ibuf
0.000
0.982
buffer_buffer_0_0_s0
1.226
4.686
n137_s0
6.473
7.572
txData_5_s4
9.338
=====
SETUP
11.526
9.299
20.826
clk_ibuf
0.000
0.982
uart_rx_inst/rxCounter_12_s1
1.226
1.684
uart_rx_inst/n138_s18
2.512
3.611
uart_rx_inst/n138_s17
4.432
5.458
uart_rx_inst/n140_s15
5.881
6.703
uart_rx_inst/n145_s13
8.200
9.299
uart_rx_inst/rxCounter_7_s1
9.299
=====
SETUP
11.526
9.299
20.826
clk_ibuf
0.000
0.982
uart_rx_inst/rxCounter_12_s1
1.226
1.684
uart_rx_inst/n138_s18
2.512
3.611
uart_rx_inst/n138_s17
4.432
5.458
uart_rx_inst/n140_s15
5.881
6.703
uart_rx_inst/n142_s13
8.200
9.299
uart_rx_inst/rxCounter_10_s1
9.299
=====
SETUP
11.600
9.226
20.826
clk_ibuf
0.000
0.982
uart_tx_inst/txCounter_17_s3
1.226
1.684
uart_tx_inst/txState_1_s11
2.499
3.124
uart_tx_inst/txState_1_s17
3.543
4.642
uart_tx_inst/txState_1_s7
6.100
7.199
uart_tx_inst/n252_s20
8.194
9.226
uart_tx_inst/txState_1_s18
9.226
=====
SETUP
11.644
9.182
20.826
clk_ibuf
0.000
0.982
uart_tx_inst/txCounter_17_s3
1.226
1.684
uart_tx_inst/txState_1_s11
2.499
3.124
uart_tx_inst/txState_1_s17
3.543
4.642
uart_tx_inst/txState_1_s7
6.100
7.199
uart_tx_inst/n284_s10
8.360
9.182
uart_tx_inst/txBitNumber_0_s2
9.182
=====
SETUP
11.644
9.182
20.826
clk_ibuf
0.000
0.982
uart_tx_inst/txCounter_17_s3
1.226
1.684
uart_tx_inst/txState_1_s11
2.499
3.124
uart_tx_inst/txState_1_s17
3.543
4.642
uart_tx_inst/txState_1_s7
6.100
7.199
uart_tx_inst/n282_s9
8.360
9.182
uart_tx_inst/txBitNumber_1_s2
9.182
=====
SETUP
11.654
9.172
20.826
clk_ibuf
0.000
0.982
buffer_buffer_0_0_s0
1.226
4.686
n140_s0
6.473
7.572
txData_2_s4
9.172
=====
SETUP
11.763
9.063
20.826
clk_ibuf
0.000
0.982
uart_tx_inst/txCounter_17_s3
1.226
1.684
uart_tx_inst/txState_1_s11
2.499
3.124
uart_tx_inst/txState_1_s17
3.543
4.642
uart_tx_inst/txState_1_s7
6.100
7.199
uart_tx_inst/n277_s14
8.031
9.063
uart_tx_inst/txCounter_1_s3
9.063
=====
SETUP
11.792
9.034
20.826
clk_ibuf
0.000
0.982
uart_tx_inst/txCounter_9_s3
1.226
1.684
uart_tx_inst/n263_s18
2.522
3.554
uart_tx_inst/n263_s15
4.358
5.180
uart_tx_inst/n259_s17
6.494
7.593
uart_tx_inst/n261_s14
8.408
9.034
uart_tx_inst/txCounter_17_s3
9.034
=====
SETUP
11.812
9.013
20.826
clk_ibuf
0.000
0.982
uart_rx_inst/rxCounter_12_s1
1.226
1.684
uart_rx_inst/n138_s18
2.512
3.611
uart_rx_inst/n138_s17
4.432
5.458
uart_rx_inst/n140_s15
5.881
6.703
uart_rx_inst/n140_s13
8.191
9.013
uart_rx_inst/rxCounter_12_s1
9.013
=====
SETUP
11.823
9.003
20.826
clk_ibuf
0.000
0.982
buffer_buffer_0_0_s0
1.226
4.686
n135_s0
6.452
7.551
txData_7_s4
9.003
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
uart_tx_inst/txCounter_19_s3
1.029
1.362
uart_tx_inst/n259_s14
1.365
1.737
uart_tx_inst/txCounter_19_s3
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
uart_rx_inst/rxBitNumber_2_s1
1.029
1.362
uart_rx_inst/n154_s13
1.365
1.737
uart_rx_inst/rxBitNumber_2_s1
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
uart_rx_inst/rxCounter_10_s1
1.029
1.362
uart_rx_inst/n142_s13
1.365
1.737
uart_rx_inst/rxCounter_10_s1
1.737
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
uart_tx_inst/txCounter_7_s3
1.029
1.362
uart_tx_inst/n271_s14
1.366
1.738
uart_tx_inst/txCounter_7_s3
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
uart_tx_inst/txCounter_12_s3
1.029
1.362
uart_tx_inst/n266_s14
1.366
1.738
uart_tx_inst/txCounter_12_s3
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
uart_tx_inst/txBitNumber_2_s2
1.029
1.362
uart_tx_inst/n280_s14
1.366
1.738
uart_tx_inst/txBitNumber_2_s2
1.738
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
uart_tx_inst/txCounter_1_s3
1.029
1.362
uart_tx_inst/n277_s14
1.367
1.739
uart_tx_inst/txCounter_1_s3
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
uart_tx_inst/txBitNumber_0_s2
1.029
1.362
uart_tx_inst/n284_s10
1.367
1.739
uart_tx_inst/txBitNumber_0_s2
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
uart_rx_inst/rxBitNumber_0_s1
1.029
1.362
uart_rx_inst/n158_s8
1.367
1.739
uart_rx_inst/rxBitNumber_0_s1
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
sending_s13
1.029
1.362
n45_s5
1.367
1.739
sending_s13
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
readPtr_4_s3
1.029
1.362
n59_s8
1.367
1.739
readPtr_4_s3
1.739
=====
HOLD
0.711
1.740
1.029
clk_ibuf
0.000
0.844
uart_rx_inst/rxCounter_1_s1
1.029
1.362
uart_rx_inst/n151_s13
1.368
1.740
uart_rx_inst/rxCounter_1_s1
1.740
=====
HOLD
0.711
1.740
1.029
clk_ibuf
0.000
0.844
uart_rx_inst/rxCounter_2_s1
1.029
1.362
uart_rx_inst/n150_s13
1.368
1.740
uart_rx_inst/rxCounter_2_s1
1.740
=====
HOLD
0.711
1.740
1.029
clk_ibuf
0.000
0.844
readPtr_1_s3
1.029
1.362
n62_s7
1.368
1.740
readPtr_1_s3
1.740
=====
HOLD
0.711
1.740
1.029
clk_ibuf
0.000
0.844
writePtr_0_s0
1.029
1.362
n25_s2
1.368
1.740
writePtr_0_s0
1.740
=====
HOLD
0.715
1.744
1.029
clk_ibuf
0.000
0.844
uart_rx_inst/rxState_1_s2
1.029
1.362
uart_rx_inst/n138_s15
1.372
1.744
uart_rx_inst/rxState_1_s2
1.744
=====
HOLD
0.731
1.760
1.029
clk_ibuf
0.000
0.844
writePtr_2_s0
1.029
1.362
n23_s
1.366
1.760
writePtr_2_s0
1.760
=====
HOLD
0.732
1.761
1.029
clk_ibuf
0.000
0.844
writePtr_6_s0
1.029
1.362
n19_s
1.367
1.761
writePtr_6_s0
1.761
=====
HOLD
0.854
1.883
1.029
clk_ibuf
0.000
0.844
writePtr_1_s0
1.029
1.362
n24_s
1.366
1.883
writePtr_1_s0
1.883
=====
HOLD
0.892
1.921
1.029
clk_ibuf
0.000
0.844
uart_tx_inst/txCounter_2_s3
1.029
1.362
uart_tx_inst/n276_s14
1.365
1.921
uart_tx_inst/txCounter_2_s3
1.921
=====
HOLD
0.892
1.921
1.029
clk_ibuf
0.000
0.844
uart_tx_inst/txCounter_10_s3
1.029
1.362
uart_tx_inst/n268_s14
1.365
1.921
uart_tx_inst/txCounter_10_s3
1.921
=====
HOLD
0.892
1.936
1.044
clk_ibuf
0.000
0.844
txData_0_s3
1.029
1.362
txData_7_s4
1.936
=====
HOLD
0.892
1.936
1.044
clk_ibuf
0.000
0.844
txData_0_s3
1.029
1.362
txData_4_s4
1.936
=====
HOLD
0.893
1.922
1.029
clk_ibuf
0.000
0.844
uart_tx_inst/txCounter_22_s3
1.029
1.362
uart_tx_inst/n256_s14
1.366
1.922
uart_tx_inst/txCounter_22_s3
1.922
=====
HOLD
0.893
1.922
1.029
clk_ibuf
0.000
0.844
uart_rx_inst/rxCounter_6_s1
1.029
1.362
uart_rx_inst/n146_s13
1.366
1.922
uart_rx_inst/rxCounter_6_s1
1.922
