

================================================================
== Vitis HLS Report for 'rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_52_1'
================================================================
* Date:           Thu Apr 13 18:42:48 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.376 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_1  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = load i13 %i" [../rtl_kernel_wizard_0_cmodel.cpp:52]   --->   Operation 8 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.64ns)   --->   "%icmp_ln52 = icmp_eq  i13 %i_1, i13 4096" [../rtl_kernel_wizard_0_cmodel.cpp:52]   --->   Operation 10 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.75ns)   --->   "%add_ln52 = add i13 %i_1, i13 1" [../rtl_kernel_wizard_0_cmodel.cpp:52]   --->   Operation 12 'add' 'add_ln52' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc.split, void %for.end.exitStub" [../rtl_kernel_wizard_0_cmodel.cpp:52]   --->   Operation 13 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_cast = zext i13 %i_1" [../rtl_kernel_wizard_0_cmodel.cpp:52]   --->   Operation 14 'zext' 'i_cast' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m00_axi_input_buffer_addr = getelementptr i32 %m00_axi_input_buffer, i64 0, i64 %i_cast" [../rtl_kernel_wizard_0_cmodel.cpp:53]   --->   Operation 15 'getelementptr' 'm00_axi_input_buffer_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.24ns)   --->   "%m00_axi_input_buffer_load = load i13 %m00_axi_input_buffer_addr" [../rtl_kernel_wizard_0_cmodel.cpp:53]   --->   Operation 16 'load' 'm00_axi_input_buffer_load' <Predicate = (!icmp_ln52)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln52 = store i13 %add_ln52, i13 %i" [../rtl_kernel_wizard_0_cmodel.cpp:52]   --->   Operation 17 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.37>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../rtl_kernel_wizard_0_cmodel.cpp:52]   --->   Operation 18 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (1.24ns)   --->   "%m00_axi_input_buffer_load = load i13 %m00_axi_input_buffer_addr" [../rtl_kernel_wizard_0_cmodel.cpp:53]   --->   Operation 19 'load' 'm00_axi_input_buffer_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 20 [1/1] (0.88ns)   --->   "%add_ln53 = add i32 %m00_axi_input_buffer_load, i32 1" [../rtl_kernel_wizard_0_cmodel.cpp:53]   --->   Operation 20 'add' 'add_ln53' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%m00_axi_output_buffer_addr = getelementptr i32 %m00_axi_output_buffer, i64 0, i64 %i_cast" [../rtl_kernel_wizard_0_cmodel.cpp:53]   --->   Operation 21 'getelementptr' 'm00_axi_output_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.24ns)   --->   "%store_ln53 = store i32 %add_ln53, i13 %m00_axi_output_buffer_addr" [../rtl_kernel_wizard_0_cmodel.cpp:53]   --->   Operation 22 'store' 'store_ln53' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc" [../rtl_kernel_wizard_0_cmodel.cpp:52]   --->   Operation 23 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.25ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', ../rtl_kernel_wizard_0_cmodel.cpp:52) on local variable 'i' [7]  (0 ns)
	'getelementptr' operation ('m00_axi_input_buffer_addr', ../rtl_kernel_wizard_0_cmodel.cpp:53) [16]  (0 ns)
	'load' operation ('m00_axi_input_buffer_load', ../rtl_kernel_wizard_0_cmodel.cpp:53) on array 'm00_axi_input_buffer' [17]  (1.25 ns)

 <State 2>: 3.38ns
The critical path consists of the following:
	'load' operation ('m00_axi_input_buffer_load', ../rtl_kernel_wizard_0_cmodel.cpp:53) on array 'm00_axi_input_buffer' [17]  (1.25 ns)
	'add' operation ('add_ln53', ../rtl_kernel_wizard_0_cmodel.cpp:53) [18]  (0.88 ns)
	'store' operation ('store_ln53', ../rtl_kernel_wizard_0_cmodel.cpp:53) of variable 'add_ln53', ../rtl_kernel_wizard_0_cmodel.cpp:53 on array 'm00_axi_output_buffer' [20]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
