Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May  3 11:21:25 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file HTDI20_timing_summary_routed.rpt -pb HTDI20_timing_summary_routed.pb -rpx HTDI20_timing_summary_routed.rpx -warn_on_violation
| Design       : HTDI20
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           2           
TIMING-17  Critical Warning  Non-clocked sequential cell     257         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   42          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (269)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (281)
5. checking no_input_delay (11)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (269)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: LCB_IN[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (281)
--------------------------------------------------
 There are 281 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.380        0.000                      0                 1356        0.086        0.000                      0                 1356       41.160        0.000                       0                   214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        30.380        0.000                      0                 1346        0.086        0.000                      0                 1346       41.160        0.000                       0                   214  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             33.424        0.000                      0                   10        0.751        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       30.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.380ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        11.168ns  (logic 0.950ns (8.507%)  route 10.218ns (91.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 88.352 - 83.330 ) 
    Source Clock Delay      (SCD):    4.405ns = ( 46.065 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.700    46.065    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.623    46.688 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.221    47.909    UC/SUC/s_estado_reg[1]_0
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.327    48.236 r  UC/SUC/UC_ROM_i_12/O
                         net (fo=96, routed)          8.997    57.233    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y56         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.658    88.352    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.423    
                         clock uncertainty           -0.035    88.387    
    RAMB18_X0Y56         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774    87.613    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.613    
                         arrival time                         -57.233    
  -------------------------------------------------------------------
                         slack                                 30.380    

Slack (MET) :             30.475ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        11.073ns  (logic 0.950ns (8.580%)  route 10.123ns (91.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 88.352 - 83.330 ) 
    Source Clock Delay      (SCD):    4.405ns = ( 46.065 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.700    46.065    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.623    46.688 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.225    47.913    UC/SUC/s_estado_reg[1]_0
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.327    48.240 r  UC/SUC/UC_ROM_i_15/O
                         net (fo=99, routed)          8.898    57.138    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y56         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.658    88.352    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.423    
                         clock uncertainty           -0.035    88.387    
    RAMB18_X0Y56         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.774    87.613    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.613    
                         arrival time                         -57.138    
  -------------------------------------------------------------------
                         slack                                 30.475    

Slack (MET) :             31.024ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        10.732ns  (logic 0.922ns (8.591%)  route 9.810ns (91.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 88.352 - 83.330 ) 
    Source Clock Delay      (SCD):    4.405ns = ( 46.065 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.700    46.065    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.623    46.688 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.056    47.744    UC/SUC/s_estado_reg[1]_0
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.299    48.043 r  UC/SUC/UC_ROM_i_13/O
                         net (fo=96, routed)          8.754    56.797    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y56         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.658    88.352    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.423    
                         clock uncertainty           -0.035    88.387    
    RAMB18_X0Y56         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    87.821    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.821    
                         arrival time                         -56.797    
  -------------------------------------------------------------------
                         slack                                 31.024    

Slack (MET) :             31.096ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        10.660ns  (logic 0.922ns (8.649%)  route 9.738ns (91.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 88.352 - 83.330 ) 
    Source Clock Delay      (SCD):    4.405ns = ( 46.065 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.700    46.065    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.623    46.688 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          0.873    47.562    UC/SUC/s_estado_reg[1]_0
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.299    47.861 r  UC/SUC/UC_ROM_i_10/O
                         net (fo=96, routed)          8.865    56.725    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[12]
    RAMB18_X0Y56         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.658    88.352    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.423    
                         clock uncertainty           -0.035    88.387    
    RAMB18_X0Y56         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    87.821    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.821    
                         arrival time                         -56.725    
  -------------------------------------------------------------------
                         slack                                 31.096    

Slack (MET) :             33.903ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.853ns  (logic 1.046ns (13.320%)  route 6.807ns (86.680%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 88.352 - 83.330 ) 
    Source Clock Delay      (SCD):    4.405ns = ( 46.065 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.700    46.065    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.623    46.688 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          0.969    47.657    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16
    SLICE_X44Y30         LUT5 (Prop_lut5_I0_O)        0.299    47.956 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.414    48.369    UC/SUC/UC_ROM_i_8_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I2_O)        0.124    48.493 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          5.425    53.918    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y56         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.658    88.352    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.423    
                         clock uncertainty           -0.035    88.387    
    RAMB18_X0Y56         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    87.821    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.821    
                         arrival time                         -53.918    
  -------------------------------------------------------------------
                         slack                                 33.903    

Slack (MET) :             33.920ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.450ns  (logic 0.950ns (12.752%)  route 6.500ns (87.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 88.174 - 83.330 ) 
    Source Clock Delay      (SCD):    4.405ns = ( 46.065 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.700    46.065    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.623    46.688 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.221    47.909    UC/SUC/s_estado_reg[1]_0
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.327    48.236 r  UC/SUC/UC_ROM_i_12/O
                         net (fo=96, routed)          5.279    53.515    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y34         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.479    88.174    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.244    
                         clock uncertainty           -0.035    88.209    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774    87.435    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.435    
                         arrival time                         -53.515    
  -------------------------------------------------------------------
                         slack                                 33.920    

Slack (MET) :             33.959ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.618ns  (logic 1.046ns (13.730%)  route 6.572ns (86.270%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 88.174 - 83.330 ) 
    Source Clock Delay      (SCD):    4.405ns = ( 46.065 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.700    46.065    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.623    46.688 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          0.969    47.657    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16
    SLICE_X44Y30         LUT5 (Prop_lut5_I0_O)        0.299    47.956 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.414    48.369    UC/SUC/UC_ROM_i_8_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I2_O)        0.124    48.493 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          5.190    53.683    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y34         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.479    88.174    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.244    
                         clock uncertainty           -0.035    88.209    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    87.643    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.643    
                         arrival time                         -53.683    
  -------------------------------------------------------------------
                         slack                                 33.959    

Slack (MET) :             34.008ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.366ns  (logic 0.951ns (12.910%)  route 6.415ns (87.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 88.174 - 83.330 ) 
    Source Clock Delay      (SCD):    4.405ns = ( 46.065 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.700    46.065    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.623    46.688 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.056    47.744    UC/SUC/s_estado_reg[1]_0
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.328    48.072 r  UC/SUC/UC_ROM_i_14/O
                         net (fo=96, routed)          5.360    53.432    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y34         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.479    88.174    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.244    
                         clock uncertainty           -0.035    88.209    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.769    87.440    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.440    
                         arrival time                         -53.432    
  -------------------------------------------------------------------
                         slack                                 34.008    

Slack (MET) :             34.015ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.355ns  (logic 0.950ns (12.917%)  route 6.405ns (87.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 88.174 - 83.330 ) 
    Source Clock Delay      (SCD):    4.405ns = ( 46.065 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.700    46.065    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.623    46.688 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.225    47.913    UC/SUC/s_estado_reg[1]_0
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.327    48.240 r  UC/SUC/UC_ROM_i_15/O
                         net (fo=99, routed)          5.180    53.420    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y34         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.479    88.174    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.244    
                         clock uncertainty           -0.035    88.209    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.774    87.435    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.435    
                         arrival time                         -53.420    
  -------------------------------------------------------------------
                         slack                                 34.015    

Slack (MET) :             34.016ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.568ns  (logic 0.922ns (12.183%)  route 6.646ns (87.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.180 - 83.330 ) 
    Source Clock Delay      (SCD):    4.405ns = ( 46.065 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.700    46.065    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.623    46.688 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.221    47.909    UC/SUC/s_estado_reg[1]_0
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.299    48.208 r  UC/SUC/UC_ROM_i_11/O
                         net (fo=96, routed)          5.425    53.633    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[11]
    RAMB18_X2Y36         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.485    88.180    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.250    
                         clock uncertainty           -0.035    88.215    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    87.649    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.649    
                         arrival time                         -53.633    
  -------------------------------------------------------------------
                         slack                                 34.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.367ns (25.107%)  route 1.095ns (74.893%))
  Logic Levels:           0  
  Clock Path Skew:        1.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    4.061ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.882     3.287    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.100     3.387 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.674     4.061    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X39Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.367     4.428 r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/Q
                         net (fo=98, routed)          1.095     5.523    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.604     5.147    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071     5.077    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.360     5.437    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.437    
                         arrival time                           5.523    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.367ns (25.107%)  route 1.095ns (74.893%))
  Logic Levels:           0  
  Clock Path Skew:        1.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    4.061ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.882     3.287    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.100     3.387 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.674     4.061    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X39Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.367     4.428 r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/Q
                         net (fo=98, routed)          1.095     5.523    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.604     5.147    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB18_X0Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071     5.077    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.360     5.437    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.437    
                         arrival time                           5.523    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 UC/Control_INT/s_QB2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB3_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.559     1.463    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X37Y34         FDPE                                         r  UC/Control_INT/s_QB2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.604 r  UC/Control_INT/s_QB2_reg/Q
                         net (fo=1, routed)           0.056     1.660    UC/Control_INT/s_QB2
    SLICE_X37Y34         FDPE                                         r  UC/Control_INT/s_QB3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.826     1.975    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X37Y34         FDPE                                         r  UC/Control_INT/s_QB3_reg/C
                         clock pessimism             -0.512     1.463    
    SLICE_X37Y34         FDPE (Hold_fdpe_C_D)         0.075     1.538    UC/Control_INT/s_QB3_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.856%)  route 0.187ns (50.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.921     1.165    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.045     1.210 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.217     1.427    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X39Y33         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.141     1.568 r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/Q
                         net (fo=101, routed)         0.187     1.755    UC/Uni_Micropro/CONTADOR/addra[0]
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.800 r  UC/Uni_Micropro/CONTADOR/MAIN.S[5]_i_1/O
                         net (fo=1, routed)           0.000     1.800    UC/Uni_Micropro/CONTADOR/plusOp[5]
    SLICE_X39Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.065     1.497    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.056     1.553 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.328     1.880    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X39Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/C
                         clock pessimism             -0.343     1.537    
    SLICE_X39Y34         FDCE (Hold_fdce_C_D)         0.092     1.629    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.829%)  route 0.175ns (45.171%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.921     1.165    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.045     1.210 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.222     1.432    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X38Y32         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.164     1.596 r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/Q
                         net (fo=99, routed)          0.175     1.770    UC/Uni_Micropro/CONTADOR/addra[2]
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.048     1.818 r  UC/Uni_Micropro/CONTADOR/MAIN.S[4]_i_1/O
                         net (fo=1, routed)           0.000     1.818    UC/Uni_Micropro/CONTADOR/plusOp[4]
    SLICE_X39Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.065     1.497    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.056     1.553 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.328     1.880    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X39Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/C
                         clock pessimism             -0.343     1.537    
    SLICE_X39Y34         FDCE (Hold_fdce_C_D)         0.107     1.644    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UC/Sinc_BREQ/s_QB1_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Sinc_BREQ/s_QB2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.559     1.463    UC/Sinc_BREQ/CK32MHz_OBUF_BUFG
    SLICE_X38Y35         FDSE                                         r  UC/Sinc_BREQ/s_QB1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDSE (Prop_fdse_C_Q)         0.164     1.627 r  UC/Sinc_BREQ/s_QB1_reg/Q
                         net (fo=1, routed)           0.082     1.709    UC/Sinc_BREQ/s_QB1
    SLICE_X39Y35         LUT2 (Prop_lut2_I0_O)        0.045     1.754 r  UC/Sinc_BREQ/s_QB2_i_1__0/O
                         net (fo=1, routed)           0.000     1.754    UC/Sinc_BREQ/s_QB2_i_1__0_n_0
    SLICE_X39Y35         FDRE                                         r  UC/Sinc_BREQ/s_QB2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.827     1.976    UC/Sinc_BREQ/CK32MHz_OBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  UC/Sinc_BREQ/s_QB2_reg/C
                         clock pessimism             -0.500     1.476    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.091     1.567    UC/Sinc_BREQ/s_QB2_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.476%)  route 0.175ns (45.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.921     1.165    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.045     1.210 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.222     1.432    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X38Y32         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.164     1.596 r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/Q
                         net (fo=99, routed)          0.175     1.770    UC/Uni_Micropro/CONTADOR/addra[2]
    SLICE_X39Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.815 r  UC/Uni_Micropro/CONTADOR/MAIN.S[3]_i_1/O
                         net (fo=1, routed)           0.000     1.815    UC/Uni_Micropro/CONTADOR/plusOp[3]
    SLICE_X39Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.065     1.497    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.056     1.553 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.328     1.880    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X39Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/C
                         clock pessimism             -0.343     1.537    
    SLICE_X39Y34         FDCE (Hold_fdce_C_D)         0.091     1.628    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.081%)  route 0.164ns (46.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.921     1.165    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.045     1.210 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.217     1.427    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X39Y33         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.141     1.568 r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/Q
                         net (fo=101, routed)         0.164     1.732    UC/Uni_Micropro/CONTADOR/addra[0]
    SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.045     1.777 r  UC/Uni_Micropro/CONTADOR/MAIN.S[2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    UC/Uni_Micropro/CONTADOR/plusOp[2]
    SLICE_X38Y32         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.065     1.497    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.056     1.553 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.255     1.808    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X38Y32         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/C
                         clock pessimism             -0.343     1.465    
    SLICE_X38Y32         FDCE (Hold_fdce_C_D)         0.120     1.585    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 UC/SUC/s_estado_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/s_estado_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@41.660ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.692%)  route 0.183ns (42.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 43.542 - 41.660 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 43.167 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.904 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.959    42.863    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.048    42.911 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.256    43.167    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.207    43.374 r  UC/SUC/s_estado_reg[0]/Q
                         net (fo=14, routed)          0.183    43.557    UC/SUC/s_estado_reg[0]_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I2_O)        0.042    43.599 r  UC/SUC/s_estado[1]_i_1/O
                         net (fo=1, routed)           0.000    43.599    UC/SUC/s_estado[1]_i_1_n_0
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.092 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.093    43.185    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.060    43.245 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.297    43.542    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
                         clock pessimism             -0.375    43.167    
    SLICE_X37Y33         FDCE (Hold_fdce_C_D)         0.189    43.356    UC/SUC/s_estado_reg[1]
  -------------------------------------------------------------------
                         required time                        -43.356    
                         arrival time                          43.599    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 UC/SUC/s_estado_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/s_estado_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@41.660ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        0.435ns  (logic 0.252ns (57.984%)  route 0.183ns (42.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 43.542 - 41.660 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 43.167 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.904 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.959    42.863    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.048    42.911 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.256    43.167    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.207    43.374 r  UC/SUC/s_estado_reg[0]/Q
                         net (fo=14, routed)          0.183    43.557    UC/SUC/s_estado_reg[0]_0
    SLICE_X37Y33         LUT3 (Prop_lut3_I0_O)        0.045    43.602 r  UC/SUC/s_estado[0]_i_1/O
                         net (fo=1, routed)           0.000    43.602    UC/SUC/s_estado[0]_i_1_n_0
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.092 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.093    43.185    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.060    43.245 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.297    43.542    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[0]/C
                         clock pessimism             -0.375    43.167    
    SLICE_X37Y33         FDCE (Hold_fdce_C_D)         0.173    43.340    UC/SUC/s_estado_reg[0]
  -------------------------------------------------------------------
                         required time                        -43.340    
                         arrival time                          43.602    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CK_BASE }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y33  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y33  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y34  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y34  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y56  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y56  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y36  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y36  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y37  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y37  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X37Y33  UC/SUC/s_estado_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X37Y33  UC/SUC/s_estado_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X37Y33  UC/SUC/s_estado_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X37Y33  UC/SUC/s_estado_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         41.670      41.170     SLICE_X37Y34  UC/Control_INT/s_QB2_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         41.670      41.170     SLICE_X37Y34  UC/Control_INT/s_QB2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         41.670      41.170     SLICE_X37Y34  UC/Control_INT/s_QB3_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         41.670      41.170     SLICE_X37Y34  UC/Control_INT/s_QB3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X8Y40   UC/Control_INT/sn_NINT_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X8Y40   UC/Control_INT/sn_NINT_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         41.660      41.160     SLICE_X37Y34  UC/Control_INT/s_QB2_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         41.660      41.160     SLICE_X37Y34  UC/Control_INT/s_QB2_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         41.660      41.160     SLICE_X37Y34  UC/Control_INT/s_QB3_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         41.660      41.160     SLICE_X37Y34  UC/Control_INT/s_QB3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X8Y40   UC/Control_INT/sn_NINT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X8Y40   UC/Control_INT/sn_NINT_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X41Y37  UC/RST_SINC/n_RST_SINC_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X41Y37  UC/RST_SINC/n_RST_SINC_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         41.660      41.160     SLICE_X38Y35  UC/Sinc_BREQ/s_QB1_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         41.660      41.160     SLICE_X38Y35  UC/Sinc_BREQ/s_QB1_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       33.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.424ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.214ns  (logic 1.646ns (22.817%)  route 5.568ns (77.183%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 87.191 - 83.330 ) 
    Source Clock Delay      (SCD):    4.405ns = ( 46.065 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.700    46.065    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.623    46.688 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.225    47.913    UC/SUC/s_estado_reg[1]_0
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.327    48.240 r  UC/SUC/UC_ROM_i_15/O
                         net (fo=99, routed)          0.879    49.119    UC/SUC/UC_ROM_i_15_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.332    49.451 r  UC/SUC/RXD_OUT_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.667    50.118    UC/SUC/RXD_OUT_OBUF_inst_i_5_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124    50.242 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.444    50.686    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.124    50.810 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.462    51.272    UC/RST_SINC/ICB__0[0]
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.116    51.388 f  UC/RST_SINC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.891    53.279    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X38Y32         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.882    86.617    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.100    86.717 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.474    87.191    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X38Y32         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/C
                         clock pessimism              0.071    87.262    
                         clock uncertainty           -0.035    87.227    
    SLICE_X38Y32         FDCE (Recov_fdce_C_CLR)     -0.523    86.704    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]
  -------------------------------------------------------------------
                         required time                         86.704    
                         arrival time                         -53.279    
  -------------------------------------------------------------------
                         slack                                 33.424    

Slack (MET) :             33.424ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.214ns  (logic 1.646ns (22.817%)  route 5.568ns (77.183%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 87.191 - 83.330 ) 
    Source Clock Delay      (SCD):    4.405ns = ( 46.065 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.700    46.065    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.623    46.688 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.225    47.913    UC/SUC/s_estado_reg[1]_0
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.327    48.240 r  UC/SUC/UC_ROM_i_15/O
                         net (fo=99, routed)          0.879    49.119    UC/SUC/UC_ROM_i_15_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.332    49.451 r  UC/SUC/RXD_OUT_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.667    50.118    UC/SUC/RXD_OUT_OBUF_inst_i_5_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124    50.242 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.444    50.686    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.124    50.810 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.462    51.272    UC/RST_SINC/ICB__0[0]
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.116    51.388 f  UC/RST_SINC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.891    53.279    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X38Y32         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.882    86.617    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.100    86.717 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.474    87.191    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X38Y32         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/C
                         clock pessimism              0.071    87.262    
                         clock uncertainty           -0.035    87.227    
    SLICE_X38Y32         FDCE (Recov_fdce_C_CLR)     -0.523    86.704    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]
  -------------------------------------------------------------------
                         required time                         86.704    
                         arrival time                         -53.279    
  -------------------------------------------------------------------
                         slack                                 33.424    

Slack (MET) :             33.809ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        6.743ns  (logic 1.646ns (24.409%)  route 5.097ns (75.591%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 87.191 - 83.330 ) 
    Source Clock Delay      (SCD):    4.405ns = ( 46.065 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.700    46.065    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.623    46.688 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.225    47.913    UC/SUC/s_estado_reg[1]_0
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.327    48.240 r  UC/SUC/UC_ROM_i_15/O
                         net (fo=99, routed)          0.879    49.119    UC/SUC/UC_ROM_i_15_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.332    49.451 r  UC/SUC/RXD_OUT_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.667    50.118    UC/SUC/RXD_OUT_OBUF_inst_i_5_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124    50.242 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.444    50.686    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.124    50.810 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.462    51.272    UC/RST_SINC/ICB__0[0]
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.116    51.388 f  UC/RST_SINC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.421    52.809    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X39Y33         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.882    86.617    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.100    86.717 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.474    87.191    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X39Y33         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/C
                         clock pessimism              0.071    87.262    
                         clock uncertainty           -0.035    87.226    
    SLICE_X39Y33         FDCE (Recov_fdce_C_CLR)     -0.609    86.617    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]
  -------------------------------------------------------------------
                         required time                         86.617    
                         arrival time                         -52.809    
  -------------------------------------------------------------------
                         slack                                 33.809    

Slack (MET) :             34.005ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        6.747ns  (logic 1.646ns (24.398%)  route 5.101ns (75.602%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.061ns = ( 87.391 - 83.330 ) 
    Source Clock Delay      (SCD):    4.405ns = ( 46.065 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.700    46.065    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.623    46.688 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.225    47.913    UC/SUC/s_estado_reg[1]_0
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.327    48.240 r  UC/SUC/UC_ROM_i_15/O
                         net (fo=99, routed)          0.879    49.119    UC/SUC/UC_ROM_i_15_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.332    49.451 r  UC/SUC/RXD_OUT_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.667    50.118    UC/SUC/RXD_OUT_OBUF_inst_i_5_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124    50.242 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.444    50.686    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.124    50.810 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.462    51.272    UC/RST_SINC/ICB__0[0]
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.116    51.388 f  UC/RST_SINC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.424    52.812    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X39Y34         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.882    86.617    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.100    86.717 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.674    87.391    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X39Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/C
                         clock pessimism              0.071    87.461    
                         clock uncertainty           -0.035    87.426    
    SLICE_X39Y34         FDCE (Recov_fdce_C_CLR)     -0.609    86.817    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]
  -------------------------------------------------------------------
                         required time                         86.817    
                         arrival time                         -52.812    
  -------------------------------------------------------------------
                         slack                                 34.005    

Slack (MET) :             34.005ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        6.747ns  (logic 1.646ns (24.398%)  route 5.101ns (75.602%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.061ns = ( 87.391 - 83.330 ) 
    Source Clock Delay      (SCD):    4.405ns = ( 46.065 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.700    46.065    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.623    46.688 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.225    47.913    UC/SUC/s_estado_reg[1]_0
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.327    48.240 r  UC/SUC/UC_ROM_i_15/O
                         net (fo=99, routed)          0.879    49.119    UC/SUC/UC_ROM_i_15_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.332    49.451 r  UC/SUC/RXD_OUT_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.667    50.118    UC/SUC/RXD_OUT_OBUF_inst_i_5_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124    50.242 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.444    50.686    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.124    50.810 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.462    51.272    UC/RST_SINC/ICB__0[0]
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.116    51.388 f  UC/RST_SINC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.424    52.812    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X39Y34         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.882    86.617    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.100    86.717 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.674    87.391    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X39Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/C
                         clock pessimism              0.071    87.461    
                         clock uncertainty           -0.035    87.426    
    SLICE_X39Y34         FDCE (Recov_fdce_C_CLR)     -0.609    86.817    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]
  -------------------------------------------------------------------
                         required time                         86.817    
                         arrival time                         -52.812    
  -------------------------------------------------------------------
                         slack                                 34.005    

Slack (MET) :             34.005ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        6.747ns  (logic 1.646ns (24.398%)  route 5.101ns (75.602%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.061ns = ( 87.391 - 83.330 ) 
    Source Clock Delay      (SCD):    4.405ns = ( 46.065 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.700    46.065    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.623    46.688 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.225    47.913    UC/SUC/s_estado_reg[1]_0
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.327    48.240 r  UC/SUC/UC_ROM_i_15/O
                         net (fo=99, routed)          0.879    49.119    UC/SUC/UC_ROM_i_15_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.332    49.451 r  UC/SUC/RXD_OUT_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.667    50.118    UC/SUC/RXD_OUT_OBUF_inst_i_5_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124    50.242 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.444    50.686    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.124    50.810 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.462    51.272    UC/RST_SINC/ICB__0[0]
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.116    51.388 f  UC/RST_SINC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.424    52.812    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X39Y34         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.882    86.617    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.100    86.717 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.674    87.391    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X39Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/C
                         clock pessimism              0.071    87.461    
                         clock uncertainty           -0.035    87.426    
    SLICE_X39Y34         FDCE (Recov_fdce_C_CLR)     -0.609    86.817    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]
  -------------------------------------------------------------------
                         required time                         86.817    
                         arrival time                         -52.812    
  -------------------------------------------------------------------
                         slack                                 34.005    

Slack (MET) :             38.038ns  (required time - arrival time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/s_estado_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.580ns (26.032%)  route 1.648ns (73.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 45.578 - 41.660 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.562     5.106    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.456     5.562 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=7, routed)           0.988     6.550    UC/RST_SINC/n_RST_SINC
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.674 f  UC/RST_SINC/s_QB2_i_2/O
                         net (fo=5, routed)           0.660     7.334    UC/SUC/p_0_in
    SLICE_X37Y33         FDCE                                         f  UC/SUC/s_estado_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.820    44.885    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.093    44.978 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.599    45.578    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[0]/C
                         clock pessimism              0.071    45.648    
                         clock uncertainty           -0.035    45.613    
    SLICE_X37Y33         FDCE (Recov_fdce_C_CLR)     -0.241    45.372    UC/SUC/s_estado_reg[0]
  -------------------------------------------------------------------
                         required time                         45.372    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                 38.038    

Slack (MET) :             38.038ns  (required time - arrival time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/s_estado_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.580ns (26.032%)  route 1.648ns (73.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 45.578 - 41.660 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.562     5.106    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.456     5.562 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=7, routed)           0.988     6.550    UC/RST_SINC/n_RST_SINC
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.674 f  UC/RST_SINC/s_QB2_i_2/O
                         net (fo=5, routed)           0.660     7.334    UC/SUC/p_0_in
    SLICE_X37Y33         FDCE                                         f  UC/SUC/s_estado_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.820    44.885    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.093    44.978 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.599    45.578    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
                         clock pessimism              0.071    45.648    
                         clock uncertainty           -0.035    45.613    
    SLICE_X37Y33         FDCE (Recov_fdce_C_CLR)     -0.241    45.372    UC/SUC/s_estado_reg[1]
  -------------------------------------------------------------------
                         required time                         45.372    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                 38.038    

Slack (MET) :             80.526ns  (required time - arrival time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB2_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.580ns (24.509%)  route 1.786ns (75.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 88.134 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.562     5.106    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.456     5.562 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=7, routed)           0.988     6.550    UC/RST_SINC/n_RST_SINC
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.674 f  UC/RST_SINC/s_QB2_i_2/O
                         net (fo=5, routed)           0.798     7.472    UC/Control_INT/p_0_in
    SLICE_X37Y34         FDPE                                         f  UC/Control_INT/s_QB2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.439    88.134    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X37Y34         FDPE                                         r  UC/Control_INT/s_QB2_reg/C
                         clock pessimism              0.259    88.393    
                         clock uncertainty           -0.035    88.358    
    SLICE_X37Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    87.999    UC/Control_INT/s_QB2_reg
  -------------------------------------------------------------------
                         required time                         87.999    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                 80.526    

Slack (MET) :             80.526ns  (required time - arrival time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB3_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.580ns (24.509%)  route 1.786ns (75.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 88.134 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.562     5.106    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.456     5.562 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=7, routed)           0.988     6.550    UC/RST_SINC/n_RST_SINC
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.674 f  UC/RST_SINC/s_QB2_i_2/O
                         net (fo=5, routed)           0.798     7.472    UC/Control_INT/p_0_in
    SLICE_X37Y34         FDPE                                         f  UC/Control_INT/s_QB3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.439    88.134    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X37Y34         FDPE                                         r  UC/Control_INT/s_QB3_reg/C
                         clock pessimism              0.259    88.393    
                         clock uncertainty           -0.035    88.358    
    SLICE_X37Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    87.999    UC/Control_INT/s_QB3_reg
  -------------------------------------------------------------------
                         required time                         87.999    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                 80.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.288ns (11.481%)  route 2.220ns (88.519%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.549     1.793    UC/RST_SINC/CK32MHz_OBUF
    SLICE_X38Y34         LUT3 (Prop_lut3_I1_O)        0.044     1.837 f  UC/RST_SINC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.671     2.508    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X39Y34         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.065     1.497    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.056     1.553 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.328     1.880    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X39Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/C
                         clock pessimism              0.000     1.880    
                         clock uncertainty            0.035     1.915    
    SLICE_X39Y34         FDCE (Remov_fdce_C_CLR)     -0.158     1.757    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.288ns (11.481%)  route 2.220ns (88.519%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.549     1.793    UC/RST_SINC/CK32MHz_OBUF
    SLICE_X38Y34         LUT3 (Prop_lut3_I1_O)        0.044     1.837 f  UC/RST_SINC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.671     2.508    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X39Y34         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.065     1.497    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.056     1.553 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.328     1.880    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X39Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/C
                         clock pessimism              0.000     1.880    
                         clock uncertainty            0.035     1.915    
    SLICE_X39Y34         FDCE (Remov_fdce_C_CLR)     -0.158     1.757    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.288ns (11.481%)  route 2.220ns (88.519%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.549     1.793    UC/RST_SINC/CK32MHz_OBUF
    SLICE_X38Y34         LUT3 (Prop_lut3_I1_O)        0.044     1.837 f  UC/RST_SINC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.671     2.508    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X39Y34         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.065     1.497    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.056     1.553 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.328     1.880    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X39Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/C
                         clock pessimism              0.000     1.880    
                         clock uncertainty            0.035     1.915    
    SLICE_X39Y34         FDCE (Remov_fdce_C_CLR)     -0.158     1.757    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.288ns (11.509%)  route 2.214ns (88.491%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.549     1.793    UC/RST_SINC/CK32MHz_OBUF
    SLICE_X38Y34         LUT3 (Prop_lut3_I1_O)        0.044     1.837 f  UC/RST_SINC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.665     2.502    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X39Y33         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.065     1.497    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.056     1.553 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.250     1.802    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X39Y33         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/C
                         clock pessimism              0.000     1.802    
                         clock uncertainty            0.035     1.838    
    SLICE_X39Y33         FDCE (Remov_fdce_C_CLR)     -0.158     1.680    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.288ns (11.202%)  route 2.283ns (88.798%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.549     1.793    UC/RST_SINC/CK32MHz_OBUF
    SLICE_X38Y34         LUT3 (Prop_lut3_I1_O)        0.044     1.837 f  UC/RST_SINC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.733     2.570    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X38Y32         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.065     1.497    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.056     1.553 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.255     1.808    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X38Y32         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/C
                         clock pessimism              0.000     1.808    
                         clock uncertainty            0.035     1.843    
    SLICE_X38Y32         FDCE (Remov_fdce_C_CLR)     -0.133     1.710    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.288ns (11.202%)  route 2.283ns (88.798%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.549     1.793    UC/RST_SINC/CK32MHz_OBUF
    SLICE_X38Y34         LUT3 (Prop_lut3_I1_O)        0.044     1.837 f  UC/RST_SINC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.733     2.570    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X38Y32         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.065     1.497    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.056     1.553 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.255     1.808    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X38Y32         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/C
                         clock pessimism              0.000     1.808    
                         clock uncertainty            0.035     1.843    
    SLICE_X38Y32         FDCE (Remov_fdce_C_CLR)     -0.133     1.710    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB2_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.896%)  route 0.663ns (78.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.560     1.464    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=7, routed)           0.352     1.957    UC/RST_SINC/n_RST_SINC
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.002 f  UC/RST_SINC/s_QB2_i_2/O
                         net (fo=5, routed)           0.311     2.313    UC/Control_INT/p_0_in
    SLICE_X37Y34         FDPE                                         f  UC/Control_INT/s_QB2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.826     1.975    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X37Y34         FDPE                                         r  UC/Control_INT/s_QB2_reg/C
                         clock pessimism             -0.479     1.496    
    SLICE_X37Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     1.401    UC/Control_INT/s_QB2_reg
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB3_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.896%)  route 0.663ns (78.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.560     1.464    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=7, routed)           0.352     1.957    UC/RST_SINC/n_RST_SINC
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.002 f  UC/RST_SINC/s_QB2_i_2/O
                         net (fo=5, routed)           0.311     2.313    UC/Control_INT/p_0_in
    SLICE_X37Y34         FDPE                                         f  UC/Control_INT/s_QB3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.826     1.975    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X37Y34         FDPE                                         r  UC/Control_INT/s_QB3_reg/C
                         clock pessimism             -0.479     1.496    
    SLICE_X37Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     1.401    UC/Control_INT/s_QB3_reg
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             42.210ns  (arrival time - required time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/s_estado_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -41.670ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.365%)  route 0.610ns (76.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 43.542 - 41.660 ) 
    Source Clock Delay      (SCD):    1.464ns = ( 84.794 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244    83.574 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634    84.208    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    84.234 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.560    84.794    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141    84.935 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=7, routed)           0.352    85.287    UC/RST_SINC/n_RST_SINC
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.045    85.332 f  UC/RST_SINC/s_QB2_i_2/O
                         net (fo=5, routed)           0.258    85.590    UC/SUC/p_0_in
    SLICE_X37Y33         FDCE                                         f  UC/SUC/s_estado_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.092 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.093    43.185    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.060    43.245 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.297    43.542    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[0]/C
                         clock pessimism             -0.188    43.354    
                         clock uncertainty            0.035    43.389    
    SLICE_X37Y33         FDCE (Remov_fdce_C_CLR)     -0.010    43.379    UC/SUC/s_estado_reg[0]
  -------------------------------------------------------------------
                         required time                        -43.379    
                         arrival time                          85.590    
  -------------------------------------------------------------------
                         slack                                 42.210    

Slack (MET) :             42.210ns  (arrival time - required time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/s_estado_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -41.670ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.365%)  route 0.610ns (76.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 43.542 - 41.660 ) 
    Source Clock Delay      (SCD):    1.464ns = ( 84.794 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244    83.574 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634    84.208    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    84.234 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.560    84.794    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141    84.935 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=7, routed)           0.352    85.287    UC/RST_SINC/n_RST_SINC
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.045    85.332 f  UC/RST_SINC/s_QB2_i_2/O
                         net (fo=5, routed)           0.258    85.590    UC/SUC/p_0_in
    SLICE_X37Y33         FDCE                                         f  UC/SUC/s_estado_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.092 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.093    43.185    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.060    43.245 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.297    43.542    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
                         clock pessimism             -0.188    43.354    
                         clock uncertainty            0.035    43.389    
    SLICE_X37Y33         FDCE (Remov_fdce_C_CLR)     -0.010    43.379    UC/SUC/s_estado_reg[1]
  -------------------------------------------------------------------
                         required time                        -43.379    
                         arrival time                          85.590    
  -------------------------------------------------------------------
                         slack                                 42.210    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           280 Endpoints
Min Delay           280 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LDB[2]
                            (input port)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.197ns  (logic 3.014ns (22.838%)  route 10.183ns (77.162%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  LDB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[2]_inst/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  LDB_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           5.199     6.656    UC/Uni_Micropro/UCROM/LDB_IBUF[2]
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_11/O
                         net (fo=1, routed)           0.792     7.572    UC/Uni_Micropro/UCROM/VECTOR[3]_i_11_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_8/O
                         net (fo=1, routed)           0.735     8.430    UC/Uni_Micropro/UCROM/VECTOR[3]_i_8_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.554 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_6/O
                         net (fo=1, routed)           0.639     9.194    UC/Uni_Micropro/UCROM/VECTOR[3]_i_6_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.318 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_1/O
                         net (fo=24, routed)          2.818    12.135    UC/Uni_Micropro/UCROM/VECTOR_reg[2]
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.124    12.259 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_7__2/O
                         net (fo=1, routed)           0.000    12.259    UC/Uni_Micropro/UCROM/CUENTA[0]_i_7__2_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.639 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    12.639    UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.756 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    12.757    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.874 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    12.874    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__3_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.197 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__3/O[1]
                         net (fo=1, routed)           0.000    13.197    Arq_Fisica/AUX7/CUENTA_reg[15]_0[1]
    SLICE_X8Y51          FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[2]
                            (input port)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.189ns  (logic 3.006ns (22.791%)  route 10.183ns (77.209%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  LDB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[2]_inst/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  LDB_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           5.199     6.656    UC/Uni_Micropro/UCROM/LDB_IBUF[2]
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_11/O
                         net (fo=1, routed)           0.792     7.572    UC/Uni_Micropro/UCROM/VECTOR[3]_i_11_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_8/O
                         net (fo=1, routed)           0.735     8.430    UC/Uni_Micropro/UCROM/VECTOR[3]_i_8_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.554 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_6/O
                         net (fo=1, routed)           0.639     9.194    UC/Uni_Micropro/UCROM/VECTOR[3]_i_6_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.318 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_1/O
                         net (fo=24, routed)          2.818    12.135    UC/Uni_Micropro/UCROM/VECTOR_reg[2]
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.124    12.259 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_7__2/O
                         net (fo=1, routed)           0.000    12.259    UC/Uni_Micropro/UCROM/CUENTA[0]_i_7__2_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.639 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    12.639    UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.756 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    12.757    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.874 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    12.874    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__3_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.189 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000    13.189    Arq_Fisica/AUX7/CUENTA_reg[15]_0[3]
    SLICE_X8Y51          FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[2]
                            (input port)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.113ns  (logic 2.930ns (22.344%)  route 10.183ns (77.656%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  LDB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[2]_inst/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  LDB_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           5.199     6.656    UC/Uni_Micropro/UCROM/LDB_IBUF[2]
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_11/O
                         net (fo=1, routed)           0.792     7.572    UC/Uni_Micropro/UCROM/VECTOR[3]_i_11_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_8/O
                         net (fo=1, routed)           0.735     8.430    UC/Uni_Micropro/UCROM/VECTOR[3]_i_8_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.554 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_6/O
                         net (fo=1, routed)           0.639     9.194    UC/Uni_Micropro/UCROM/VECTOR[3]_i_6_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.318 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_1/O
                         net (fo=24, routed)          2.818    12.135    UC/Uni_Micropro/UCROM/VECTOR_reg[2]
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.124    12.259 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_7__2/O
                         net (fo=1, routed)           0.000    12.259    UC/Uni_Micropro/UCROM/CUENTA[0]_i_7__2_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.639 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    12.639    UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.756 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    12.757    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.874 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    12.874    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__3_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.113 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__3/O[2]
                         net (fo=1, routed)           0.000    13.113    Arq_Fisica/AUX7/CUENTA_reg[15]_0[2]
    SLICE_X8Y51          FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[2]
                            (input port)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.093ns  (logic 2.910ns (22.225%)  route 10.183ns (77.775%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  LDB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[2]_inst/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  LDB_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           5.199     6.656    UC/Uni_Micropro/UCROM/LDB_IBUF[2]
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_11/O
                         net (fo=1, routed)           0.792     7.572    UC/Uni_Micropro/UCROM/VECTOR[3]_i_11_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_8/O
                         net (fo=1, routed)           0.735     8.430    UC/Uni_Micropro/UCROM/VECTOR[3]_i_8_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.554 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_6/O
                         net (fo=1, routed)           0.639     9.194    UC/Uni_Micropro/UCROM/VECTOR[3]_i_6_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.318 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_1/O
                         net (fo=24, routed)          2.818    12.135    UC/Uni_Micropro/UCROM/VECTOR_reg[2]
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.124    12.259 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_7__2/O
                         net (fo=1, routed)           0.000    12.259    UC/Uni_Micropro/UCROM/CUENTA[0]_i_7__2_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.639 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    12.639    UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.756 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    12.757    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.874 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    12.874    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__3_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.093 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__3/O[0]
                         net (fo=1, routed)           0.000    13.093    Arq_Fisica/AUX7/CUENTA_reg[15]_0[0]
    SLICE_X8Y51          FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[2]
                            (input port)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.080ns  (logic 2.897ns (22.148%)  route 10.183ns (77.852%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  LDB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[2]_inst/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  LDB_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           5.199     6.656    UC/Uni_Micropro/UCROM/LDB_IBUF[2]
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_11/O
                         net (fo=1, routed)           0.792     7.572    UC/Uni_Micropro/UCROM/VECTOR[3]_i_11_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_8/O
                         net (fo=1, routed)           0.735     8.430    UC/Uni_Micropro/UCROM/VECTOR[3]_i_8_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.554 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_6/O
                         net (fo=1, routed)           0.639     9.194    UC/Uni_Micropro/UCROM/VECTOR[3]_i_6_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.318 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_1/O
                         net (fo=24, routed)          2.818    12.135    UC/Uni_Micropro/UCROM/VECTOR_reg[2]
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.124    12.259 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_7__2/O
                         net (fo=1, routed)           0.000    12.259    UC/Uni_Micropro/UCROM/CUENTA[0]_i_7__2_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.639 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    12.639    UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.756 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    12.757    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.080 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__3/O[1]
                         net (fo=1, routed)           0.000    13.080    Arq_Fisica/AUX7/CUENTA_reg[11]_0[1]
    SLICE_X8Y50          FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[2]
                            (input port)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.072ns  (logic 2.889ns (22.100%)  route 10.183ns (77.900%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  LDB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[2]_inst/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  LDB_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           5.199     6.656    UC/Uni_Micropro/UCROM/LDB_IBUF[2]
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_11/O
                         net (fo=1, routed)           0.792     7.572    UC/Uni_Micropro/UCROM/VECTOR[3]_i_11_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_8/O
                         net (fo=1, routed)           0.735     8.430    UC/Uni_Micropro/UCROM/VECTOR[3]_i_8_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.554 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_6/O
                         net (fo=1, routed)           0.639     9.194    UC/Uni_Micropro/UCROM/VECTOR[3]_i_6_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.318 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_1/O
                         net (fo=24, routed)          2.818    12.135    UC/Uni_Micropro/UCROM/VECTOR_reg[2]
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.124    12.259 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_7__2/O
                         net (fo=1, routed)           0.000    12.259    UC/Uni_Micropro/UCROM/CUENTA[0]_i_7__2_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.639 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    12.639    UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.756 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    12.757    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.072 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000    13.072    Arq_Fisica/AUX7/CUENTA_reg[11]_0[3]
    SLICE_X8Y50          FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[2]
                            (input port)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.996ns  (logic 2.813ns (21.645%)  route 10.183ns (78.355%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  LDB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[2]_inst/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  LDB_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           5.199     6.656    UC/Uni_Micropro/UCROM/LDB_IBUF[2]
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_11/O
                         net (fo=1, routed)           0.792     7.572    UC/Uni_Micropro/UCROM/VECTOR[3]_i_11_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_8/O
                         net (fo=1, routed)           0.735     8.430    UC/Uni_Micropro/UCROM/VECTOR[3]_i_8_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.554 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_6/O
                         net (fo=1, routed)           0.639     9.194    UC/Uni_Micropro/UCROM/VECTOR[3]_i_6_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.318 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_1/O
                         net (fo=24, routed)          2.818    12.135    UC/Uni_Micropro/UCROM/VECTOR_reg[2]
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.124    12.259 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_7__2/O
                         net (fo=1, routed)           0.000    12.259    UC/Uni_Micropro/UCROM/CUENTA[0]_i_7__2_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.639 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    12.639    UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.756 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    12.757    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.996 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000    12.996    Arq_Fisica/AUX7/CUENTA_reg[11]_0[2]
    SLICE_X8Y50          FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[2]
                            (input port)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.976ns  (logic 2.793ns (21.524%)  route 10.183ns (78.476%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  LDB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[2]_inst/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  LDB_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           5.199     6.656    UC/Uni_Micropro/UCROM/LDB_IBUF[2]
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_11/O
                         net (fo=1, routed)           0.792     7.572    UC/Uni_Micropro/UCROM/VECTOR[3]_i_11_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_8/O
                         net (fo=1, routed)           0.735     8.430    UC/Uni_Micropro/UCROM/VECTOR[3]_i_8_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.554 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_6/O
                         net (fo=1, routed)           0.639     9.194    UC/Uni_Micropro/UCROM/VECTOR[3]_i_6_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.318 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_1/O
                         net (fo=24, routed)          2.818    12.135    UC/Uni_Micropro/UCROM/VECTOR_reg[2]
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.124    12.259 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_7__2/O
                         net (fo=1, routed)           0.000    12.259    UC/Uni_Micropro/UCROM/CUENTA[0]_i_7__2_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.639 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    12.639    UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.756 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    12.757    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.976 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000    12.976    Arq_Fisica/AUX7/CUENTA_reg[11]_0[0]
    SLICE_X8Y50          FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[2]
                            (input port)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.962ns  (logic 2.780ns (21.446%)  route 10.182ns (78.554%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  LDB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[2]_inst/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  LDB_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           5.199     6.656    UC/Uni_Micropro/UCROM/LDB_IBUF[2]
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_11/O
                         net (fo=1, routed)           0.792     7.572    UC/Uni_Micropro/UCROM/VECTOR[3]_i_11_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_8/O
                         net (fo=1, routed)           0.735     8.430    UC/Uni_Micropro/UCROM/VECTOR[3]_i_8_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.554 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_6/O
                         net (fo=1, routed)           0.639     9.194    UC/Uni_Micropro/UCROM/VECTOR[3]_i_6_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.318 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_1/O
                         net (fo=24, routed)          2.818    12.135    UC/Uni_Micropro/UCROM/VECTOR_reg[2]
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.124    12.259 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_7__2/O
                         net (fo=1, routed)           0.000    12.259    UC/Uni_Micropro/UCROM/CUENTA[0]_i_7__2_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.639 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    12.639    UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.962 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3/O[1]
                         net (fo=1, routed)           0.000    12.962    Arq_Fisica/AUX7/CUENTA_reg[7]_0[1]
    SLICE_X8Y49          FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[2]
                            (input port)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.954ns  (logic 2.772ns (21.398%)  route 10.182ns (78.602%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  LDB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[2]_inst/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  LDB_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           5.199     6.656    UC/Uni_Micropro/UCROM/LDB_IBUF[2]
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.780 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_11/O
                         net (fo=1, routed)           0.792     7.572    UC/Uni_Micropro/UCROM/VECTOR[3]_i_11_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_8/O
                         net (fo=1, routed)           0.735     8.430    UC/Uni_Micropro/UCROM/VECTOR[3]_i_8_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.554 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_6/O
                         net (fo=1, routed)           0.639     9.194    UC/Uni_Micropro/UCROM/VECTOR[3]_i_6_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.318 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_1/O
                         net (fo=24, routed)          2.818    12.135    UC/Uni_Micropro/UCROM/VECTOR_reg[2]
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.124    12.259 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_7__2/O
                         net (fo=1, routed)           0.000    12.259    UC/Uni_Micropro/UCROM/CUENTA[0]_i_7__2_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.639 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    12.639    UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.954 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000    12.954    Arq_Fisica/AUX7/CUENTA_reg[7]_0[3]
    SLICE_X8Y49          FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Arq_Fisica/AUX6/CUENTA_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.251ns (61.744%)  route 0.156ns (38.256%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE                         0.000     0.000 r  Arq_Fisica/AUX6/CUENTA_reg[9]/C
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX6/CUENTA_reg[9]/Q
                         net (fo=2, routed)           0.156     0.297    UC/Uni_Micropro/UCROM/CUENTA_reg_2[9]
    SLICE_X39Y48         LUT4 (Prop_lut4_I1_O)        0.045     0.342 r  UC/Uni_Micropro/UCROM/CUENTA[8]_i_8__1/O
                         net (fo=1, routed)           0.000     0.342    UC/Uni_Micropro/UCROM/CUENTA[8]_i_8__1_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.407 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     0.407    Arq_Fisica/AUX6/CUENTA_reg[11]_0[1]
    SLICE_X39Y48         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/AUX6/CUENTA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.251ns (61.735%)  route 0.156ns (38.265%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE                         0.000     0.000 r  Arq_Fisica/AUX6/CUENTA_reg[1]/C
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX6/CUENTA_reg[1]/Q
                         net (fo=2, routed)           0.156     0.297    UC/Uni_Micropro/UCROM/CUENTA_reg_2[1]
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.045     0.342 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_8__1/O
                         net (fo=1, routed)           0.000     0.342    UC/Uni_Micropro/UCROM/CUENTA[0]_i_8__1_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.407 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     0.407    Arq_Fisica/AUX6/CUENTA_reg[3]_0[1]
    SLICE_X39Y46         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/PC/CUENTA_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/PC/CUENTA_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE                         0.000     0.000 r  Arq_Fisica/PC/CUENTA_reg[11]/C
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/PC/CUENTA_reg[11]/Q
                         net (fo=2, routed)           0.169     0.310    UC/Uni_Micropro/UCROM/CUENTA_reg[11]
    SLICE_X37Y37         LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  UC/Uni_Micropro/UCROM/CUENTA[8]_i_2/O
                         net (fo=1, routed)           0.000     0.355    UC/Uni_Micropro/UCROM/CUENTA[8]_i_2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    Arq_Fisica/PC/CUENTA_reg[11]_0[3]
    SLICE_X37Y37         FDRE                                         r  Arq_Fisica/PC/CUENTA_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/PC/CUENTA_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/PC/CUENTA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE                         0.000     0.000 r  Arq_Fisica/PC/CUENTA_reg[7]/C
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/PC/CUENTA_reg[7]/Q
                         net (fo=2, routed)           0.169     0.310    UC/Uni_Micropro/UCROM/CUENTA_reg[7]
    SLICE_X37Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_2/O
                         net (fo=1, routed)           0.000     0.355    UC/Uni_Micropro/UCROM/CUENTA[4]_i_2_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    Arq_Fisica/PC/CUENTA_reg[7]_0[3]
    SLICE_X37Y36         FDRE                                         r  Arq_Fisica/PC/CUENTA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/AUX6/CUENTA_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE                         0.000     0.000 r  Arq_Fisica/AUX6/CUENTA_reg[15]/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX6/CUENTA_reg[15]/Q
                         net (fo=2, routed)           0.170     0.311    UC/Uni_Micropro/UCROM/CUENTA_reg_2[15]
    SLICE_X39Y49         LUT4 (Prop_lut4_I1_O)        0.045     0.356 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_5__2/O
                         net (fo=1, routed)           0.000     0.356    UC/Uni_Micropro/UCROM/CUENTA[12]_i_5__2_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.419    Arq_Fisica/AUX6/CUENTA_reg[15]_0[3]
    SLICE_X39Y49         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/AUX6/CUENTA_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE                         0.000     0.000 r  Arq_Fisica/AUX6/CUENTA_reg[7]/C
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX6/CUENTA_reg[7]/Q
                         net (fo=2, routed)           0.170     0.311    UC/Uni_Micropro/UCROM/CUENTA_reg_2[7]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.045     0.356 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1/O
                         net (fo=1, routed)           0.000     0.356    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.419    Arq_Fisica/AUX6/CUENTA_reg[7]_0[3]
    SLICE_X39Y47         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/PC/CUENTA_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/PC/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE                         0.000     0.000 r  Arq_Fisica/PC/CUENTA_reg[15]/C
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/PC/CUENTA_reg[15]/Q
                         net (fo=2, routed)           0.170     0.311    UC/Uni_Micropro/UCROM/CUENTA_reg[15]
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_2/O
                         net (fo=1, routed)           0.000     0.356    UC/Uni_Micropro/UCROM/CUENTA[12]_i_2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    Arq_Fisica/PC/CUENTA_reg[15]_0[3]
    SLICE_X37Y38         FDRE                                         r  Arq_Fisica/PC/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/PC/CUENTA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/PC/CUENTA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE                         0.000     0.000 r  Arq_Fisica/PC/CUENTA_reg[3]/C
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/PC/CUENTA_reg[3]/Q
                         net (fo=2, routed)           0.170     0.311    UC/Uni_Micropro/UCROM/CUENTA_reg[3]
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_3/O
                         net (fo=1, routed)           0.000     0.356    UC/Uni_Micropro/UCROM/CUENTA[0]_i_3_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    Arq_Fisica/PC/O[3]
    SLICE_X37Y35         FDRE                                         r  Arq_Fisica/PC/CUENTA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/AUX6/CUENTA_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.079%)  route 0.172ns (40.921%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE                         0.000     0.000 r  Arq_Fisica/AUX6/CUENTA_reg[11]/C
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX6/CUENTA_reg[11]/Q
                         net (fo=2, routed)           0.172     0.313    UC/Uni_Micropro/UCROM/CUENTA_reg_2[11]
    SLICE_X39Y48         LUT4 (Prop_lut4_I1_O)        0.045     0.358 r  UC/Uni_Micropro/UCROM/CUENTA[8]_i_6__1/O
                         net (fo=1, routed)           0.000     0.358    UC/Uni_Micropro/UCROM/CUENTA[8]_i_6__1_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.421    Arq_Fisica/AUX6/CUENTA_reg[11]_0[3]
    SLICE_X39Y48         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/AUX6/CUENTA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.079%)  route 0.172ns (40.921%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE                         0.000     0.000 r  Arq_Fisica/AUX6/CUENTA_reg[3]/C
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX6/CUENTA_reg[3]/Q
                         net (fo=2, routed)           0.172     0.313    UC/Uni_Micropro/UCROM/CUENTA_reg_2[3]
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.045     0.358 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_6__1/O
                         net (fo=1, routed)           0.000     0.358    UC/Uni_Micropro/UCROM/CUENTA[0]_i_6__1_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.421    Arq_Fisica/AUX6/CUENTA_reg[3]_0[3]
    SLICE_X39Y46         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           324 Endpoints
Min Delay           324 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.147ns  (logic 5.173ns (42.590%)  route 6.973ns (57.410%))
  Logic Levels:           6  (LUT3=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.700    46.065    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.623    46.688 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.225    47.913    UC/SUC/s_estado_reg[1]_0
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.327    48.240 r  UC/SUC/UC_ROM_i_15/O
                         net (fo=99, routed)          0.879    49.119    UC/SUC/UC_ROM_i_15_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.332    49.451 r  UC/SUC/RXD_OUT_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.667    50.118    UC/SUC/RXD_OUT_OBUF_inst_i_5_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124    50.242 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.444    50.686    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.124    50.810 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.975    51.785    UC/SUC/ICB__0[0]
    SLICE_X37Y34         LUT3 (Prop_lut3_I0_O)        0.124    51.909 r  UC/SUC/RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.783    54.692    RXD_OUT_OBUF
    H19                  OBUF (Prop_obuf_I_O)         3.519    58.212 r  RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    58.212    RXD_OUT
    H19                                                               r  RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            n_OE_INI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.338ns  (logic 4.684ns (56.178%)  route 3.654ns (43.822%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.700    46.065    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.623    46.688 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          0.900    47.588    UC/SUC/s_estado_reg[1]_0
    SLICE_X37Y34         LUT2 (Prop_lut2_I1_O)        0.329    47.917 r  UC/SUC/n_OE_INI_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.754    50.671    n_OE_INI_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.732    54.403 r  n_OE_INI_OBUF_inst/O
                         net (fo=0)                   0.000    54.403    n_OE_INI
    G17                                                               r  n_OE_INI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            n_OE_BUSQ
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.138ns  (logic 4.446ns (54.628%)  route 3.693ns (45.372%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.700    46.065    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.623    46.688 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          0.900    47.588    UC/SUC/s_estado_reg[1]_0
    SLICE_X37Y34         LUT2 (Prop_lut2_I0_O)        0.299    47.887 r  UC/SUC/n_OE_BUSQ_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.792    50.680    n_OE_BUSQ_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.524    54.203 r  n_OE_BUSQ_OBUF_inst/O
                         net (fo=0)                   0.000    54.203    n_OE_BUSQ
    G19                                                               r  n_OE_BUSQ (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            n_OE_RI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.488ns  (logic 5.302ns (50.548%)  route 5.186ns (49.452%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           3.074    48.439    n_OE_RI_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.709    52.148 r  n_OE_RI_OBUF_inst/O
                         net (fo=0)                   0.000    52.148    n_OE_RI
    H17                                                               r  n_OE_RI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK32MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.007ns  (logic 5.096ns (50.919%)  route 4.912ns (49.081%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972    45.108    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.204 f  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         2.940    48.144    CK32MHz_OBUF_BUFG
    W2                   OBUF (Prop_obuf_I_O)         3.523    51.667 f  CK32MHz_OBUF_inst/O
                         net (fo=0)                   0.000    51.667    CK32MHz
    W2                                                                f  CK32MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK8MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.999ns  (logic 5.085ns (50.850%)  route 4.915ns (49.150%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972    45.108    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.204 f  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         2.943    48.147    CK32MHz_OBUF_BUFG
    T2                   OBUF (Prop_obuf_I_O)         3.513    51.659 f  CK8MHz_OBUF_inst/O
                         net (fo=0)                   0.000    51.659    CK8MHz
    T2                                                                f  CK8MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK4MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.996ns  (logic 5.082ns (50.842%)  route 4.914ns (49.158%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972    45.108    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.204 f  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         2.942    48.146    CK32MHz_OBUF_BUFG
    T1                   OBUF (Prop_obuf_I_O)         3.510    51.656 f  CK4MHz_OBUF_inst/O
                         net (fo=0)                   0.000    51.656    CK4MHz
    T1                                                                f  CK4MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK16MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.993ns  (logic 5.080ns (50.831%)  route 4.914ns (49.169%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972    45.108    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.204 f  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         2.942    48.146    CK32MHz_OBUF_BUFG
    U1                   OBUF (Prop_obuf_I_O)         3.508    51.653 f  CK16MHz_OBUF_inst/O
                         net (fo=0)                   0.000    51.653    CK16MHz
    U1                                                                f  CK16MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/s_estado_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB1_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.192ns  (logic 0.812ns (37.051%)  route 1.380ns (62.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.113    45.249    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.116    45.365 r  UC/Sinc_BREQ/n_OE_RI_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.700    46.065    UC/SUC/n_OE_RI_OBUF
    SLICE_X37Y33         FDCE                                         r  UC/SUC/s_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.660    46.725 f  UC/SUC/s_estado_reg[0]/Q
                         net (fo=14, routed)          0.985    47.710    UC/SUC/s_estado_reg[0]_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.152    47.862 f  UC/SUC/s_QB1_i_1/O
                         net (fo=1, routed)           0.395    48.257    UC/Control_INT/s_QB1_reg_0
    SLICE_X36Y34         FDPE                                         f  UC/Control_INT/s_QB1_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LDB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.029ns  (logic 6.348ns (37.279%)  route 10.681ns (62.721%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.606     5.149    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X2Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.603 f  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=2, routed)           1.810     9.413    UC/Uni_Micropro/UCROM/ICB[11]
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.152     9.565 f  UC/Uni_Micropro/UCROM/LDB_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           8.871    18.436    LDB_IOBUF[6]_inst/T
    A15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.742    22.179 r  LDB_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    22.179    LDB[6]
    A15                                                               r  LDB[6] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/Sinc_BREQ/s_QB2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Sinc_BREQ/sn_FIN_CM_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.141ns (33.908%)  route 0.275ns (66.092%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.559     1.463    UC/Sinc_BREQ/CK32MHz_OBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  UC/Sinc_BREQ/s_QB2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     1.604 f  UC/Sinc_BREQ/s_QB2_reg/Q
                         net (fo=7, routed)           0.275     1.878    UC/Sinc_BREQ/n_BREQS
    SLICE_X38Y34         FDPE                                         f  UC/Sinc_BREQ/sn_FIN_CM_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB1_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.186ns (27.224%)  route 0.497ns (72.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.560     1.464    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=7, routed)           0.370     1.975    UC/SUC/n_RST_SINC
    SLICE_X37Y34         LUT3 (Prop_lut3_I0_O)        0.045     2.020 f  UC/SUC/s_QB1_i_1/O
                         net (fo=1, routed)           0.127     2.147    UC/Control_INT/s_QB1_reg_0
    SLICE_X36Y34         FDPE                                         f  UC/Control_INT/s_QB1_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.949ns  (logic 0.694ns (73.105%)  route 0.255ns (26.895%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.606     1.510    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB18_X0Y21         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.095 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=31, routed)          0.255     2.351    UC/Uni_Micropro/UCROM/ICB[51]
    SLICE_X8Y51          LUT4 (Prop_lut4_I2_O)        0.045     2.396 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_5__3/O
                         net (fo=1, routed)           0.000     2.396    UC/Uni_Micropro/UCROM/CUENTA[12]_i_5__3_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.460 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     2.460    Arq_Fisica/AUX7/CUENTA_reg[15]_0[3]
    SLICE_X8Y51          FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.029ns  (logic 0.694ns (67.413%)  route 0.335ns (32.587%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.606     1.510    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB18_X0Y21         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.095 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=31, routed)          0.335     2.431    UC/Uni_Micropro/UCROM/ICB[51]
    SLICE_X8Y50          LUT4 (Prop_lut4_I2_O)        0.045     2.476 r  UC/Uni_Micropro/UCROM/CUENTA[8]_i_6__2/O
                         net (fo=1, routed)           0.000     2.476    UC/Uni_Micropro/UCROM/CUENTA[8]_i_6__2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.540 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     2.540    Arq_Fisica/AUX7/CUENTA_reg[11]_0[3]
    SLICE_X8Y50          FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.032ns  (logic 0.695ns (67.324%)  route 0.337ns (32.676%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.606     1.510    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB18_X0Y21         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.095 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=31, routed)          0.337     2.433    UC/Uni_Micropro/UCROM/ICB[51]
    SLICE_X8Y51          LUT4 (Prop_lut4_I2_O)        0.045     2.478 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_6__2/O
                         net (fo=1, routed)           0.000     2.478    UC/Uni_Micropro/UCROM/CUENTA[12]_i_6__2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.543 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.543    Arq_Fisica/AUX7/CUENTA_reg[15]_0[2]
    SLICE_X8Y51          FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Sinc_BREQ/s_QB4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/Registro_D/main_process.v_D_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.087ns  (logic 0.299ns (27.514%)  route 0.788ns (72.486%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.558     1.462    UC/Sinc_BREQ/CK32MHz_OBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  UC/Sinc_BREQ/s_QB4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  UC/Sinc_BREQ/s_QB4_reg/Q
                         net (fo=5, routed)           0.186     1.812    UC/Uni_Micropro/UCROM/n_BACK2
    SLICE_X38Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.857 r  UC/Uni_Micropro/UCROM/VECTOR[7]_i_7/O
                         net (fo=16, routed)          0.382     2.239    UC/Uni_Micropro/UCROM/VECTOR[7]_i_7_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.045     2.284 r  UC/Uni_Micropro/UCROM/VECTOR[5]_i_2/O
                         net (fo=1, routed)           0.052     2.336    UC/Uni_Micropro/UCROM/VECTOR[5]_i_2_n_0
    SLICE_X45Y39         LUT5 (Prop_lut5_I0_O)        0.045     2.381 r  UC/Uni_Micropro/UCROM/VECTOR[5]_i_1/O
                         net (fo=24, routed)          0.168     2.548    Arq_Fisica/Registro_D/IDB[4]
    SLICE_X46Y39         FDRE                                         r  Arq_Fisica/Registro_D/main_process.v_D_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.048ns  (logic 0.694ns (66.235%)  route 0.354ns (33.765%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.606     1.510    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB18_X0Y21         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.095 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=31, routed)          0.354     2.449    UC/Uni_Micropro/UCROM/ICB[51]
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.045     2.494 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__2/O
                         net (fo=1, routed)           0.000     2.494    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__2_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.558 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     2.558    Arq_Fisica/AUX7/CUENTA_reg[7]_0[3]
    SLICE_X8Y49          FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.058ns  (logic 0.695ns (65.703%)  route 0.363ns (34.297%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.606     1.510    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB18_X0Y21         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.095 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=31, routed)          0.363     2.458    UC/Uni_Micropro/UCROM/ICB[51]
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.045     2.503 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_7__2/O
                         net (fo=1, routed)           0.000     2.503    UC/Uni_Micropro/UCROM/CUENTA[4]_i_7__2_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.568 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.568    Arq_Fisica/AUX7/CUENTA_reg[7]_0[2]
    SLICE_X8Y49          FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Sinc_BREQ/s_QB4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/Registro_A/main_process.v_D_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.126ns  (logic 0.299ns (26.552%)  route 0.827ns (73.448%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.558     1.462    UC/Sinc_BREQ/CK32MHz_OBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  UC/Sinc_BREQ/s_QB4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  UC/Sinc_BREQ/s_QB4_reg/Q
                         net (fo=5, routed)           0.186     1.812    UC/Uni_Micropro/UCROM/n_BACK2
    SLICE_X38Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.857 r  UC/Uni_Micropro/UCROM/VECTOR[7]_i_7/O
                         net (fo=16, routed)          0.385     2.242    UC/Uni_Micropro/UCROM/VECTOR[7]_i_7_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.045     2.287 r  UC/Uni_Micropro/UCROM/S[7]_i_2/O
                         net (fo=1, routed)           0.125     2.412    UC/Uni_Micropro/UCROM/S[7]_i_2_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I0_O)        0.045     2.457 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          0.131     2.588    Arq_Fisica/Registro_A/IDB[7]
    SLICE_X46Y38         FDRE                                         r  Arq_Fisica/Registro_A/main_process.v_D_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Sinc_BREQ/s_QB4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/Registro_B/main_process.v_D_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.126ns  (logic 0.299ns (26.552%)  route 0.827ns (73.448%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.558     1.462    UC/Sinc_BREQ/CK32MHz_OBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  UC/Sinc_BREQ/s_QB4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  UC/Sinc_BREQ/s_QB4_reg/Q
                         net (fo=5, routed)           0.186     1.812    UC/Uni_Micropro/UCROM/n_BACK2
    SLICE_X38Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.857 r  UC/Uni_Micropro/UCROM/VECTOR[7]_i_7/O
                         net (fo=16, routed)          0.385     2.242    UC/Uni_Micropro/UCROM/VECTOR[7]_i_7_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.045     2.287 r  UC/Uni_Micropro/UCROM/S[7]_i_2/O
                         net (fo=1, routed)           0.125     2.412    UC/Uni_Micropro/UCROM/S[7]_i_2_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I0_O)        0.045     2.457 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          0.131     2.588    Arq_Fisica/Registro_B/IDB[7]
    SLICE_X47Y38         FDRE                                         r  Arq_Fisica/Registro_B/main_process.v_D_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           773 Endpoints
Min Delay           773 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.107ns  (logic 0.608ns (6.016%)  route 9.499ns (93.984%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/C
    SLICE_X44Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/Q
                         net (fo=1, routed)           0.502     0.958    UC/SUC/Q[4]
    SLICE_X44Y30         LUT3 (Prop_lut3_I2_O)        0.152     1.110 r  UC/SUC/UC_ROM_i_12/O
                         net (fo=96, routed)          8.997    10.107    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y56         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.658     5.022    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.067ns  (logic 0.580ns (5.761%)  route 9.487ns (94.239%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[6]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[6]/Q
                         net (fo=1, routed)           0.622     1.078    UC/SUC/Q[6]
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.202 r  UC/SUC/UC_ROM_i_10/O
                         net (fo=96, routed)          8.865    10.067    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[12]
    RAMB18_X0Y56         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.658     5.022    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.997ns  (logic 0.668ns (6.682%)  route 9.329ns (93.318%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[1]/C
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[1]/Q
                         net (fo=1, routed)           0.431     0.949    UC/SUC/Q[1]
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150     1.099 r  UC/SUC/UC_ROM_i_15/O
                         net (fo=99, routed)          8.898     9.997    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y56         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.658     5.022    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.919ns  (logic 0.580ns (5.848%)  route 9.339ns (94.152%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/Q
                         net (fo=1, routed)           0.584     1.040    UC/SUC/Q[3]
    SLICE_X44Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.164 r  UC/SUC/UC_ROM_i_13/O
                         net (fo=96, routed)          8.754     9.919    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y56         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.658     5.022    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.912ns  (logic 0.810ns (10.238%)  route 7.102ns (89.762%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         LDCE                         0.000     0.000 r  Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_LDC/G
    SLICE_X45Y30         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_LDC/Q
                         net (fo=2, routed)           1.263     1.825    Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_LDC_n_0
    SLICE_X44Y30         LUT5 (Prop_lut5_I3_O)        0.124     1.949 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.414     2.363    UC/SUC/UC_ROM_i_8_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I2_O)        0.124     2.487 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          5.425     7.912    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y56         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.658     5.022    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 Arq_Fisica/PSW_FINAL/CARRY_FLAG/Q_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.814ns  (logic 1.243ns (15.908%)  route 6.571ns (84.092%))
  Logic Levels:           6  (LDCE=1 LUT3=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         LDCE                         0.000     0.000 r  Arq_Fisica/PSW_FINAL/CARRY_FLAG/Q_reg_LDC/G
    SLICE_X46Y16         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  Arq_Fisica/PSW_FINAL/CARRY_FLAG/Q_reg_LDC/Q
                         net (fo=1, routed)           0.734     1.365    Arq_Fisica/PSW_FINAL/CARRY_FLAG/Q_reg_LDC_n_0
    SLICE_X46Y17         LUT3 (Prop_lut3_I1_O)        0.124     1.489 r  Arq_Fisica/PSW_FINAL/CARRY_FLAG/Q_C_i_4__0/O
                         net (fo=6, routed)           2.381     3.870    UC/SUC/s_estado_reg[1]_1[0]
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.994 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.659     4.652    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.776 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.444     5.220    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.344 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.462     5.806    UC/RST_SINC/ICB__0[0]
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.116     5.922 f  UC/RST_SINC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.891     7.814    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X38Y32         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.882     3.287    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.100     3.387 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.474     3.861    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X38Y32         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/C

Slack:                    inf
  Source:                 Arq_Fisica/PSW_FINAL/CARRY_FLAG/Q_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.814ns  (logic 1.243ns (15.908%)  route 6.571ns (84.092%))
  Logic Levels:           6  (LDCE=1 LUT3=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         LDCE                         0.000     0.000 r  Arq_Fisica/PSW_FINAL/CARRY_FLAG/Q_reg_LDC/G
    SLICE_X46Y16         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  Arq_Fisica/PSW_FINAL/CARRY_FLAG/Q_reg_LDC/Q
                         net (fo=1, routed)           0.734     1.365    Arq_Fisica/PSW_FINAL/CARRY_FLAG/Q_reg_LDC_n_0
    SLICE_X46Y17         LUT3 (Prop_lut3_I1_O)        0.124     1.489 r  Arq_Fisica/PSW_FINAL/CARRY_FLAG/Q_C_i_4__0/O
                         net (fo=6, routed)           2.381     3.870    UC/SUC/s_estado_reg[1]_1[0]
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.994 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.659     4.652    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.776 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.444     5.220    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.344 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.462     5.806    UC/RST_SINC/ICB__0[0]
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.116     5.922 f  UC/RST_SINC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.891     7.814    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X38Y32         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.882     3.287    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.100     3.387 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.474     3.861    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X38Y32         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/C

Slack:                    inf
  Source:                 Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.677ns  (logic 0.810ns (10.551%)  route 6.867ns (89.449%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         LDCE                         0.000     0.000 r  Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_LDC/G
    SLICE_X45Y30         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_LDC/Q
                         net (fo=2, routed)           1.263     1.825    Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_LDC_n_0
    SLICE_X44Y30         LUT5 (Prop_lut5_I3_O)        0.124     1.949 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.414     2.363    UC/SUC/UC_ROM_i_8_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I2_O)        0.124     2.487 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          5.190     7.677    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y34         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.479     4.844    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.375ns  (logic 0.810ns (10.984%)  route 6.565ns (89.016%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         LDCE                         0.000     0.000 r  Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_LDC/G
    SLICE_X45Y30         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_LDC/Q
                         net (fo=2, routed)           1.263     1.825    Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_LDC_n_0
    SLICE_X44Y30         LUT5 (Prop_lut5_I3_O)        0.124     1.949 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.414     2.363    UC/SUC/UC_ROM_i_8_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I2_O)        0.124     2.487 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          4.888     7.375    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y36         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.485     4.850    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.375ns  (logic 0.810ns (10.984%)  route 6.565ns (89.016%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         LDCE                         0.000     0.000 r  Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_LDC/G
    SLICE_X45Y30         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_LDC/Q
                         net (fo=2, routed)           1.263     1.825    Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_LDC_n_0
    SLICE_X44Y30         LUT5 (Prop_lut5_I3_O)        0.124     1.949 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.414     2.363    UC/SUC/UC_ROM_i_8_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I2_O)        0.124     2.487 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          4.888     7.375    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y37         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         1.485     4.850    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB18_X2Y37         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/Control_INT/s_QB1_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            UC/Control_INT/s_QB2_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.191ns (69.033%)  route 0.086ns (30.967%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE                         0.000     0.000 r  UC/Control_INT/s_QB1_reg/C
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  UC/Control_INT/s_QB1_reg/Q
                         net (fo=1, routed)           0.086     0.232    UC/Control_INT/s_QB1
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.277 r  UC/Control_INT/s_QB2_i_1/O
                         net (fo=1, routed)           0.000     0.277    UC/Control_INT/s_QB2_i_1_n_0
    SLICE_X37Y34         FDPE                                         r  UC/Control_INT/s_QB2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.826     1.975    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X37Y34         FDPE                                         r  UC/Control_INT/s_QB2_reg/C

Slack:                    inf
  Source:                 UC/Sinc_BREQ/sn_FIN_CM_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            UC/Sinc_BREQ/s_QB3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.207ns (36.547%)  route 0.359ns (63.453%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE                         0.000     0.000 r  UC/Sinc_BREQ/sn_FIN_CM_reg/C
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  UC/Sinc_BREQ/sn_FIN_CM_reg/Q
                         net (fo=2, routed)           0.175     0.339    UC/Sinc_BREQ/sn_FIN_CM
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.043     0.382 r  UC/Sinc_BREQ/s_QB3_i_1/O
                         net (fo=2, routed)           0.184     0.566    UC/Sinc_BREQ/s_QB3_i_1_n_0
    SLICE_X39Y35         FDRE                                         r  UC/Sinc_BREQ/s_QB3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.827     1.976    UC/Sinc_BREQ/CK32MHz_OBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  UC/Sinc_BREQ/s_QB3_reg/C

Slack:                    inf
  Source:                 UC/Sinc_BREQ/sn_FIN_CM_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            UC/Sinc_BREQ/s_QB3_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.207ns (33.268%)  route 0.415ns (66.732%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE                         0.000     0.000 r  UC/Sinc_BREQ/sn_FIN_CM_reg/C
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  UC/Sinc_BREQ/sn_FIN_CM_reg/Q
                         net (fo=2, routed)           0.175     0.339    UC/Sinc_BREQ/sn_FIN_CM
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.043     0.382 r  UC/Sinc_BREQ/s_QB3_i_1/O
                         net (fo=2, routed)           0.240     0.622    UC/Sinc_BREQ/s_QB3_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  UC/Sinc_BREQ/s_QB3_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.829     1.978    UC/Sinc_BREQ/CK32MHz_OBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  UC/Sinc_BREQ/s_QB3_reg_lopt_replica/C

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.184ns (24.935%)  route 0.554ns (75.065%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/C
    SLICE_X44Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/Q
                         net (fo=1, routed)           0.162     0.303    UC/SUC/Q[4]
    SLICE_X44Y30         LUT3 (Prop_lut3_I2_O)        0.043     0.346 r  UC/SUC/UC_ROM_i_12/O
                         net (fo=96, routed)          0.392     0.738    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.871     2.021    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.184ns (24.935%)  route 0.554ns (75.065%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/C
    SLICE_X44Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/Q
                         net (fo=1, routed)           0.162     0.303    UC/SUC/Q[4]
    SLICE_X44Y30         LUT3 (Prop_lut3_I2_O)        0.043     0.346 r  UC/SUC/UC_ROM_i_12/O
                         net (fo=96, routed)          0.392     0.738    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.871     2.021    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.922%)  route 0.560ns (75.078%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/Q
                         net (fo=1, routed)           0.204     0.345    UC/SUC/Q[3]
    SLICE_X44Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  UC/SUC/UC_ROM_i_13/O
                         net (fo=96, routed)          0.356     0.746    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.871     2.021    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.922%)  route 0.560ns (75.078%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/Q
                         net (fo=1, routed)           0.204     0.345    UC/SUC/Q[3]
    SLICE_X44Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  UC/SUC/UC_ROM_i_13/O
                         net (fo=96, routed)          0.356     0.746    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.871     2.021    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.549%)  route 0.604ns (76.451%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[6]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[6]/Q
                         net (fo=1, routed)           0.195     0.336    UC/SUC/Q[6]
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.381 r  UC/SUC/UC_ROM_i_10/O
                         net (fo=96, routed)          0.408     0.790    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[12]
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.871     2.021    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.549%)  route 0.604ns (76.451%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[6]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[6]/Q
                         net (fo=1, routed)           0.195     0.336    UC/SUC/Q[6]
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.381 r  UC/SUC/UC_ROM_i_10/O
                         net (fo=96, routed)          0.408     0.790    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/addra[12]
    RAMB18_X1Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.871     2.021    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.209ns (26.271%)  route 0.587ns (73.729%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[1]/C
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[1]/Q
                         net (fo=1, routed)           0.135     0.299    UC/SUC/Q[1]
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.344 r  UC/SUC/UC_ROM_i_15/O
                         net (fo=99, routed)          0.451     0.796    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=203, routed)         0.871     2.021    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK





