Protel Design System Design Rule Check
PCB File : D:\HUST\Do An\DATN\Gateway\Gateway\Gateway.PcbDoc
Date     : 4/19/2024
Time     : 9:20:58 PM

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=2mm) (Preferred=0.35mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (102.489mm,100.726mm) on Bottom Overlay And Pad C12-2(102.87mm,100.345mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (102.489mm,88.646mm) on Bottom Overlay And Pad C11-2(102.87mm,89.027mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (102.489mm,89.408mm) on Bottom Overlay And Pad C11-2(102.87mm,89.027mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (102.489mm,99.964mm) on Bottom Overlay And Pad C12-2(102.87mm,100.345mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (105.791mm,100.726mm) on Bottom Overlay And Pad C12-1(105.41mm,100.345mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (105.791mm,88.646mm) on Bottom Overlay And Pad C11-1(105.41mm,89.027mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (105.791mm,89.408mm) on Bottom Overlay And Pad C11-1(105.41mm,89.027mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (105.791mm,99.964mm) on Bottom Overlay And Pad C12-1(105.41mm,100.345mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (109.22mm,117.236mm) on Bottom Overlay And Pad C1-2(109.601mm,117.617mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (109.22mm,120.538mm) on Bottom Overlay And Pad C1-1(109.601mm,120.157mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (109.982mm,117.236mm) on Bottom Overlay And Pad C1-2(109.601mm,117.617mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (109.982mm,120.538mm) on Bottom Overlay And Pad C1-1(109.601mm,120.157mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (111.379mm,92.852mm) on Bottom Overlay And Pad C10-2(111.76mm,93.233mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (111.379mm,96.154mm) on Bottom Overlay And Pad C10-1(111.76mm,95.773mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (112.141mm,92.852mm) on Bottom Overlay And Pad C10-2(111.76mm,93.233mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (112.141mm,96.154mm) on Bottom Overlay And Pad C10-1(111.76mm,95.773mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Arc (116.936mm,121.046mm) on Top Overlay And Pad Q3-1(116.015mm,120.98mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (118.872mm,125.491mm) on Bottom Overlay And Pad C6-1(118.491mm,125.872mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (118.872mm,126.253mm) on Bottom Overlay And Pad C6-1(118.491mm,125.872mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (119.316mm,117.49mm) on Bottom Overlay And Pad C31-2(119.697mm,117.871mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (120.078mm,117.49mm) on Bottom Overlay And Pad C31-2(119.697mm,117.871mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (123.19mm,117.49mm) on Bottom Overlay And Pad C7-2(123.571mm,117.871mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (123.19mm,120.792mm) on Bottom Overlay And Pad C7-1(123.571mm,120.411mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (123.952mm,120.792mm) on Bottom Overlay And Pad C7-1(123.571mm,120.411mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Arc (123.952mm,78.105mm) on Top Overlay And Pad C15-1(123.139mm,78.867mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Arc (123.952mm,79.629mm) on Top Overlay And Pad C15-1(123.139mm,78.867mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (134.112mm,120.792mm) on Top Overlay And Pad C8-1(134.493mm,121.173mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (134.874mm,120.792mm) on Top Overlay And Pad C8-1(134.493mm,121.173mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Arc (137.922mm,107.33mm) on Top Overlay And Pad Q4-1(137.856mm,108.251mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Arc (58.543mm,85.608mm) on Top Overlay And Pad J1-5(58.547mm,83.794mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (66.802mm,101.585mm) on Top Overlay And Pad C14-1(67.183mm,101.204mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (67.564mm,101.585mm) on Top Overlay And Pad C14-1(67.183mm,101.204mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (75.438mm,70.612mm) on Top Overlay And Pad C18-2(75.819mm,70.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (75.438mm,71.374mm) on Top Overlay And Pad C18-2(75.819mm,70.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (78.588mm,77.851mm) on Top Overlay And Pad C16-1(76.327mm,77.851mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (78.588mm,77.851mm) on Top Overlay And Pad C16-2(80.899mm,77.851mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (78.74mm,70.612mm) on Top Overlay And Pad C18-1(78.359mm,70.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (78.74mm,71.374mm) on Top Overlay And Pad C18-1(78.359mm,70.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Arc (78.841mm,101.509mm) on Bottom Overlay And Pad U3-1(78.359mm,100.324mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (79.121mm,60.325mm) on Top Overlay And Pad C17-1(79.502mm,60.706mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (79.883mm,60.325mm) on Top Overlay And Pad C17-1(79.502mm,60.706mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (86.409mm,82.296mm) on Top Overlay And Pad C28-2(86.79mm,82.677mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (86.409mm,83.058mm) on Top Overlay And Pad C28-2(86.79mm,82.677mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (89.711mm,82.296mm) on Top Overlay And Pad C28-1(89.33mm,82.677mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (89.711mm,83.058mm) on Top Overlay And Pad C28-1(89.33mm,82.677mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (92.075mm,69.723mm) on Top Overlay And Pad C29-1(92.456mm,70.104mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (92.075mm,70.485mm) on Top Overlay And Pad C29-1(92.456mm,70.104mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (95.377mm,69.723mm) on Top Overlay And Pad C29-2(94.996mm,70.104mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (95.377mm,70.485mm) on Top Overlay And Pad C29-2(94.996mm,70.104mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (79.238mm,75.851mm) (80.038mm,79.851mm) on Top Overlay And Pad C16-2(80.899mm,77.851mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C10-2(111.76mm,93.233mm) on Bottom Layer And Track (110.871mm,92.852mm)(110.871mm,96.154mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C10-2(111.76mm,93.233mm) on Bottom Layer And Track (111.379mm,92.344mm)(111.76mm,92.344mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C10-2(111.76mm,93.233mm) on Bottom Layer And Track (111.76mm,92.344mm)(112.141mm,92.344mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C10-2(111.76mm,93.233mm) on Bottom Layer And Track (112.649mm,92.852mm)(112.649mm,96.154mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C1-1(109.601mm,120.157mm) on Bottom Layer And Track (108.712mm,117.236mm)(108.712mm,120.538mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C1-1(109.601mm,120.157mm) on Bottom Layer And Track (109.22mm,121.046mm)(109.982mm,121.046mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C1-1(109.601mm,120.157mm) on Bottom Layer And Track (110.49mm,117.236mm)(110.49mm,120.538mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C11-1(105.41mm,89.027mm) on Bottom Layer And Track (102.489mm,88.138mm)(105.791mm,88.138mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C11-1(105.41mm,89.027mm) on Bottom Layer And Track (102.489mm,89.916mm)(105.791mm,89.916mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C11-1(105.41mm,89.027mm) on Bottom Layer And Track (106.299mm,88.646mm)(106.299mm,89.408mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C11-2(102.87mm,89.027mm) on Bottom Layer And Track (101.981mm,88.646mm)(101.981mm,89.027mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C11-2(102.87mm,89.027mm) on Bottom Layer And Track (101.981mm,89.027mm)(101.981mm,89.408mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C11-2(102.87mm,89.027mm) on Bottom Layer And Track (102.489mm,88.138mm)(105.791mm,88.138mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C1-2(109.601mm,117.617mm) on Bottom Layer And Track (108.712mm,117.236mm)(108.712mm,120.538mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C1-2(109.601mm,117.617mm) on Bottom Layer And Track (109.22mm,116.728mm)(109.601mm,116.728mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C1-2(109.601mm,117.617mm) on Bottom Layer And Track (109.601mm,116.728mm)(109.982mm,116.728mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C1-2(109.601mm,117.617mm) on Bottom Layer And Track (110.49mm,117.236mm)(110.49mm,120.538mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-1(105.41mm,100.345mm) on Bottom Layer And Text "R17" (106.222mm,98.207mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C12-1(105.41mm,100.345mm) on Bottom Layer And Track (102.489mm,101.234mm)(105.791mm,101.234mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C12-1(105.41mm,100.345mm) on Bottom Layer And Track (102.489mm,99.456mm)(105.791mm,99.456mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C12-1(105.41mm,100.345mm) on Bottom Layer And Track (106.299mm,99.964mm)(106.299mm,100.726mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-2(102.87mm,100.345mm) on Bottom Layer And Text "R17" (106.222mm,98.207mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C12-2(102.87mm,100.345mm) on Bottom Layer And Track (101.981mm,100.345mm)(101.981mm,100.726mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C12-2(102.87mm,100.345mm) on Bottom Layer And Track (101.981mm,99.964mm)(101.981mm,100.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C12-2(102.87mm,100.345mm) on Bottom Layer And Track (102.489mm,101.234mm)(105.791mm,101.234mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C12-2(102.87mm,100.345mm) on Bottom Layer And Track (102.489mm,99.456mm)(105.791mm,99.456mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C14-1(67.183mm,101.204mm) on Top Layer And Track (66.294mm,98.283mm)(66.294mm,101.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C15-1(123.139mm,78.867mm) on Top Layer And Track (119.126mm,77.851mm)(123.952mm,77.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C15-1(123.139mm,78.867mm) on Top Layer And Track (119.126mm,79.883mm)(123.952mm,79.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C15-1(123.139mm,78.867mm) on Top Layer And Track (124.206mm,78.105mm)(124.206mm,79.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C15-2(119.939mm,78.867mm) on Top Layer And Track (118.872mm,78.105mm)(118.872mm,79.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad C15-2(119.939mm,78.867mm) on Top Layer And Track (119.126mm,77.851mm)(123.952mm,77.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad C15-2(119.939mm,78.867mm) on Top Layer And Track (119.126mm,79.883mm)(123.952mm,79.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C16-1(76.327mm,77.851mm) on Top Layer And Text "+" (76.463mm,78.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.031mm < 0.254mm) Between Pad C16-1(76.327mm,77.851mm) on Top Layer And Track (75.913mm,75.201mm)(75.913mm,77.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.031mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-1(76.327mm,77.851mm) on Top Layer And Track (75.913mm,77.851mm)(75.913mm,80.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-2(80.899mm,77.851mm) on Top Layer And Track (81.213mm,75.201mm)(81.213mm,80.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C17-1(79.502mm,60.706mm) on Top Layer And Track (78.613mm,60.325mm)(78.613mm,63.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C17-1(79.502mm,60.706mm) on Top Layer And Track (79.121mm,59.817mm)(79.883mm,59.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C17-1(79.502mm,60.706mm) on Top Layer And Track (80.391mm,60.325mm)(80.391mm,63.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C18-1(78.359mm,70.993mm) on Top Layer And Text "R28" (75.235mm,68.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C18-1(78.359mm,70.993mm) on Top Layer And Track (75.438mm,70.104mm)(78.74mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C18-1(78.359mm,70.993mm) on Top Layer And Track (75.438mm,71.882mm)(78.74mm,71.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C18-1(78.359mm,70.993mm) on Top Layer And Track (79.248mm,70.612mm)(79.248mm,71.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C18-2(75.819mm,70.993mm) on Top Layer And Text "R28" (75.235mm,68.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C18-2(75.819mm,70.993mm) on Top Layer And Track (74.93mm,70.612mm)(74.93mm,70.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C18-2(75.819mm,70.993mm) on Top Layer And Track (74.93mm,70.993mm)(74.93mm,71.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C18-2(75.819mm,70.993mm) on Top Layer And Track (75.438mm,70.104mm)(78.74mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C18-2(75.819mm,70.993mm) on Top Layer And Track (75.438mm,71.882mm)(78.74mm,71.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C19-1(96.901mm,76.327mm) on Top Layer And Track (95.91mm,75.413mm)(95.91mm,79.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C19-1(96.901mm,76.327mm) on Top Layer And Track (95.91mm,75.413mm)(97.892mm,75.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C19-1(96.901mm,76.327mm) on Top Layer And Track (97.892mm,75.413mm)(97.892mm,79.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C20-1(100.584mm,76.327mm) on Top Layer And Track (101.575mm,75.413mm)(101.575mm,79.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C20-1(100.584mm,76.327mm) on Top Layer And Track (99.593mm,75.413mm)(101.575mm,75.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C20-1(100.584mm,76.327mm) on Top Layer And Track (99.593mm,75.413mm)(99.593mm,79.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C20-2(100.584mm,78.613mm) on Top Layer And Track (101.575mm,75.413mm)(101.575mm,79.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C20-2(100.584mm,78.613mm) on Top Layer And Track (99.593mm,75.413mm)(99.593mm,79.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C20-2(100.584mm,78.613mm) on Top Layer And Track (99.593mm,79.527mm)(101.575mm,79.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C27-1(143.891mm,89.535mm) on Top Layer And Track (140.691mm,88.544mm)(144.805mm,88.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C27-1(143.891mm,89.535mm) on Top Layer And Track (140.691mm,90.526mm)(144.805mm,90.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C27-1(143.891mm,89.535mm) on Top Layer And Track (144.805mm,88.544mm)(144.805mm,90.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C27-2(141.605mm,89.535mm) on Top Layer And Track (140.691mm,88.544mm)(140.691mm,90.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C27-2(141.605mm,89.535mm) on Top Layer And Track (140.691mm,88.544mm)(144.805mm,88.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C27-2(141.605mm,89.535mm) on Top Layer And Track (140.691mm,90.526mm)(144.805mm,90.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C28-1(89.33mm,82.677mm) on Top Layer And Text "IC6" (85.674mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C28-1(89.33mm,82.677mm) on Top Layer And Track (86.409mm,81.788mm)(89.711mm,81.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C28-1(89.33mm,82.677mm) on Top Layer And Track (86.409mm,83.566mm)(89.711mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C28-1(89.33mm,82.677mm) on Top Layer And Track (90.219mm,82.296mm)(90.219mm,83.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C28-2(86.79mm,82.677mm) on Top Layer And Text "IC6" (85.674mm,80.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C28-2(86.79mm,82.677mm) on Top Layer And Track (85.901mm,82.296mm)(85.901mm,82.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C28-2(86.79mm,82.677mm) on Top Layer And Track (85.901mm,82.677mm)(85.901mm,83.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C28-2(86.79mm,82.677mm) on Top Layer And Track (86.409mm,81.788mm)(89.711mm,81.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C28-2(86.79mm,82.677mm) on Top Layer And Track (86.409mm,83.566mm)(89.711mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C29-1(92.456mm,70.104mm) on Top Layer And Text "C24" (91.694mm,68.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C29-1(92.456mm,70.104mm) on Top Layer And Track (91.567mm,69.723mm)(91.567mm,70.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C29-1(92.456mm,70.104mm) on Top Layer And Track (92.075mm,69.215mm)(95.377mm,69.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C29-1(92.456mm,70.104mm) on Top Layer And Track (92.075mm,70.993mm)(95.377mm,70.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C29-2(94.996mm,70.104mm) on Top Layer And Text "C24" (91.694mm,68.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C29-2(94.996mm,70.104mm) on Top Layer And Track (92.075mm,69.215mm)(95.377mm,69.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C29-2(94.996mm,70.104mm) on Top Layer And Track (92.075mm,70.993mm)(95.377mm,70.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C29-2(94.996mm,70.104mm) on Top Layer And Track (95.885mm,69.723mm)(95.885mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C29-2(94.996mm,70.104mm) on Top Layer And Track (95.885mm,70.104mm)(95.885mm,70.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C31-2(119.697mm,117.871mm) on Bottom Layer And Track (118.808mm,117.49mm)(118.808mm,120.792mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C31-2(119.697mm,117.871mm) on Bottom Layer And Track (119.316mm,116.982mm)(119.697mm,116.982mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C31-2(119.697mm,117.871mm) on Bottom Layer And Track (119.697mm,116.982mm)(120.078mm,116.982mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C31-2(119.697mm,117.871mm) on Bottom Layer And Track (120.586mm,117.49mm)(120.586mm,120.792mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C6-1(118.491mm,125.872mm) on Bottom Layer And Track (115.57mm,124.983mm)(118.872mm,124.983mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C6-1(118.491mm,125.872mm) on Bottom Layer And Track (115.57mm,126.761mm)(118.872mm,126.761mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C6-1(118.491mm,125.872mm) on Bottom Layer And Track (119.38mm,125.491mm)(119.38mm,126.253mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C7-1(123.571mm,120.411mm) on Bottom Layer And Track (122.682mm,117.49mm)(122.682mm,120.792mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C7-1(123.571mm,120.411mm) on Bottom Layer And Track (123.19mm,121.3mm)(123.952mm,121.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C7-1(123.571mm,120.411mm) on Bottom Layer And Track (124.46mm,117.49mm)(124.46mm,120.792mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C7-2(123.571mm,117.871mm) on Bottom Layer And Track (122.682mm,117.49mm)(122.682mm,120.792mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C7-2(123.571mm,117.871mm) on Bottom Layer And Track (123.19mm,116.982mm)(123.571mm,116.982mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C7-2(123.571mm,117.871mm) on Bottom Layer And Track (124.46mm,117.49mm)(124.46mm,120.792mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C8-1(134.493mm,121.173mm) on Top Layer And Track (133.604mm,120.792mm)(133.604mm,124.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C8-1(134.493mm,121.173mm) on Top Layer And Track (134.112mm,120.284mm)(134.874mm,120.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C8-1(134.493mm,121.173mm) on Top Layer And Track (135.382mm,120.792mm)(135.382mm,124.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D1-2(134.197mm,108.839mm) on Bottom Layer And Track (131.911mm,107.95mm)(134.197mm,107.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D1-2(134.197mm,108.839mm) on Bottom Layer And Track (131.911mm,109.728mm)(134.197mm,109.728mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad D1-2(134.197mm,108.839mm) on Bottom Layer And Track (134.197mm,107.95mm)(134.197mm,108.077mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad D1-2(134.197mm,108.839mm) on Bottom Layer And Track (134.197mm,109.601mm)(134.197mm,109.728mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D2-1(130.048mm,117.729mm) on Bottom Layer And Track (129.159mm,117.729mm)(129.159mm,120.015mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad D2-1(130.048mm,117.729mm) on Bottom Layer And Track (129.159mm,117.729mm)(129.286mm,117.729mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad D2-1(130.048mm,117.729mm) on Bottom Layer And Track (130.81mm,117.729mm)(130.937mm,117.729mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D2-1(130.048mm,117.729mm) on Bottom Layer And Track (130.937mm,117.729mm)(130.937mm,120.015mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D2-2(130.048mm,120.015mm) on Bottom Layer And Track (129.159mm,117.729mm)(129.159mm,120.015mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad D2-2(130.048mm,120.015mm) on Bottom Layer And Track (129.159mm,120.015mm)(129.286mm,120.015mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad D2-2(130.048mm,120.015mm) on Bottom Layer And Track (130.81mm,120.015mm)(130.937mm,120.015mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D2-2(130.048mm,120.015mm) on Bottom Layer And Track (130.937mm,117.729mm)(130.937mm,120.015mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D3-2(103.759mm,64.044mm) on Top Layer And Track (102.235mm,63.322mm)(102.655mm,62.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad D3-2(103.759mm,64.044mm) on Top Layer And Track (102.655mm,62.902mm)(103.759mm,62.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad D3-2(103.759mm,64.044mm) on Top Layer And Track (103.759mm,62.902mm)(104.837mm,62.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad D3-2(103.759mm,64.044mm) on Top Layer And Track (104.837mm,62.902mm)(105.283mm,63.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad D5-2(70.993mm,80.649mm) on Top Layer And Text "D5" (70.307mm,81.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad IC2-1(123.19mm,113.296mm) on Top Layer And Track (122.69mm,111.546mm)(123.19mm,112.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad IC2-1(123.19mm,113.296mm) on Top Layer And Track (123.19mm,112.046mm)(123.69mm,111.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad IC2-1(123.19mm,113.296mm) on Top Layer And Track (123.69mm,113.296mm)(127.19mm,113.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad IC2-100(127.19mm,112.296mm) on Top Layer And Track (127.19mm,112.796mm)(127.19mm,113.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad IC2-35(107.19mm,89.296mm) on Top Layer And Track (103.19mm,89.296mm)(106.69mm,89.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad IC2-94(103.19mm,90.296mm) on Top Layer And Track (103.19mm,89.296mm)(103.19mm,89.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad IC2-95(127.19mm,90.296mm) on Top Layer And Track (127.19mm,89.296mm)(127.19mm,89.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad IC3-2(84.836mm,70.993mm) on Top Layer And Track (85.876mm,68.886mm)(85.876mm,73.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad IC3-3(84.836mm,71.943mm) on Top Layer And Track (85.876mm,68.886mm)(85.876mm,73.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad IC3-4(81.836mm,71.943mm) on Top Layer And Track (80.796mm,68.886mm)(80.796mm,73.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad IC3-5(81.836mm,70.993mm) on Top Layer And Track (80.796mm,68.886mm)(80.796mm,73.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad IC3-6(81.836mm,70.043mm) on Top Layer And Track (80.796mm,68.886mm)(80.796mm,73.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC6-4(86.175mm,75.438mm) on Top Layer And Track (86.825mm,75.143mm)(86.825mm,79.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC6-4(86.175mm,75.438mm) on Top Layer And Track (86.825mm,75.143mm)(91.025mm,75.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad IC7-4(96.877mm,108.534mm) on Bottom Layer And Track (97.917mm,105.477mm)(97.917mm,109.691mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad J1-5(58.547mm,83.794mm) on Top Layer And Track (56.054mm,83.807mm)(57.328mm,83.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad J1-5(58.547mm,83.794mm) on Top Layer And Track (59.742mm,83.807mm)(61.515mm,83.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad J1-5(58.547mm,91.694mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad J1-5(58.547mm,91.694mm) on Top Layer And Track (56.054mm,91.681mm)(57.328mm,91.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad J1-5(58.547mm,91.694mm) on Top Layer And Track (58.043mm,89.842mm)(58.543mm,90.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad J1-5(58.547mm,91.694mm) on Top Layer And Track (58.543mm,90.542mm)(59.043mm,89.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad J1-5(58.547mm,91.694mm) on Top Layer And Track (59.742mm,91.681mm)(61.54mm,91.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad JP3-1(101.854mm,121.771mm) on Multi-Layer And Track (100.584mm,120.501mm)(100.584mm,128.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad JP3-1(101.854mm,121.771mm) on Multi-Layer And Track (100.609mm,122.914mm)(103.124mm,122.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad JP3-1(101.854mm,121.771mm) on Multi-Layer And Track (103.124mm,120.501mm)(103.124mm,128.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad JP3-2(101.854mm,124.337mm) on Multi-Layer And Track (100.584mm,120.501mm)(100.584mm,128.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad JP3-2(101.854mm,124.337mm) on Multi-Layer And Track (103.124mm,120.501mm)(103.124mm,128.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad JP3-3(101.854mm,126.826mm) on Multi-Layer And Track (100.584mm,120.501mm)(100.584mm,128.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad JP3-3(101.854mm,126.826mm) on Multi-Layer And Track (103.124mm,120.501mm)(103.124mm,128.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L-1(99.172mm,89.488mm) on Top Layer And Text "P1" (97.075mm,88.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Pad L1-1(142.621mm,128.285mm) on Top Layer And Track (136.525mm,129.209mm)(137.414mm,129.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Pad L1-1(142.621mm,128.285mm) on Top Layer And Track (147.828mm,129.209mm)(148.625mm,129.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Pad L2-1(140.444mm,60.817mm) on Top Layer And Track (134.44mm,59.893mm)(135.237mm,59.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Pad L2-1(140.444mm,60.817mm) on Top Layer And Track (145.651mm,59.893mm)(146.54mm,59.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad L2-2(140.54mm,70.993mm) on Top Layer And Track (134.44mm,71.993mm)(135.237mm,71.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad L2-2(140.54mm,70.993mm) on Top Layer And Track (145.778mm,71.993mm)(146.54mm,71.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad LED1-1(72.263mm,99.428mm) on Top Layer And Track (69.164mm,100.266mm)(73.076mm,100.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad LED1-1(72.263mm,99.428mm) on Top Layer And Track (69.164mm,98.59mm)(73.076mm,98.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad LED1-1(72.263mm,99.428mm) on Top Layer And Track (73.076mm,98.59mm)(73.076mm,100.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(69.977mm,99.428mm) on Top Layer And Text "D4" (68.58mm,98.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad LED1-2(69.977mm,99.428mm) on Top Layer And Track (69.164mm,100.266mm)(73.076mm,100.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad LED1-2(69.977mm,99.428mm) on Top Layer And Track (69.164mm,98.59mm)(73.076mm,98.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad LED1-2(69.977mm,99.428mm) on Top Layer And Track (69.164mm,98.615mm)(69.164mm,100.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad PW1-2(105.156mm,80.772mm) on Top Layer And Track (105.156mm,79.883mm)(105.156mm,80.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad PW2-1(142.621mm,100.076mm) on Top Layer And Text "R30" (141.834mm,98.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad PW2-1(142.621mm,100.076mm) on Top Layer And Track (141.732mm,100.076mm)(141.732mm,102.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad PW2-1(142.621mm,100.076mm) on Top Layer And Track (141.732mm,100.076mm)(141.859mm,100.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad PW2-1(142.621mm,100.076mm) on Top Layer And Track (143.383mm,100.076mm)(143.51mm,100.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad PW2-1(142.621mm,100.076mm) on Top Layer And Track (143.51mm,100.076mm)(143.51mm,102.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad PW2-2(142.621mm,102.362mm) on Top Layer And Track (141.732mm,100.076mm)(141.732mm,102.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad PW2-2(142.621mm,102.362mm) on Top Layer And Track (141.732mm,102.362mm)(141.859mm,102.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad PW2-2(142.621mm,102.362mm) on Top Layer And Track (143.383mm,102.362mm)(143.51mm,102.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad PW2-2(142.621mm,102.362mm) on Top Layer And Track (143.51mm,100.076mm)(143.51mm,102.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q5-2(82.499mm,103.378mm) on Top Layer And Text "Q6" (82.042mm,101.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad Q5-3(84.633mm,104.318mm) on Top Layer And Track (84.226mm,102.87mm)(84.226mm,103.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad Q5-3(84.633mm,104.318mm) on Top Layer And Track (84.226mm,104.902mm)(84.226mm,105.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R10-1(132.969mm,111.267mm) on Top Layer And Track (132.105mm,108.346mm)(132.105mm,111.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R10-1(132.969mm,111.267mm) on Top Layer And Track (132.105mm,111.902mm)(133.807mm,111.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-1(132.969mm,111.267mm) on Top Layer And Track (132.334mm,109.692mm)(132.334mm,110.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R10-1(132.969mm,111.267mm) on Top Layer And Track (133.604mm,109.692mm)(133.604mm,110.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R10-1(132.969mm,111.267mm) on Top Layer And Track (133.807mm,108.346mm)(133.807mm,111.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R11-1(112.522mm,121.173mm) on Top Layer And Track (111.658mm,118.252mm)(111.658mm,121.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R11-1(112.522mm,121.173mm) on Top Layer And Track (111.658mm,121.808mm)(113.36mm,121.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-1(112.522mm,121.173mm) on Top Layer And Track (111.887mm,119.598mm)(111.887mm,120.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R11-1(112.522mm,121.173mm) on Top Layer And Track (113.157mm,119.598mm)(113.157mm,120.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R11-1(112.522mm,121.173mm) on Top Layer And Track (113.36mm,118.252mm)(113.36mm,121.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R11-2(112.522mm,118.887mm) on Top Layer And Track (111.658mm,118.252mm)(111.658mm,121.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R11-2(112.522mm,118.887mm) on Top Layer And Track (111.658mm,118.252mm)(113.36mm,118.252mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-2(112.522mm,118.887mm) on Top Layer And Track (111.887mm,119.598mm)(111.887mm,120.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-2(112.522mm,118.887mm) on Top Layer And Track (113.157mm,119.598mm)(113.157mm,120.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R11-2(112.522mm,118.887mm) on Top Layer And Track (113.36mm,118.252mm)(113.36mm,121.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R12-1(138.176mm,111.267mm) on Top Layer And Text "Q4" (135.651mm,109.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R12-1(138.176mm,111.267mm) on Top Layer And Track (135.255mm,110.429mm)(138.811mm,110.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R12-1(138.176mm,111.267mm) on Top Layer And Track (135.255mm,112.131mm)(138.811mm,112.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-1(138.176mm,111.267mm) on Top Layer And Track (136.601mm,110.632mm)(137.465mm,110.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R12-1(138.176mm,111.267mm) on Top Layer And Track (136.601mm,111.902mm)(137.465mm,111.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R12-1(138.176mm,111.267mm) on Top Layer And Track (138.811mm,110.429mm)(138.811mm,112.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-2(135.89mm,111.267mm) on Top Layer And Text "Q4" (135.651mm,109.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R12-2(135.89mm,111.267mm) on Top Layer And Track (135.255mm,110.429mm)(135.255mm,112.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R12-2(135.89mm,111.267mm) on Top Layer And Track (135.255mm,110.429mm)(138.811mm,110.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R12-2(135.89mm,111.267mm) on Top Layer And Track (135.255mm,112.131mm)(138.811mm,112.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-2(135.89mm,111.267mm) on Top Layer And Track (136.601mm,110.632mm)(137.465mm,110.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-2(135.89mm,111.267mm) on Top Layer And Track (136.601mm,111.902mm)(137.465mm,111.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad R13-1(108.966mm,121.935mm) on Top Layer And Text "R8" (106.35mm,119.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R13-1(108.966mm,121.935mm) on Top Layer And Track (106.045mm,121.097mm)(109.601mm,121.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R13-1(108.966mm,121.935mm) on Top Layer And Track (106.045mm,122.799mm)(109.601mm,122.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R13-1(108.966mm,121.935mm) on Top Layer And Track (107.391mm,121.3mm)(108.255mm,121.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R13-1(108.966mm,121.935mm) on Top Layer And Track (107.391mm,122.57mm)(108.255mm,122.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R13-1(108.966mm,121.935mm) on Top Layer And Track (109.601mm,121.097mm)(109.601mm,122.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad R13-2(106.68mm,121.935mm) on Top Layer And Text "R8" (106.35mm,119.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R13-2(106.68mm,121.935mm) on Top Layer And Track (106.045mm,121.097mm)(106.045mm,122.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R13-2(106.68mm,121.935mm) on Top Layer And Track (106.045mm,121.097mm)(109.601mm,121.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R13-2(106.68mm,121.935mm) on Top Layer And Track (106.045mm,122.799mm)(109.601mm,122.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R13-2(106.68mm,121.935mm) on Top Layer And Track (107.391mm,121.3mm)(108.255mm,121.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R13-2(106.68mm,121.935mm) on Top Layer And Track (107.391mm,122.57mm)(108.255mm,122.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R14-1(132.715mm,114.569mm) on Top Layer And Text "R10" (132.283mm,112.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R14-1(132.715mm,114.569mm) on Top Layer And Track (132.08mm,113.705mm)(132.08mm,115.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R14-1(132.715mm,114.569mm) on Top Layer And Track (132.08mm,113.705mm)(135.636mm,113.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R14-1(132.715mm,114.569mm) on Top Layer And Track (132.08mm,115.407mm)(135.636mm,115.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R14-1(132.715mm,114.569mm) on Top Layer And Track (133.426mm,113.934mm)(134.29mm,113.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R14-1(132.715mm,114.569mm) on Top Layer And Track (133.426mm,115.204mm)(134.29mm,115.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R14-2(135.001mm,114.569mm) on Top Layer And Text "R10" (132.283mm,112.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R14-2(135.001mm,114.569mm) on Top Layer And Text "R12" (135.433mm,112.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R14-2(135.001mm,114.569mm) on Top Layer And Text "R34" (133.731mm,119.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R14-2(135.001mm,114.569mm) on Top Layer And Track (132.08mm,113.705mm)(135.636mm,113.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R14-2(135.001mm,114.569mm) on Top Layer And Track (132.08mm,115.407mm)(135.636mm,115.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R14-2(135.001mm,114.569mm) on Top Layer And Track (133.426mm,113.934mm)(134.29mm,113.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R14-2(135.001mm,114.569mm) on Top Layer And Track (133.426mm,115.204mm)(134.29mm,115.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R14-2(135.001mm,114.569mm) on Top Layer And Track (135.636mm,113.705mm)(135.636mm,115.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R18-1(89.535mm,104.318mm) on Top Layer And Track (86.614mm,103.48mm)(90.17mm,103.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R18-1(89.535mm,104.318mm) on Top Layer And Track (86.614mm,105.181mm)(90.17mm,105.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R18-1(89.535mm,104.318mm) on Top Layer And Track (87.96mm,103.683mm)(88.824mm,103.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R18-1(89.535mm,104.318mm) on Top Layer And Track (87.96mm,104.953mm)(88.824mm,104.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R18-1(89.535mm,104.318mm) on Top Layer And Track (90.17mm,103.48mm)(90.17mm,105.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R19-1(89.662mm,99.61mm) on Top Layer And Track (86.741mm,100.474mm)(90.297mm,100.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R19-1(89.662mm,99.61mm) on Top Layer And Track (86.741mm,98.772mm)(90.297mm,98.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R19-1(89.662mm,99.61mm) on Top Layer And Track (88.087mm,100.245mm)(88.951mm,100.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R19-1(89.662mm,99.61mm) on Top Layer And Track (88.087mm,98.975mm)(88.951mm,98.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R19-1(89.662mm,99.61mm) on Top Layer And Track (90.297mm,98.772mm)(90.297mm,100.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R19-2(87.376mm,99.61mm) on Top Layer And Track (86.741mm,100.474mm)(90.297mm,100.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R19-2(87.376mm,99.61mm) on Top Layer And Track (86.741mm,98.772mm)(86.741mm,100.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R19-2(87.376mm,99.61mm) on Top Layer And Track (86.741mm,98.772mm)(90.297mm,98.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R19-2(87.376mm,99.61mm) on Top Layer And Track (88.087mm,100.245mm)(88.951mm,100.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R19-2(87.376mm,99.61mm) on Top Layer And Track (88.087mm,98.975mm)(88.951mm,98.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R20-1(72.009mm,104.648mm) on Top Layer And Track (69.088mm,103.81mm)(72.644mm,103.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R20-1(72.009mm,104.648mm) on Top Layer And Track (69.088mm,105.512mm)(72.644mm,105.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R20-1(72.009mm,104.648mm) on Top Layer And Track (70.434mm,104.013mm)(71.298mm,104.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R20-1(72.009mm,104.648mm) on Top Layer And Track (70.434mm,105.283mm)(71.298mm,105.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R20-1(72.009mm,104.648mm) on Top Layer And Track (72.644mm,103.81mm)(72.644mm,105.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-2(69.723mm,104.648mm) on Top Layer And Text "C14" (66.421mm,102.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R20-2(69.723mm,104.648mm) on Top Layer And Track (69.088mm,103.81mm)(69.088mm,105.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R20-2(69.723mm,104.648mm) on Top Layer And Track (69.088mm,103.81mm)(72.644mm,103.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R20-2(69.723mm,104.648mm) on Top Layer And Track (69.088mm,105.512mm)(72.644mm,105.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R20-2(69.723mm,104.648mm) on Top Layer And Track (70.434mm,104.013mm)(71.298mm,104.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R20-2(69.723mm,104.648mm) on Top Layer And Track (70.434mm,105.283mm)(71.298mm,105.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R2-1(129.54mm,94.504mm) on Bottom Layer And Track (128.676mm,93.869mm)(128.676mm,97.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R2-1(129.54mm,94.504mm) on Bottom Layer And Track (128.676mm,93.869mm)(130.378mm,93.869mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-1(129.54mm,94.504mm) on Bottom Layer And Track (128.905mm,95.215mm)(128.905mm,96.079mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-1(129.54mm,94.504mm) on Bottom Layer And Track (130.175mm,95.215mm)(130.175mm,96.079mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R2-1(129.54mm,94.504mm) on Bottom Layer And Track (130.378mm,93.869mm)(130.378mm,97.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R21-1(77.724mm,103.378mm) on Top Layer And Text "R22" (77.267mm,102.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R21-1(77.724mm,103.378mm) on Top Layer And Track (77.089mm,102.514mm)(77.089mm,104.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R21-1(77.724mm,103.378mm) on Top Layer And Track (77.089mm,102.514mm)(80.645mm,102.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R21-1(77.724mm,103.378mm) on Top Layer And Track (77.089mm,104.216mm)(80.645mm,104.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R21-1(77.724mm,103.378mm) on Top Layer And Track (78.435mm,102.743mm)(79.299mm,102.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R21-1(77.724mm,103.378mm) on Top Layer And Track (78.435mm,104.013mm)(79.299mm,104.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R21-2(80.01mm,103.378mm) on Top Layer And Text "R22" (77.267mm,102.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R21-2(80.01mm,103.378mm) on Top Layer And Track (77.089mm,102.514mm)(80.645mm,102.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R21-2(80.01mm,103.378mm) on Top Layer And Track (77.089mm,104.216mm)(80.645mm,104.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R21-2(80.01mm,103.378mm) on Top Layer And Track (78.435mm,102.743mm)(79.299mm,102.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R21-2(80.01mm,103.378mm) on Top Layer And Track (78.435mm,104.013mm)(79.299mm,104.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R21-2(80.01mm,103.378mm) on Top Layer And Track (80.645mm,102.514mm)(80.645mm,104.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R2-2(129.54mm,96.79mm) on Bottom Layer And Track (128.676mm,93.869mm)(128.676mm,97.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R2-2(129.54mm,96.79mm) on Bottom Layer And Track (128.676mm,97.425mm)(130.378mm,97.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-2(129.54mm,96.79mm) on Bottom Layer And Track (128.905mm,95.215mm)(128.905mm,96.079mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R2-2(129.54mm,96.79mm) on Bottom Layer And Track (130.175mm,95.215mm)(130.175mm,96.079mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R2-2(129.54mm,96.79mm) on Bottom Layer And Track (130.378mm,93.869mm)(130.378mm,97.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R22-1(80.01mm,100.584mm) on Top Layer And Track (77.089mm,101.448mm)(80.645mm,101.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R22-1(80.01mm,100.584mm) on Top Layer And Track (77.089mm,99.746mm)(80.645mm,99.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R22-1(80.01mm,100.584mm) on Top Layer And Track (78.435mm,101.219mm)(79.299mm,101.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R22-1(80.01mm,100.584mm) on Top Layer And Track (78.435mm,99.949mm)(79.299mm,99.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R22-1(80.01mm,100.584mm) on Top Layer And Track (80.645mm,99.746mm)(80.645mm,101.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R22-2(77.724mm,100.584mm) on Top Layer And Track (77.089mm,101.448mm)(80.645mm,101.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R22-2(77.724mm,100.584mm) on Top Layer And Track (77.089mm,99.746mm)(77.089mm,101.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R22-2(77.724mm,100.584mm) on Top Layer And Track (77.089mm,99.746mm)(80.645mm,99.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R22-2(77.724mm,100.584mm) on Top Layer And Track (78.435mm,101.219mm)(79.299mm,101.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R22-2(77.724mm,100.584mm) on Top Layer And Track (78.435mm,99.949mm)(79.299mm,99.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R23-1(71.247mm,67.818mm) on Top Layer And Track (70.409mm,67.183mm)(70.409mm,70.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R23-1(71.247mm,67.818mm) on Top Layer And Track (70.409mm,67.183mm)(72.111mm,67.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R23-1(71.247mm,67.818mm) on Top Layer And Track (70.612mm,68.529mm)(70.612mm,69.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R23-1(71.247mm,67.818mm) on Top Layer And Track (71.882mm,68.529mm)(71.882mm,69.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R23-1(71.247mm,67.818mm) on Top Layer And Track (72.111mm,67.183mm)(72.111mm,70.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R24-1(107.696mm,76.708mm) on Top Layer And Track (104.496mm,75.717mm)(108.61mm,75.717mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R24-1(107.696mm,76.708mm) on Top Layer And Track (104.496mm,77.699mm)(108.61mm,77.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R24-1(107.696mm,76.708mm) on Top Layer And Track (108.61mm,75.717mm)(108.61mm,77.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R24-2(105.41mm,76.708mm) on Top Layer And Track (104.496mm,75.717mm)(104.496mm,77.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R24-2(105.41mm,76.708mm) on Top Layer And Track (104.496mm,75.717mm)(108.61mm,75.717mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R24-2(105.41mm,76.708mm) on Top Layer And Track (104.496mm,77.699mm)(108.61mm,77.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-1(113.792mm,80.772mm) on Top Layer And Text "R26" (110.769mm,78.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R25-1(113.792mm,80.772mm) on Top Layer And Track (110.592mm,79.781mm)(114.706mm,79.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R25-1(113.792mm,80.772mm) on Top Layer And Track (110.592mm,81.763mm)(114.706mm,81.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R25-1(113.792mm,80.772mm) on Top Layer And Track (114.706mm,79.781mm)(114.706mm,81.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-2(111.506mm,80.772mm) on Top Layer And Text "R26" (110.769mm,78.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R25-2(111.506mm,80.772mm) on Top Layer And Track (110.592mm,79.781mm)(110.592mm,81.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R25-2(111.506mm,80.772mm) on Top Layer And Track (110.592mm,79.781mm)(114.706mm,79.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R25-2(111.506mm,80.772mm) on Top Layer And Track (110.592mm,81.763mm)(114.706mm,81.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R27-1(88.138mm,68.58mm) on Top Layer And Track (87.274mm,65.659mm)(87.274mm,69.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R27-1(88.138mm,68.58mm) on Top Layer And Track (87.274mm,69.215mm)(88.976mm,69.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R27-1(88.138mm,68.58mm) on Top Layer And Track (87.503mm,67.005mm)(87.503mm,67.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R27-1(88.138mm,68.58mm) on Top Layer And Track (88.773mm,67.005mm)(88.773mm,67.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R27-1(88.138mm,68.58mm) on Top Layer And Track (88.976mm,65.659mm)(88.976mm,69.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R27-2(88.138mm,66.294mm) on Top Layer And Text "IC5" (84.201mm,64.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R27-2(88.138mm,66.294mm) on Top Layer And Track (87.274mm,65.659mm)(87.274mm,69.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R27-2(88.138mm,66.294mm) on Top Layer And Track (87.274mm,65.659mm)(88.976mm,65.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R27-2(88.138mm,66.294mm) on Top Layer And Track (87.503mm,67.005mm)(87.503mm,67.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R27-2(88.138mm,66.294mm) on Top Layer And Track (88.773mm,67.005mm)(88.773mm,67.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R27-2(88.138mm,66.294mm) on Top Layer And Track (88.976mm,65.659mm)(88.976mm,69.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad R28-1(77.978mm,67.183mm) on Top Layer And Text "C17" (78.752mm,65.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R28-1(77.978mm,67.183mm) on Top Layer And Track (75.057mm,66.345mm)(78.613mm,66.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R28-1(77.978mm,67.183mm) on Top Layer And Track (75.057mm,68.047mm)(78.613mm,68.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R28-1(77.978mm,67.183mm) on Top Layer And Track (76.403mm,66.548mm)(77.267mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R28-1(77.978mm,67.183mm) on Top Layer And Track (76.403mm,67.818mm)(77.267mm,67.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R28-1(77.978mm,67.183mm) on Top Layer And Track (78.613mm,66.345mm)(78.613mm,68.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R28-2(75.692mm,67.183mm) on Top Layer And Track (75.057mm,66.345mm)(75.057mm,68.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R28-2(75.692mm,67.183mm) on Top Layer And Track (75.057mm,66.345mm)(78.613mm,66.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R28-2(75.692mm,67.183mm) on Top Layer And Track (75.057mm,68.047mm)(78.613mm,68.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R28-2(75.692mm,67.183mm) on Top Layer And Track (76.403mm,66.548mm)(77.267mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R28-2(75.692mm,67.183mm) on Top Layer And Track (76.403mm,67.818mm)(77.267mm,67.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R29-1(74.422mm,62.865mm) on Top Layer And Track (73.558mm,59.944mm)(73.558mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R29-1(74.422mm,62.865mm) on Top Layer And Track (73.558mm,63.5mm)(75.26mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R29-1(74.422mm,62.865mm) on Top Layer And Track (73.787mm,61.29mm)(73.787mm,62.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R29-1(74.422mm,62.865mm) on Top Layer And Track (75.057mm,61.29mm)(75.057mm,62.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R29-1(74.422mm,62.865mm) on Top Layer And Track (75.26mm,59.944mm)(75.26mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R33-1(76.835mm,82.169mm) on Top Layer And Text "C16" (74.981mm,81.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R33-1(76.835mm,82.169mm) on Top Layer And Track (73.914mm,81.331mm)(77.47mm,81.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R33-1(76.835mm,82.169mm) on Top Layer And Track (73.914mm,83.033mm)(77.47mm,83.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R33-1(76.835mm,82.169mm) on Top Layer And Track (75.26mm,81.534mm)(76.124mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R33-1(76.835mm,82.169mm) on Top Layer And Track (75.26mm,82.804mm)(76.124mm,82.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R33-1(76.835mm,82.169mm) on Top Layer And Track (77.47mm,81.331mm)(77.47mm,83.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R33-2(74.549mm,82.169mm) on Top Layer And Text "C16" (74.981mm,81.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R33-2(74.549mm,82.169mm) on Top Layer And Track (73.914mm,81.331mm)(73.914mm,83.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R33-2(74.549mm,82.169mm) on Top Layer And Track (73.914mm,81.331mm)(77.47mm,81.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R33-2(74.549mm,82.169mm) on Top Layer And Track (73.914mm,83.033mm)(77.47mm,83.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R33-2(74.549mm,82.169mm) on Top Layer And Track (75.26mm,81.534mm)(76.124mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R33-2(74.549mm,82.169mm) on Top Layer And Track (75.26mm,82.804mm)(76.124mm,82.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R35-2(135.001mm,120.053mm) on Bottom Layer And Track (134.137mm,117.132mm)(134.137mm,120.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R35-2(135.001mm,120.053mm) on Bottom Layer And Track (134.137mm,120.688mm)(135.839mm,120.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R35-2(135.001mm,120.053mm) on Bottom Layer And Track (134.366mm,118.478mm)(134.366mm,119.342mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R35-2(135.001mm,120.053mm) on Bottom Layer And Track (135.636mm,118.478mm)(135.636mm,119.342mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R35-2(135.001mm,120.053mm) on Bottom Layer And Track (135.839mm,117.132mm)(135.839mm,120.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R36-1(131.911mm,112.099mm) on Bottom Layer And Text "D1" (133.46mm,110.541mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R36-1(131.911mm,112.099mm) on Bottom Layer And Track (131.276mm,111.261mm)(131.276mm,112.963mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R36-1(131.911mm,112.099mm) on Bottom Layer And Track (131.276mm,111.261mm)(134.832mm,111.261mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R36-1(131.911mm,112.099mm) on Bottom Layer And Track (131.276mm,112.963mm)(134.832mm,112.963mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R36-1(131.911mm,112.099mm) on Bottom Layer And Track (132.622mm,111.464mm)(133.486mm,111.464mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R36-1(131.911mm,112.099mm) on Bottom Layer And Track (132.622mm,112.734mm)(133.486mm,112.734mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R36-2(134.197mm,112.099mm) on Bottom Layer And Text "D1" (133.46mm,110.541mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R36-2(134.197mm,112.099mm) on Bottom Layer And Track (131.276mm,111.261mm)(134.832mm,111.261mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R36-2(134.197mm,112.099mm) on Bottom Layer And Track (131.276mm,112.963mm)(134.832mm,112.963mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R36-2(134.197mm,112.099mm) on Bottom Layer And Track (132.622mm,111.464mm)(133.486mm,111.464mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R36-2(134.197mm,112.099mm) on Bottom Layer And Track (132.622mm,112.734mm)(133.486mm,112.734mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R36-2(134.197mm,112.099mm) on Bottom Layer And Track (134.832mm,111.261mm)(134.832mm,112.963mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R8-1(109.093mm,117.871mm) on Top Layer And Track (106.172mm,117.033mm)(109.728mm,117.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R8-1(109.093mm,117.871mm) on Top Layer And Track (106.172mm,118.735mm)(109.728mm,118.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-1(109.093mm,117.871mm) on Top Layer And Track (107.518mm,117.236mm)(108.382mm,117.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R8-1(109.093mm,117.871mm) on Top Layer And Track (107.518mm,118.506mm)(108.382mm,118.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R8-1(109.093mm,117.871mm) on Top Layer And Track (109.728mm,117.033mm)(109.728mm,118.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R8-2(106.807mm,117.871mm) on Top Layer And Track (106.172mm,117.033mm)(106.172mm,118.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-2(106.807mm,117.871mm) on Top Layer And Track (107.518mm,117.236mm)(108.382mm,117.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-2(106.807mm,117.871mm) on Top Layer And Track (107.518mm,118.506mm)(108.382mm,118.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad SW1-1(114.371mm,128.031mm) on Top Layer And Track (113.69mm,126.177mm)(113.69mm,127.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad SW1-2(107.371mm,128.031mm) on Top Layer And Track (108.052mm,126.177mm)(108.052mm,127.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad SW1-2(107.371mm,128.031mm) on Top Layer And Track (108.052mm,128.742mm)(108.052mm,129.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad SW2-2(126.563mm,128.031mm) on Top Layer And Track (125.882mm,126.177mm)(125.882mm,127.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad SW2-2(126.563mm,128.031mm) on Top Layer And Track (125.882mm,128.742mm)(125.882mm,129.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad U1-3(97.514mm,92.98mm) on Bottom Layer And Track (98.119mm,92.293mm)(98.119mm,88.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad U1-5(97.514mm,99.33mm) on Bottom Layer And Track (98.119mm,99.964mm)(98.119mm,103.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad U1-8(86.684mm,103.05mm) on Bottom Layer And Track (81.583mm,103.25mm)(85.699mm,103.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad U1-8(86.684mm,103.05mm) on Bottom Layer And Track (87.654mm,103.25mm)(98.119mm,103.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-1(78.359mm,100.324mm) on Bottom Layer And Track (68.937mm,101.178mm)(78.791mm,101.178mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-3(75.819mm,100.324mm) on Bottom Layer And Track (68.937mm,101.178mm)(78.791mm,101.178mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-5(73.279mm,100.324mm) on Bottom Layer And Track (68.937mm,101.178mm)(78.791mm,101.178mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
Rule Violations :427

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (102.489mm,99.964mm) on Bottom Overlay And Text "R17" (106.222mm,98.207mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (105.791mm,99.964mm) on Bottom Overlay And Text "R17" (106.222mm,98.207mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (115.57mm,125.491mm) on Bottom Overlay And Text "R3" (115.748mm,123.891mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (121.666mm,122.189mm) on Top Overlay And Text "R9" (121.742mm,120.538mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.016mm < 0.254mm) Between Arc (123.19mm,117.49mm) on Bottom Overlay And Text "C31" (125.349mm,117.49mm) on Bottom Overlay Silk Text to Silk Clearance [0.016mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (123.952mm,117.49mm) on Bottom Overlay And Text "C31" (125.349mm,117.49mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (75.438mm,70.612mm) on Top Overlay And Text "R28" (75.235mm,68.859mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Arc (75.438mm,71.374mm) on Top Overlay And Text "R23" (70.587mm,71.577mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Arc (78.588mm,77.851mm) on Top Overlay And Text "+" (76.463mm,78.176mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (78.74mm,70.612mm) on Top Overlay And Text "R28" (75.235mm,68.859mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (82.982mm,94.234mm) on Top Overlay And Text "EN1" (79.172mm,93.238mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (82.982mm,94.996mm) on Top Overlay And Text "EN1" (79.172mm,93.238mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (93.599mm,110.998mm) on Bottom Overlay And Text "IC7" (96.85mm,110.505mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Arc (96.901mm,110.998mm) on Bottom Overlay And Text "IC7" (96.85mm,110.505mm) on Bottom Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (74.981mm,81.331mm) on Top Overlay And Track (73.914mm,81.331mm)(77.47mm,81.331mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (74.981mm,81.331mm) on Top Overlay And Track (73.914mm,83.033mm)(77.47mm,83.033mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (74.981mm,81.331mm) on Top Overlay And Track (75.26mm,81.534mm)(76.124mm,81.534mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (74.981mm,81.331mm) on Top Overlay And Track (75.26mm,82.804mm)(76.124mm,82.804mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.254mm) Between Text "C16" (74.981mm,81.331mm) on Top Overlay And Track (77.47mm,81.331mm)(77.47mm,83.033mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C17" (78.752mm,65.024mm) on Top Overlay And Track (75.057mm,66.345mm)(78.613mm,66.345mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C17" (78.752mm,65.024mm) on Top Overlay And Track (78.613mm,66.345mm)(78.613mm,68.047mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "C18" (75.057mm,72.771mm) on Top Overlay And Text "R23" (70.587mm,71.577mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C19" (96.088mm,80.366mm) on Top Overlay And Text "C20" (99.771mm,80.366mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "C24" (91.694mm,68.072mm) on Top Overlay And Track (91.567mm,69.723mm)(91.567mm,70.485mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C24" (91.694mm,68.072mm) on Top Overlay And Track (92.075mm,69.215mm)(95.377mm,69.215mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.254mm) Between Text "C24" (91.694mm,68.072mm) on Top Overlay And Track (95.885mm,69.723mm)(95.885mm,70.104mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.254mm) Between Text "C30" (97.282mm,112.395mm) on Bottom Overlay And Text "IC7" (96.85mm,110.505mm) on Bottom Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C31" (125.349mm,117.49mm) on Bottom Overlay And Track (122.682mm,117.49mm)(122.682mm,120.792mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C31" (125.349mm,117.49mm) on Bottom Overlay And Track (124.46mm,117.49mm)(124.46mm,120.792mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "D1" (133.46mm,110.541mm) on Bottom Overlay And Track (131.276mm,111.261mm)(131.276mm,112.963mm) on Bottom Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D1" (133.46mm,110.541mm) on Bottom Overlay And Track (131.276mm,111.261mm)(134.832mm,111.261mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D1" (133.46mm,110.541mm) on Bottom Overlay And Track (132.622mm,111.464mm)(133.486mm,111.464mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D2" (131.902mm,121.514mm) on Bottom Overlay And Track (131.288mm,122.509mm)(131.288mm,123.984mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.202mm < 0.254mm) Between Text "D4" (68.58mm,98.314mm) on Top Overlay And Track (69.164mm,100.266mm)(73.076mm,100.266mm) on Top Overlay Silk Text to Silk Clearance [0.202mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D4" (68.58mm,98.314mm) on Top Overlay And Track (69.164mm,98.59mm)(73.076mm,98.59mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D4" (68.58mm,98.314mm) on Top Overlay And Track (69.164mm,98.615mm)(69.164mm,100.266mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "IC1" (115.877mm,121.427mm) on Bottom Overlay And Track (113.03mm,121.351mm)(113.03mm,123.053mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "IC1" (115.877mm,121.427mm) on Bottom Overlay And Track (113.03mm,121.351mm)(116.586mm,121.351mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "IC1" (115.877mm,121.427mm) on Bottom Overlay And Track (113.03mm,123.053mm)(116.586mm,123.053mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "IC1" (115.877mm,121.427mm) on Bottom Overlay And Track (114.376mm,121.554mm)(115.24mm,121.554mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "IC1" (115.877mm,121.427mm) on Bottom Overlay And Track (114.376mm,122.824mm)(115.24mm,122.824mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "IC6" (85.674mm,80.543mm) on Top Overlay And Track (85.901mm,82.296mm)(85.901mm,82.677mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "IC6" (85.674mm,80.543mm) on Top Overlay And Track (86.409mm,81.788mm)(89.711mm,81.788mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "IC7" (96.85mm,110.505mm) on Bottom Overlay And Track (93.599mm,111.506mm)(96.901mm,111.506mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.254mm) Between Text "L" (96.786mm,88.421mm) on Top Overlay And Text "P1" (97.075mm,88.765mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Text "Q4" (135.651mm,109.597mm) on Top Overlay And Track (135.255mm,110.429mm)(135.255mm,112.131mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Q4" (135.651mm,109.597mm) on Top Overlay And Track (135.255mm,110.429mm)(138.811mm,110.429mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Q4" (135.651mm,109.597mm) on Top Overlay And Track (136.601mm,110.632mm)(137.465mm,110.632mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Q6" (82.042mm,101.896mm) on Top Overlay And Track (83.337mm,102.87mm)(84.226mm,102.87mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Q6" (82.042mm,101.896mm) on Top Overlay And Track (84.226mm,102.87mm)(84.226mm,103.734mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (132.283mm,116.22mm) on Top Overlay And Text "R34" (133.731mm,119.268mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R22" (77.267mm,102.286mm) on Top Overlay And Track (77.089mm,102.514mm)(77.089mm,104.216mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R22" (77.267mm,102.286mm) on Top Overlay And Track (77.089mm,102.514mm)(80.645mm,102.514mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "R22" (77.267mm,102.286mm) on Top Overlay And Track (77.089mm,104.216mm)(80.645mm,104.216mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R22" (77.267mm,102.286mm) on Top Overlay And Track (78.435mm,102.743mm)(79.299mm,102.743mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.254mm) Between Text "R22" (77.267mm,102.286mm) on Top Overlay And Track (78.435mm,104.013mm)(79.299mm,104.013mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R22" (77.267mm,102.286mm) on Top Overlay And Track (80.645mm,102.514mm)(80.645mm,104.216mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R24" (104.697mm,78.537mm) on Top Overlay And Track (105.156mm,79.883mm)(105.156mm,80.01mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R24" (104.697mm,78.537mm) on Top Overlay And Track (105.156mm,79.883mm)(107.442mm,79.883mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.042mm < 0.254mm) Between Text "R24" (104.697mm,78.537mm) on Top Overlay And Track (107.442mm,79.883mm)(107.442mm,80.01mm) on Top Overlay Silk Text to Silk Clearance [0.042mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R26" (110.769mm,78.664mm) on Top Overlay And Track (110.592mm,79.781mm)(110.592mm,81.763mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R26" (110.769mm,78.664mm) on Top Overlay And Track (110.592mm,79.781mm)(114.706mm,79.781mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R26" (110.769mm,78.664mm) on Top Overlay And Track (114.706mm,79.781mm)(114.706mm,81.763mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "R28" (75.235mm,68.859mm) on Top Overlay And Track (74.93mm,70.612mm)(74.93mm,70.993mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R28" (75.235mm,68.859mm) on Top Overlay And Track (75.438mm,70.104mm)(78.74mm,70.104mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.254mm) Between Text "R28" (75.235mm,68.859mm) on Top Overlay And Track (79.248mm,70.612mm)(79.248mm,71.374mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R34" (133.731mm,119.268mm) on Top Overlay And Track (132.08mm,115.407mm)(135.636mm,115.407mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.025mm < 0.254mm) Between Text "R34" (133.731mm,119.268mm) on Top Overlay And Track (133.426mm,115.204mm)(134.29mm,115.204mm) on Top Overlay Silk Text to Silk Clearance [0.025mm]
   Violation between Silk To Silk Clearance Constraint: (0.195mm < 0.254mm) Between Text "R34" (133.731mm,119.268mm) on Top Overlay And Track (135.636mm,113.705mm)(135.636mm,115.407mm) on Top Overlay Silk Text to Silk Clearance [0.195mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.254mm) Between Text "R8" (106.35mm,119.573mm) on Top Overlay And Track (106.045mm,121.097mm)(106.045mm,122.799mm) on Top Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R8" (106.35mm,119.573mm) on Top Overlay And Track (106.045mm,121.097mm)(109.601mm,121.097mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.254mm) Between Text "R8" (106.35mm,119.573mm) on Top Overlay And Track (107.391mm,121.3mm)(108.255mm,121.3mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (121.742mm,120.538mm) on Top Overlay And Track (121.666mm,121.681mm)(124.968mm,121.681mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :73

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02