# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Mar 10 2024 13:04:03

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: 5K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.85965 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_app
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
		5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_dn:in
			6.1.2::Path details for port: usb_dp:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_dn:out
			6.2.2::Path details for port: usb_dp:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_dn:in
			6.4.2::Path details for port: usb_dp:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_dn:out
			6.5.2::Path details for port: usb_dp:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: clk_app  | Frequency: 39.70 MHz  | Target: 12.00 MHz  | 
Clock: clk_usb  | Frequency: 49.97 MHz  | Target: 48.01 MHz  | 
Clock: clki     | N/A                   | Target: 48.01 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_app       clk_app        83330            58139       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        20830            -1116       N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_app        20840            6973        N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_usb        20830            818         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port               Setup Times  Clock Reference:Phase  
---------  -----------------------  -----------  ---------------------  
usb_dn:in  u_gb/GLOBALBUFFEROUTPUT  4059         clk_usb:R              
usb_dp:in  u_gb/GLOBALBUFFEROUTPUT  4496         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port               Clock to Out  Clock Reference:Phase  
----------  -----------------------  ------------  ---------------------  
usb_dn:out  u_gb/GLOBALBUFFEROUTPUT  17151         clk_usb:R              
usb_dp:out  u_gb/GLOBALBUFFEROUTPUT  17151         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port               Hold Times  Clock Reference:Phase  
---------  -----------------------  ----------  ---------------------  
usb_dn:in  u_gb/GLOBALBUFFEROUTPUT  -2924       clk_usb:R              
usb_dp:in  u_gb/GLOBALBUFFEROUTPUT  -3361       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port               Minimum Clock to Out  Clock Reference:Phase  
----------  -----------------------  --------------------  ---------------------  
usb_dn:out  u_gb/GLOBALBUFFEROUTPUT  13834                 clk_usb:R              
usb_dp:out  u_gb/GLOBALBUFFEROUTPUT  13755                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 39.70 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.wait_cnt_q_6_LC_18_12_5/lcout
Path End         : u_app.mem_addr_q_8_LC_15_27_1/in1
Capture Clock    : u_app.mem_addr_q_8_LC_15_27_1/clk
Setup Constraint : 83330p
Path slack       : 58139p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5430
- Setup Time                               -1060
----------------------------------------   ----- 
End-of-path required time (ps)             87701

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5430
+ Clock To Q                               1391
+ Data Path Delay                         22741
---------------------------------------   ----- 
End-of-path arrival time (ps)             29562
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_16_30_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__10283/I                                       Odrv4                          0                 0  RISE       1
I__10283/O                                       Odrv4                        596               596  RISE       1
I__10285/I                                       Span4Mux_s0_v                  0               596  RISE       1
I__10285/O                                       Span4Mux_s0_v                344               940  RISE       1
I__10286/I                                       LocalMux                       0               940  RISE       1
I__10286/O                                       LocalMux                    1099              2040  RISE       1
I__10287/I                                       IoInMux                        0              2040  RISE       1
I__10287/O                                       IoInMux                      662              2702  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2702  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              4291  RISE     170
I__16081/I                                       gio2CtrlBuf                    0              4291  RISE       1
I__16081/O                                       gio2CtrlBuf                    0              4291  RISE       1
I__16082/I                                       GlobalMux                      0              4291  RISE       1
I__16082/O                                       GlobalMux                    252              4543  RISE       1
I__16152/I                                       ClkMux                         0              4543  RISE       1
I__16152/O                                       ClkMux                       887              5430  RISE       1
u_app.wait_cnt_q_6_LC_18_12_5/clk                LogicCell40_SEQ_MODE_1000      0              5430  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.wait_cnt_q_6_LC_18_12_5/lcout           LogicCell40_SEQ_MODE_1000   1391              6821  58139  RISE       2
I__13557/I                                    LocalMux                       0              6821  58139  RISE       1
I__13557/O                                    LocalMux                    1099              7920  58139  RISE       1
I__13559/I                                    InMux                          0              7920  58139  RISE       1
I__13559/O                                    InMux                        662              8582  58139  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_18_12_3/in0     LogicCell40_SEQ_MODE_0000      0              8582  58139  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_18_12_3/lcout   LogicCell40_SEQ_MODE_0000   1245              9827  58139  RISE       1
I__13532/I                                    LocalMux                       0              9827  58139  RISE       1
I__13532/O                                    LocalMux                    1099             10927  58139  RISE       1
I__13533/I                                    InMux                          0             10927  58139  RISE       1
I__13533/O                                    InMux                        662             11589  58139  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_18_12_1/in3    LogicCell40_SEQ_MODE_0000      0             11589  58139  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_18_12_1/lcout  LogicCell40_SEQ_MODE_0000    874             12463  58139  FALL      13
I__13499/I                                    Odrv12                         0             12463  58139  FALL       1
I__13499/O                                    Odrv12                      1232             13695  58139  FALL       1
I__13503/I                                    Sp12to4                        0             13695  58139  FALL       1
I__13503/O                                    Sp12to4                      848             14543  58139  FALL       1
I__13512/I                                    Span4Mux_h                     0             14543  58139  FALL       1
I__13512/O                                    Span4Mux_h                   543             15086  58139  FALL       1
I__13519/I                                    Span4Mux_v                     0             15086  58139  FALL       1
I__13519/O                                    Span4Mux_v                   649             15735  58139  FALL       1
I__13523/I                                    LocalMux                       0             15735  58139  FALL       1
I__13523/O                                    LocalMux                     768             16503  58139  FALL       1
I__13527/I                                    InMux                          0             16503  58139  FALL       1
I__13527/O                                    InMux                        503             17006  58139  FALL       1
u_app.out_valid_q_RNIPJR13_LC_14_23_7/in1     LogicCell40_SEQ_MODE_0000      0             17006  58139  FALL       1
u_app.out_valid_q_RNIPJR13_LC_14_23_7/lcout   LogicCell40_SEQ_MODE_0000   1179             18185  58139  RISE       7
I__14572/I                                    LocalMux                       0             18185  58139  RISE       1
I__14572/O                                    LocalMux                    1099             19284  58139  RISE       1
I__14574/I                                    InMux                          0             19284  58139  RISE       1
I__14574/O                                    InMux                        662             19946  58139  RISE       1
u_app.state_q_RNIK0GQ4_1_LC_14_24_0/in3       LogicCell40_SEQ_MODE_0000      0             19946  58139  RISE       1
u_app.state_q_RNIK0GQ4_1_LC_14_24_0/lcout     LogicCell40_SEQ_MODE_0000    861             20807  58139  RISE       3
I__8998/I                                     Odrv4                          0             20807  58139  RISE       1
I__8998/O                                     Odrv4                        596             21403  58139  RISE       1
I__9001/I                                     LocalMux                       0             21403  58139  RISE       1
I__9001/O                                     LocalMux                    1099             22502  58139  RISE       1
I__9004/I                                     InMux                          0             22502  58139  RISE       1
I__9004/O                                     InMux                        662             23165  58139  RISE       1
I__9006/I                                     CascadeMux                     0             23165  58139  RISE       1
I__9006/O                                     CascadeMux                     0             23165  58139  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_14_26_0/in2       LogicCell40_SEQ_MODE_0000      0             23165  58139  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_14_26_0/carryout  LogicCell40_SEQ_MODE_0000    609             23774  58139  RISE       2
u_app.mem_addr_q_RNO_1_1_LC_14_26_1/carryin   LogicCell40_SEQ_MODE_0000      0             23774  58139  RISE       1
u_app.mem_addr_q_RNO_1_1_LC_14_26_1/carryout  LogicCell40_SEQ_MODE_0000    278             24052  58139  RISE       2
u_app.mem_addr_q_RNO_1_2_LC_14_26_2/carryin   LogicCell40_SEQ_MODE_0000      0             24052  58139  RISE       1
u_app.mem_addr_q_RNO_1_2_LC_14_26_2/carryout  LogicCell40_SEQ_MODE_0000    278             24330  58139  RISE       2
u_app.mem_addr_q_RNO_1_3_LC_14_26_3/carryin   LogicCell40_SEQ_MODE_0000      0             24330  58139  RISE       1
u_app.mem_addr_q_RNO_1_3_LC_14_26_3/carryout  LogicCell40_SEQ_MODE_0000    278             24608  58139  RISE       2
u_app.mem_addr_q_RNO_1_4_LC_14_26_4/carryin   LogicCell40_SEQ_MODE_0000      0             24608  58139  RISE       1
u_app.mem_addr_q_RNO_1_4_LC_14_26_4/carryout  LogicCell40_SEQ_MODE_0000    278             24886  58139  RISE       2
u_app.mem_addr_q_RNO_1_5_LC_14_26_5/carryin   LogicCell40_SEQ_MODE_0000      0             24886  58139  RISE       1
u_app.mem_addr_q_RNO_1_5_LC_14_26_5/carryout  LogicCell40_SEQ_MODE_0000    278             25165  58139  RISE       2
u_app.mem_addr_q_RNO_1_6_LC_14_26_6/carryin   LogicCell40_SEQ_MODE_0000      0             25165  58139  RISE       1
u_app.mem_addr_q_RNO_1_6_LC_14_26_6/carryout  LogicCell40_SEQ_MODE_0000    278             25443  58139  RISE       2
u_app.mem_addr_q_RNO_1_7_LC_14_26_7/carryin   LogicCell40_SEQ_MODE_0000      0             25443  58139  RISE       1
u_app.mem_addr_q_RNO_1_7_LC_14_26_7/carryout  LogicCell40_SEQ_MODE_0000    278             25721  58139  RISE       1
IN_MUX_bfv_14_27_0_/carryinitin               ICE_CARRY_IN_MUX               0             25721  58139  RISE       1
IN_MUX_bfv_14_27_0_/carryinitout              ICE_CARRY_IN_MUX             556             26277  58139  RISE       2
I__8000/I                                     InMux                          0             26277  58139  RISE       1
I__8000/O                                     InMux                        662             26939  58139  RISE       1
u_app.mem_addr_q_RNO_1_8_LC_14_27_0/in3       LogicCell40_SEQ_MODE_0000      0             26939  58139  RISE       1
u_app.mem_addr_q_RNO_1_8_LC_14_27_0/lcout     LogicCell40_SEQ_MODE_0000    861             27800  58139  RISE       1
I__9092/I                                     LocalMux                       0             27800  58139  RISE       1
I__9092/O                                     LocalMux                    1099             28900  58139  RISE       1
I__9093/I                                     InMux                          0             28900  58139  RISE       1
I__9093/O                                     InMux                        662             29562  58139  RISE       1
u_app.mem_addr_q_8_LC_15_27_1/in1             LogicCell40_SEQ_MODE_1000      0             29562  58139  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_16_30_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__10283/I                                       Odrv4                          0                 0  RISE       1
I__10283/O                                       Odrv4                        596               596  RISE       1
I__10285/I                                       Span4Mux_s0_v                  0               596  RISE       1
I__10285/O                                       Span4Mux_s0_v                344               940  RISE       1
I__10286/I                                       LocalMux                       0               940  RISE       1
I__10286/O                                       LocalMux                    1099              2040  RISE       1
I__10287/I                                       IoInMux                        0              2040  RISE       1
I__10287/O                                       IoInMux                      662              2702  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2702  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              4291  RISE     170
I__16081/I                                       gio2CtrlBuf                    0              4291  RISE       1
I__16081/O                                       gio2CtrlBuf                    0              4291  RISE       1
I__16082/I                                       GlobalMux                      0              4291  RISE       1
I__16082/O                                       GlobalMux                    252              4543  RISE       1
I__16084/I                                       ClkMux                         0              4543  RISE       1
I__16084/O                                       ClkMux                       887              5430  RISE       1
u_app.mem_addr_q_8_LC_15_27_1/clk                LogicCell40_SEQ_MODE_1000      0              5430  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 49.97 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq_LC_7_13_0/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_20_1/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_20_1/clk
Setup Constraint : 20830p
Path slack       : 818p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         17893
---------------------------------------   ----- 
End-of-path arrival time (ps)             20423
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                             ICE_GB                         0                 0  RISE     434
I__13320/I                                          gio2CtrlBuf                    0                 0  RISE       1
I__13320/O                                          gio2CtrlBuf                    0                 0  RISE       1
I__13321/I                                          GlobalMux                      0                 0  RISE       1
I__13321/O                                          GlobalMux                    252               252  RISE       1
I__13406/I                                          ClkMux                         0               252  RISE       1
I__13406/O                                          ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq_LC_7_13_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq_LC_7_13_0/lcout                                        LogicCell40_SEQ_MODE_1000   1391              2530    818  RISE       9
I__8192/I                                                                                   LocalMux                       0              2530    818  RISE       1
I__8192/O                                                                                   LocalMux                    1099              3629    818  RISE       1
I__8195/I                                                                                   InMux                          0              3629    818  RISE       1
I__8195/O                                                                                   InMux                        662              4291    818  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNO_LC_8_14_5/in0                                  LogicCell40_SEQ_MODE_0000      0              4291    818  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNO_LC_8_14_5/ltout                                LogicCell40_SEQ_MODE_0000    901              5192    818  FALL       1
I__3014/I                                                                                   CascadeMux                     0              5192    818  FALL       1
I__3014/O                                                                                   CascadeMux                     0              5192    818  FALL       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNIJ31O_LC_8_14_6/in2                              LogicCell40_SEQ_MODE_0000      0              5192    818  FALL       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNIJ31O_LC_8_14_6/lcout                            LogicCell40_SEQ_MODE_0000   1179              6371    818  RISE       1
I__3043/I                                                                                   Odrv12                         0              6371    818  RISE       1
I__3043/O                                                                                   Odrv12                      1073              7443    818  RISE       1
I__3044/I                                                                                   LocalMux                       0              7443    818  RISE       1
I__3044/O                                                                                   LocalMux                    1099              8543    818  RISE       1
I__3045/I                                                                                   InMux                          0              8543    818  RISE       1
I__3045/O                                                                                   InMux                        662              9205    818  RISE       1
u_usb_cdc.u_sie.out_eop_q_RNI1HCE2_LC_8_18_0/in3                                            LogicCell40_SEQ_MODE_0000      0              9205    818  RISE       1
u_usb_cdc.u_sie.out_eop_q_RNI1HCE2_LC_8_18_0/ltout                                          LogicCell40_SEQ_MODE_0000    609              9814    818  FALL       1
I__3076/I                                                                                   CascadeMux                     0              9814    818  FALL       1
I__3076/O                                                                                   CascadeMux                     0              9814    818  FALL       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_8_18_1/in2       LogicCell40_SEQ_MODE_0000      0              9814    818  FALL       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_8_18_1/lcout     LogicCell40_SEQ_MODE_0000   1179             10993    818  RISE       8
I__3186/I                                                                                   Odrv4                          0             10993    818  RISE       1
I__3186/O                                                                                   Odrv4                        596             11589    818  RISE       1
I__3189/I                                                                                   LocalMux                       0             11589    818  RISE       1
I__3189/O                                                                                   LocalMux                    1099             12688    818  RISE       1
I__3194/I                                                                                   InMux                          0             12688    818  RISE       1
I__3194/O                                                                                   InMux                        662             13350    818  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_RNI7VMGE_LC_8_19_6/in3           LogicCell40_SEQ_MODE_0000      0             13350    818  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_RNI7VMGE_LC_8_19_6/lcout         LogicCell40_SEQ_MODE_0000    861             14211    818  RISE       1
I__3134/I                                                                                   LocalMux                       0             14211    818  RISE       1
I__3134/O                                                                                   LocalMux                    1099             15311    818  RISE       1
I__3135/I                                                                                   InMux                          0             15311    818  RISE       1
I__3135/O                                                                                   InMux                        662             15973    818  RISE       1
I__3136/I                                                                                   CascadeMux                     0             15973    818  RISE       1
I__3136/O                                                                                   CascadeMux                     0             15973    818  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNIGJK22_0_LC_7_20_0/in2       LogicCell40_SEQ_MODE_0000      0             15973    818  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNIGJK22_0_LC_7_20_0/carryout  LogicCell40_SEQ_MODE_0000    609             16582    818  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_7_20_1/carryin      LogicCell40_SEQ_MODE_0000      0             16582    818  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_7_20_1/carryout     LogicCell40_SEQ_MODE_0000    278             16860    818  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_2_LC_7_20_2/carryin      LogicCell40_SEQ_MODE_0000      0             16860    818  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_2_LC_7_20_2/carryout     LogicCell40_SEQ_MODE_0000    278             17138    818  RISE       1
I__2648/I                                                                                   InMux                          0             17138    818  RISE       1
I__2648/O                                                                                   InMux                        662             17801    818  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_3_LC_7_20_3/in3          LogicCell40_SEQ_MODE_0000      0             17801    818  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_3_LC_7_20_3/lcout        LogicCell40_SEQ_MODE_0000    861             18662    818  RISE       1
I__3105/I                                                                                   LocalMux                       0             18662    818  RISE       1
I__3105/O                                                                                   LocalMux                    1099             19761    818  RISE       1
I__3106/I                                                                                   InMux                          0             19761    818  RISE       1
I__3106/O                                                                                   InMux                        662             20423    818  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_20_1/in3                LogicCell40_SEQ_MODE_1010      0             20423    818  RISE       1

Capture Clock Path
pin name                                                                      model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                                       ICE_GB                         0                 0  RISE     434
I__13320/I                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__13320/O                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__13321/I                                                                    GlobalMux                      0                 0  RISE       1
I__13321/O                                                                    GlobalMux                    252               252  RISE       1
I__13445/I                                                                    ClkMux                         0               252  RISE       1
I__13445/O                                                                    ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_20_1/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq_LC_7_13_0/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_20_1/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_20_1/clk
Setup Constraint : 20830p
Path slack       : 818p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         17893
---------------------------------------   ----- 
End-of-path arrival time (ps)             20423
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                             ICE_GB                         0                 0  RISE     434
I__13320/I                                          gio2CtrlBuf                    0                 0  RISE       1
I__13320/O                                          gio2CtrlBuf                    0                 0  RISE       1
I__13321/I                                          GlobalMux                      0                 0  RISE       1
I__13321/O                                          GlobalMux                    252               252  RISE       1
I__13406/I                                          ClkMux                         0               252  RISE       1
I__13406/O                                          ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq_LC_7_13_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq_LC_7_13_0/lcout                                        LogicCell40_SEQ_MODE_1000   1391              2530    818  RISE       9
I__8192/I                                                                                   LocalMux                       0              2530    818  RISE       1
I__8192/O                                                                                   LocalMux                    1099              3629    818  RISE       1
I__8195/I                                                                                   InMux                          0              3629    818  RISE       1
I__8195/O                                                                                   InMux                        662              4291    818  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNO_LC_8_14_5/in0                                  LogicCell40_SEQ_MODE_0000      0              4291    818  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNO_LC_8_14_5/ltout                                LogicCell40_SEQ_MODE_0000    901              5192    818  FALL       1
I__3014/I                                                                                   CascadeMux                     0              5192    818  FALL       1
I__3014/O                                                                                   CascadeMux                     0              5192    818  FALL       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNIJ31O_LC_8_14_6/in2                              LogicCell40_SEQ_MODE_0000      0              5192    818  FALL       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNIJ31O_LC_8_14_6/lcout                            LogicCell40_SEQ_MODE_0000   1179              6371    818  RISE       1
I__3043/I                                                                                   Odrv12                         0              6371    818  RISE       1
I__3043/O                                                                                   Odrv12                      1073              7443    818  RISE       1
I__3044/I                                                                                   LocalMux                       0              7443    818  RISE       1
I__3044/O                                                                                   LocalMux                    1099              8543    818  RISE       1
I__3045/I                                                                                   InMux                          0              8543    818  RISE       1
I__3045/O                                                                                   InMux                        662              9205    818  RISE       1
u_usb_cdc.u_sie.out_eop_q_RNI1HCE2_LC_8_18_0/in3                                            LogicCell40_SEQ_MODE_0000      0              9205    818  RISE       1
u_usb_cdc.u_sie.out_eop_q_RNI1HCE2_LC_8_18_0/ltout                                          LogicCell40_SEQ_MODE_0000    609              9814    818  FALL       1
I__3076/I                                                                                   CascadeMux                     0              9814    818  FALL       1
I__3076/O                                                                                   CascadeMux                     0              9814    818  FALL       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_8_18_1/in2       LogicCell40_SEQ_MODE_0000      0              9814    818  FALL       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_8_18_1/lcout     LogicCell40_SEQ_MODE_0000   1179             10993    818  RISE       8
I__3186/I                                                                                   Odrv4                          0             10993    818  RISE       1
I__3186/O                                                                                   Odrv4                        596             11589    818  RISE       1
I__3189/I                                                                                   LocalMux                       0             11589    818  RISE       1
I__3189/O                                                                                   LocalMux                    1099             12688    818  RISE       1
I__3194/I                                                                                   InMux                          0             12688    818  RISE       1
I__3194/O                                                                                   InMux                        662             13350    818  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_RNI7VMGE_LC_8_19_6/in3           LogicCell40_SEQ_MODE_0000      0             13350    818  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_RNI7VMGE_LC_8_19_6/lcout         LogicCell40_SEQ_MODE_0000    861             14211    818  RISE       1
I__3134/I                                                                                   LocalMux                       0             14211    818  RISE       1
I__3134/O                                                                                   LocalMux                    1099             15311    818  RISE       1
I__3135/I                                                                                   InMux                          0             15311    818  RISE       1
I__3135/O                                                                                   InMux                        662             15973    818  RISE       1
I__3136/I                                                                                   CascadeMux                     0             15973    818  RISE       1
I__3136/O                                                                                   CascadeMux                     0             15973    818  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNIGJK22_0_LC_7_20_0/in2       LogicCell40_SEQ_MODE_0000      0             15973    818  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNIGJK22_0_LC_7_20_0/carryout  LogicCell40_SEQ_MODE_0000    609             16582    818  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_7_20_1/carryin      LogicCell40_SEQ_MODE_0000      0             16582    818  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_7_20_1/carryout     LogicCell40_SEQ_MODE_0000    278             16860    818  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_2_LC_7_20_2/carryin      LogicCell40_SEQ_MODE_0000      0             16860    818  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_2_LC_7_20_2/carryout     LogicCell40_SEQ_MODE_0000    278             17138    818  RISE       1
I__2648/I                                                                                   InMux                          0             17138    818  RISE       1
I__2648/O                                                                                   InMux                        662             17801    818  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_3_LC_7_20_3/in3          LogicCell40_SEQ_MODE_0000      0             17801    818  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_3_LC_7_20_3/lcout        LogicCell40_SEQ_MODE_0000    861             18662    818  RISE       1
I__3105/I                                                                                   LocalMux                       0             18662    818  RISE       1
I__3105/O                                                                                   LocalMux                    1099             19761    818  RISE       1
I__3106/I                                                                                   InMux                          0             19761    818  RISE       1
I__3106/O                                                                                   InMux                        662             20423    818  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_20_1/in3                LogicCell40_SEQ_MODE_1010      0             20423    818  RISE       1

Capture Clock Path
pin name                                                                      model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                                       ICE_GB                         0                 0  RISE     434
I__13320/I                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__13320/O                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__13321/I                                                                    GlobalMux                      0                 0  RISE       1
I__13321/O                                                                    GlobalMux                    252               252  RISE       1
I__13445/I                                                                    ClkMux                         0               252  RISE       1
I__13445/O                                                                    ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_20_1/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_ready_q_LC_10_19_6/lcout
Path End         : u_app.mem_addr_q_8_LC_15_27_1/in1
Capture Clock    : u_app.mem_addr_q_8_LC_15_27_1/clk
Setup Constraint : 20840p
Path slack       : 6973p

Capture Clock Arrival Time (clk_app:R#2)   20840
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5430
- Setup Time                               -1060
----------------------------------------   ----- 
End-of-path required time (ps)             25211

Launch Clock Arrival Time (clk_usb:R#4)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         15708
---------------------------------------   ----- 
End-of-path arrival time (ps)             18238
 
Launch Clock Path
pin name                                                                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                                                              ICE_GB                         0                 0  RISE     434
I__13320/I                                                                                           gio2CtrlBuf                    0                 0  RISE       1
I__13320/O                                                                                           gio2CtrlBuf                    0                 0  RISE       1
I__13321/I                                                                                           GlobalMux                      0                 0  RISE       1
I__13321/O                                                                                           GlobalMux                    252               252  RISE       1
I__13421/I                                                                                           ClkMux                         0               252  RISE       1
I__13421/O                                                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_ready_q_LC_10_19_6/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_ready_q_LC_10_19_6/lcout  LogicCell40_SEQ_MODE_1010   1391              2530   6973  RISE       4
I__12282/I                                                                                             Odrv4                          0              2530   6973  RISE       1
I__12282/O                                                                                             Odrv4                        596              3126   6973  RISE       1
I__12283/I                                                                                             Span4Mux_v                     0              3126   6973  RISE       1
I__12283/O                                                                                             Span4Mux_v                   596              3722   6973  RISE       1
I__12286/I                                                                                             Span4Mux_h                     0              3722   6973  RISE       1
I__12286/O                                                                                             Span4Mux_h                   517              4238   6973  RISE       1
I__12290/I                                                                                             LocalMux                       0              4238   6973  RISE       1
I__12290/O                                                                                             LocalMux                    1099              5338   6973  RISE       1
I__12293/I                                                                                             InMux                          0              5338   6973  RISE       1
I__12293/O                                                                                             InMux                        662              6000   6973  RISE       1
u_app.out_valid_q_RNIPJR13_LC_14_23_7/in3                                                              LogicCell40_SEQ_MODE_0000      0              6000   6973  RISE       1
u_app.out_valid_q_RNIPJR13_LC_14_23_7/lcout                                                            LogicCell40_SEQ_MODE_0000    861              6861   6973  RISE       7
I__14572/I                                                                                             LocalMux                       0              6861   6973  RISE       1
I__14572/O                                                                                             LocalMux                    1099              7960   6973  RISE       1
I__14574/I                                                                                             InMux                          0              7960   6973  RISE       1
I__14574/O                                                                                             InMux                        662              8622   6973  RISE       1
u_app.state_q_RNIK0GQ4_1_LC_14_24_0/in3                                                                LogicCell40_SEQ_MODE_0000      0              8622   6973  RISE       1
u_app.state_q_RNIK0GQ4_1_LC_14_24_0/lcout                                                              LogicCell40_SEQ_MODE_0000    861              9483   6973  RISE       3
I__8998/I                                                                                              Odrv4                          0              9483   6973  RISE       1
I__8998/O                                                                                              Odrv4                        596             10079   6973  RISE       1
I__9001/I                                                                                              LocalMux                       0             10079   6973  RISE       1
I__9001/O                                                                                              LocalMux                    1099             11178   6973  RISE       1
I__9004/I                                                                                              InMux                          0             11178   6973  RISE       1
I__9004/O                                                                                              InMux                        662             11841   6973  RISE       1
I__9006/I                                                                                              CascadeMux                     0             11841   6973  RISE       1
I__9006/O                                                                                              CascadeMux                     0             11841   6973  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_14_26_0/in2                                                                LogicCell40_SEQ_MODE_0000      0             11841   6973  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_14_26_0/carryout                                                           LogicCell40_SEQ_MODE_0000    609             12450   6973  RISE       2
u_app.mem_addr_q_RNO_1_1_LC_14_26_1/carryin                                                            LogicCell40_SEQ_MODE_0000      0             12450   6973  RISE       1
u_app.mem_addr_q_RNO_1_1_LC_14_26_1/carryout                                                           LogicCell40_SEQ_MODE_0000    278             12728   6973  RISE       2
u_app.mem_addr_q_RNO_1_2_LC_14_26_2/carryin                                                            LogicCell40_SEQ_MODE_0000      0             12728   6973  RISE       1
u_app.mem_addr_q_RNO_1_2_LC_14_26_2/carryout                                                           LogicCell40_SEQ_MODE_0000    278             13006   6973  RISE       2
u_app.mem_addr_q_RNO_1_3_LC_14_26_3/carryin                                                            LogicCell40_SEQ_MODE_0000      0             13006   6973  RISE       1
u_app.mem_addr_q_RNO_1_3_LC_14_26_3/carryout                                                           LogicCell40_SEQ_MODE_0000    278             13284   6973  RISE       2
u_app.mem_addr_q_RNO_1_4_LC_14_26_4/carryin                                                            LogicCell40_SEQ_MODE_0000      0             13284   6973  RISE       1
u_app.mem_addr_q_RNO_1_4_LC_14_26_4/carryout                                                           LogicCell40_SEQ_MODE_0000    278             13562   6973  RISE       2
u_app.mem_addr_q_RNO_1_5_LC_14_26_5/carryin                                                            LogicCell40_SEQ_MODE_0000      0             13562   6973  RISE       1
u_app.mem_addr_q_RNO_1_5_LC_14_26_5/carryout                                                           LogicCell40_SEQ_MODE_0000    278             13841   6973  RISE       2
u_app.mem_addr_q_RNO_1_6_LC_14_26_6/carryin                                                            LogicCell40_SEQ_MODE_0000      0             13841   6973  RISE       1
u_app.mem_addr_q_RNO_1_6_LC_14_26_6/carryout                                                           LogicCell40_SEQ_MODE_0000    278             14119   6973  RISE       2
u_app.mem_addr_q_RNO_1_7_LC_14_26_7/carryin                                                            LogicCell40_SEQ_MODE_0000      0             14119   6973  RISE       1
u_app.mem_addr_q_RNO_1_7_LC_14_26_7/carryout                                                           LogicCell40_SEQ_MODE_0000    278             14397   6973  RISE       1
IN_MUX_bfv_14_27_0_/carryinitin                                                                        ICE_CARRY_IN_MUX               0             14397   6973  RISE       1
IN_MUX_bfv_14_27_0_/carryinitout                                                                       ICE_CARRY_IN_MUX             556             14953   6973  RISE       2
I__8000/I                                                                                              InMux                          0             14953   6973  RISE       1
I__8000/O                                                                                              InMux                        662             15615   6973  RISE       1
u_app.mem_addr_q_RNO_1_8_LC_14_27_0/in3                                                                LogicCell40_SEQ_MODE_0000      0             15615   6973  RISE       1
u_app.mem_addr_q_RNO_1_8_LC_14_27_0/lcout                                                              LogicCell40_SEQ_MODE_0000    861             16476   6973  RISE       1
I__9092/I                                                                                              LocalMux                       0             16476   6973  RISE       1
I__9092/O                                                                                              LocalMux                    1099             17576   6973  RISE       1
I__9093/I                                                                                              InMux                          0             17576   6973  RISE       1
I__9093/O                                                                                              InMux                        662             18238   6973  RISE       1
u_app.mem_addr_q_8_LC_15_27_1/in1                                                                      LogicCell40_SEQ_MODE_1000      0             18238   6973  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_16_30_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__10283/I                                       Odrv4                          0                 0  RISE       1
I__10283/O                                       Odrv4                        596               596  RISE       1
I__10285/I                                       Span4Mux_s0_v                  0               596  RISE       1
I__10285/O                                       Span4Mux_s0_v                344               940  RISE       1
I__10286/I                                       LocalMux                       0               940  RISE       1
I__10286/O                                       LocalMux                    1099              2040  RISE       1
I__10287/I                                       IoInMux                        0              2040  RISE       1
I__10287/O                                       IoInMux                      662              2702  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2702  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              4291  RISE     170
I__16081/I                                       gio2CtrlBuf                    0              4291  RISE       1
I__16081/O                                       gio2CtrlBuf                    0              4291  RISE       1
I__16082/I                                       GlobalMux                      0              4291  RISE       1
I__16082/O                                       GlobalMux                    252              4543  RISE       1
I__16084/I                                       ClkMux                         0              4543  RISE       1
I__16084/O                                       ClkMux                       887              5430  RISE       1
u_app.mem_addr_q_8_LC_15_27_1/clk                LogicCell40_SEQ_MODE_1000      0              5430  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_consumed_q_LC_11_20_0/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_2_LC_8_24_5/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_2_LC_8_24_5/clk
Setup Constraint : 20830p
Path slack       : -1116p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5430
+ Clock To Q                               1391
+ Data Path Delay                         15536
---------------------------------------   ----- 
End-of-path arrival time (ps)             22357
 
Launch Clock Path
pin name                                                                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_16_30_2/lcout                                                              LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__10283/I                                                                                                Odrv4                          0                 0  RISE       1
I__10283/O                                                                                                Odrv4                        596               596  RISE       1
I__10285/I                                                                                                Span4Mux_s0_v                  0               596  RISE       1
I__10285/O                                                                                                Span4Mux_s0_v                344               940  RISE       1
I__10286/I                                                                                                LocalMux                       0               940  RISE       1
I__10286/O                                                                                                LocalMux                    1099              2040  RISE       1
I__10287/I                                                                                                IoInMux                        0              2040  RISE       1
I__10287/O                                                                                                IoInMux                      662              2702  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER                                                           ICE_GB                         0              2702  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT                                                                 ICE_GB                      1589              4291  RISE     170
I__16081/I                                                                                                gio2CtrlBuf                    0              4291  RISE       1
I__16081/O                                                                                                gio2CtrlBuf                    0              4291  RISE       1
I__16082/I                                                                                                GlobalMux                      0              4291  RISE       1
I__16082/O                                                                                                GlobalMux                    252              4543  RISE       1
I__16143/I                                                                                                ClkMux                         0              4543  RISE       1
I__16143/O                                                                                                ClkMux                       887              5430  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_consumed_q_LC_11_20_0/clk  LogicCell40_SEQ_MODE_1010      0              5430  RISE       1

Data path
pin name                                                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_consumed_q_LC_11_20_0/lcout           LogicCell40_SEQ_MODE_1010   1391              6821  -1116  RISE       2
I__5587/I                                                                                                            Odrv4                          0              6821  -1116  RISE       1
I__5587/O                                                                                                            Odrv4                        596              7417  -1116  RISE       1
I__5589/I                                                                                                            Span4Mux_h                     0              7417  -1116  RISE       1
I__5589/O                                                                                                            Span4Mux_h                   517              7933  -1116  RISE       1
I__5591/I                                                                                                            LocalMux                       0              7933  -1116  RISE       1
I__5591/O                                                                                                            LocalMux                    1099              9033  -1116  RISE       1
I__5592/I                                                                                                            InMux                          0              9033  -1116  RISE       1
I__5592/O                                                                                                            InMux                        662              9695  -1116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_consumed_q_RNI7CGT_LC_7_16_6/in3      LogicCell40_SEQ_MODE_0000      0              9695  -1116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_consumed_q_RNI7CGT_LC_7_16_6/lcout    LogicCell40_SEQ_MODE_0000    861             10556  -1116  RISE      10
I__4625/I                                                                                                            Odrv4                          0             10556  -1116  RISE       1
I__4625/O                                                                                                            Odrv4                        596             11152  -1116  RISE       1
I__4628/I                                                                                                            Span4Mux_v                     0             11152  -1116  RISE       1
I__4628/O                                                                                                            Span4Mux_v                   596             11748  -1116  RISE       1
I__4632/I                                                                                                            LocalMux                       0             11748  -1116  RISE       1
I__4632/O                                                                                                            LocalMux                    1099             12847  -1116  RISE       1
I__4636/I                                                                                                            InMux                          0             12847  -1116  RISE       1
I__4636/O                                                                                                            InMux                        662             13509  -1116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_valid_q_RNI6H1A4_0_0_LC_8_23_6/in3    LogicCell40_SEQ_MODE_0000      0             13509  -1116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_valid_q_RNI6H1A4_0_0_LC_8_23_6/lcout  LogicCell40_SEQ_MODE_0000    861             14370  -1116  RISE      10
I__4604/I                                                                                                            LocalMux                       0             14370  -1116  RISE       1
I__4604/O                                                                                                            LocalMux                    1099             15470  -1116  RISE       1
I__4609/I                                                                                                            InMux                          0             15470  -1116  RISE       1
I__4609/O                                                                                                            InMux                        662             16132  -1116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_RNIGVFE4_0_LC_8_22_0/in3          LogicCell40_SEQ_MODE_0000      0             16132  -1116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_RNIGVFE4_0_LC_8_22_0/lcout        LogicCell40_SEQ_MODE_0000    861             16993  -1116  RISE       4
I__3260/I                                                                                                            Odrv4                          0             16993  -1116  RISE       1
I__3260/O                                                                                                            Odrv4                        596             17589  -1116  RISE       1
I__3264/I                                                                                                            LocalMux                       0             17589  -1116  RISE       1
I__3264/O                                                                                                            LocalMux                    1099             18688  -1116  RISE       1
I__3265/I                                                                                                            InMux                          0             18688  -1116  RISE       1
I__3265/O                                                                                                            InMux                        662             19350  -1116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_RNO_1_2_LC_7_24_2/in0          LogicCell40_SEQ_MODE_0000      0             19350  -1116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_RNO_1_2_LC_7_24_2/lcout        LogicCell40_SEQ_MODE_0000   1245             20595  -1116  RISE       1
I__3284/I                                                                                                            LocalMux                       0             20595  -1116  RISE       1
I__3284/O                                                                                                            LocalMux                    1099             21695  -1116  RISE       1
I__3285/I                                                                                                            InMux                          0             21695  -1116  RISE       1
I__3285/O                                                                                                            InMux                        662             22357  -1116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_2_LC_8_24_5/in3                LogicCell40_SEQ_MODE_1010      0             22357  -1116  RISE       1

Capture Clock Path
pin name                                                                                               model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                                                                ICE_GB                         0                 0  RISE     434
I__13320/I                                                                                             gio2CtrlBuf                    0                 0  RISE       1
I__13320/O                                                                                             gio2CtrlBuf                    0                 0  RISE       1
I__13321/I                                                                                             GlobalMux                      0                 0  RISE       1
I__13321/O                                                                                             GlobalMux                    252               252  RISE       1
I__13459/I                                                                                             ClkMux                         0               252  RISE       1
I__13459/O                                                                                             ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_2_LC_8_24_5/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.wait_cnt_q_6_LC_18_12_5/lcout
Path End         : u_app.mem_addr_q_8_LC_15_27_1/in1
Capture Clock    : u_app.mem_addr_q_8_LC_15_27_1/clk
Setup Constraint : 83330p
Path slack       : 58139p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5430
- Setup Time                               -1060
----------------------------------------   ----- 
End-of-path required time (ps)             87701

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5430
+ Clock To Q                               1391
+ Data Path Delay                         22741
---------------------------------------   ----- 
End-of-path arrival time (ps)             29562
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_16_30_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__10283/I                                       Odrv4                          0                 0  RISE       1
I__10283/O                                       Odrv4                        596               596  RISE       1
I__10285/I                                       Span4Mux_s0_v                  0               596  RISE       1
I__10285/O                                       Span4Mux_s0_v                344               940  RISE       1
I__10286/I                                       LocalMux                       0               940  RISE       1
I__10286/O                                       LocalMux                    1099              2040  RISE       1
I__10287/I                                       IoInMux                        0              2040  RISE       1
I__10287/O                                       IoInMux                      662              2702  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2702  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              4291  RISE     170
I__16081/I                                       gio2CtrlBuf                    0              4291  RISE       1
I__16081/O                                       gio2CtrlBuf                    0              4291  RISE       1
I__16082/I                                       GlobalMux                      0              4291  RISE       1
I__16082/O                                       GlobalMux                    252              4543  RISE       1
I__16152/I                                       ClkMux                         0              4543  RISE       1
I__16152/O                                       ClkMux                       887              5430  RISE       1
u_app.wait_cnt_q_6_LC_18_12_5/clk                LogicCell40_SEQ_MODE_1000      0              5430  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.wait_cnt_q_6_LC_18_12_5/lcout           LogicCell40_SEQ_MODE_1000   1391              6821  58139  RISE       2
I__13557/I                                    LocalMux                       0              6821  58139  RISE       1
I__13557/O                                    LocalMux                    1099              7920  58139  RISE       1
I__13559/I                                    InMux                          0              7920  58139  RISE       1
I__13559/O                                    InMux                        662              8582  58139  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_18_12_3/in0     LogicCell40_SEQ_MODE_0000      0              8582  58139  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_18_12_3/lcout   LogicCell40_SEQ_MODE_0000   1245              9827  58139  RISE       1
I__13532/I                                    LocalMux                       0              9827  58139  RISE       1
I__13532/O                                    LocalMux                    1099             10927  58139  RISE       1
I__13533/I                                    InMux                          0             10927  58139  RISE       1
I__13533/O                                    InMux                        662             11589  58139  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_18_12_1/in3    LogicCell40_SEQ_MODE_0000      0             11589  58139  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_18_12_1/lcout  LogicCell40_SEQ_MODE_0000    874             12463  58139  FALL      13
I__13499/I                                    Odrv12                         0             12463  58139  FALL       1
I__13499/O                                    Odrv12                      1232             13695  58139  FALL       1
I__13503/I                                    Sp12to4                        0             13695  58139  FALL       1
I__13503/O                                    Sp12to4                      848             14543  58139  FALL       1
I__13512/I                                    Span4Mux_h                     0             14543  58139  FALL       1
I__13512/O                                    Span4Mux_h                   543             15086  58139  FALL       1
I__13519/I                                    Span4Mux_v                     0             15086  58139  FALL       1
I__13519/O                                    Span4Mux_v                   649             15735  58139  FALL       1
I__13523/I                                    LocalMux                       0             15735  58139  FALL       1
I__13523/O                                    LocalMux                     768             16503  58139  FALL       1
I__13527/I                                    InMux                          0             16503  58139  FALL       1
I__13527/O                                    InMux                        503             17006  58139  FALL       1
u_app.out_valid_q_RNIPJR13_LC_14_23_7/in1     LogicCell40_SEQ_MODE_0000      0             17006  58139  FALL       1
u_app.out_valid_q_RNIPJR13_LC_14_23_7/lcout   LogicCell40_SEQ_MODE_0000   1179             18185  58139  RISE       7
I__14572/I                                    LocalMux                       0             18185  58139  RISE       1
I__14572/O                                    LocalMux                    1099             19284  58139  RISE       1
I__14574/I                                    InMux                          0             19284  58139  RISE       1
I__14574/O                                    InMux                        662             19946  58139  RISE       1
u_app.state_q_RNIK0GQ4_1_LC_14_24_0/in3       LogicCell40_SEQ_MODE_0000      0             19946  58139  RISE       1
u_app.state_q_RNIK0GQ4_1_LC_14_24_0/lcout     LogicCell40_SEQ_MODE_0000    861             20807  58139  RISE       3
I__8998/I                                     Odrv4                          0             20807  58139  RISE       1
I__8998/O                                     Odrv4                        596             21403  58139  RISE       1
I__9001/I                                     LocalMux                       0             21403  58139  RISE       1
I__9001/O                                     LocalMux                    1099             22502  58139  RISE       1
I__9004/I                                     InMux                          0             22502  58139  RISE       1
I__9004/O                                     InMux                        662             23165  58139  RISE       1
I__9006/I                                     CascadeMux                     0             23165  58139  RISE       1
I__9006/O                                     CascadeMux                     0             23165  58139  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_14_26_0/in2       LogicCell40_SEQ_MODE_0000      0             23165  58139  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_14_26_0/carryout  LogicCell40_SEQ_MODE_0000    609             23774  58139  RISE       2
u_app.mem_addr_q_RNO_1_1_LC_14_26_1/carryin   LogicCell40_SEQ_MODE_0000      0             23774  58139  RISE       1
u_app.mem_addr_q_RNO_1_1_LC_14_26_1/carryout  LogicCell40_SEQ_MODE_0000    278             24052  58139  RISE       2
u_app.mem_addr_q_RNO_1_2_LC_14_26_2/carryin   LogicCell40_SEQ_MODE_0000      0             24052  58139  RISE       1
u_app.mem_addr_q_RNO_1_2_LC_14_26_2/carryout  LogicCell40_SEQ_MODE_0000    278             24330  58139  RISE       2
u_app.mem_addr_q_RNO_1_3_LC_14_26_3/carryin   LogicCell40_SEQ_MODE_0000      0             24330  58139  RISE       1
u_app.mem_addr_q_RNO_1_3_LC_14_26_3/carryout  LogicCell40_SEQ_MODE_0000    278             24608  58139  RISE       2
u_app.mem_addr_q_RNO_1_4_LC_14_26_4/carryin   LogicCell40_SEQ_MODE_0000      0             24608  58139  RISE       1
u_app.mem_addr_q_RNO_1_4_LC_14_26_4/carryout  LogicCell40_SEQ_MODE_0000    278             24886  58139  RISE       2
u_app.mem_addr_q_RNO_1_5_LC_14_26_5/carryin   LogicCell40_SEQ_MODE_0000      0             24886  58139  RISE       1
u_app.mem_addr_q_RNO_1_5_LC_14_26_5/carryout  LogicCell40_SEQ_MODE_0000    278             25165  58139  RISE       2
u_app.mem_addr_q_RNO_1_6_LC_14_26_6/carryin   LogicCell40_SEQ_MODE_0000      0             25165  58139  RISE       1
u_app.mem_addr_q_RNO_1_6_LC_14_26_6/carryout  LogicCell40_SEQ_MODE_0000    278             25443  58139  RISE       2
u_app.mem_addr_q_RNO_1_7_LC_14_26_7/carryin   LogicCell40_SEQ_MODE_0000      0             25443  58139  RISE       1
u_app.mem_addr_q_RNO_1_7_LC_14_26_7/carryout  LogicCell40_SEQ_MODE_0000    278             25721  58139  RISE       1
IN_MUX_bfv_14_27_0_/carryinitin               ICE_CARRY_IN_MUX               0             25721  58139  RISE       1
IN_MUX_bfv_14_27_0_/carryinitout              ICE_CARRY_IN_MUX             556             26277  58139  RISE       2
I__8000/I                                     InMux                          0             26277  58139  RISE       1
I__8000/O                                     InMux                        662             26939  58139  RISE       1
u_app.mem_addr_q_RNO_1_8_LC_14_27_0/in3       LogicCell40_SEQ_MODE_0000      0             26939  58139  RISE       1
u_app.mem_addr_q_RNO_1_8_LC_14_27_0/lcout     LogicCell40_SEQ_MODE_0000    861             27800  58139  RISE       1
I__9092/I                                     LocalMux                       0             27800  58139  RISE       1
I__9092/O                                     LocalMux                    1099             28900  58139  RISE       1
I__9093/I                                     InMux                          0             28900  58139  RISE       1
I__9093/O                                     InMux                        662             29562  58139  RISE       1
u_app.mem_addr_q_8_LC_15_27_1/in1             LogicCell40_SEQ_MODE_1000      0             29562  58139  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_16_30_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__10283/I                                       Odrv4                          0                 0  RISE       1
I__10283/O                                       Odrv4                        596               596  RISE       1
I__10285/I                                       Span4Mux_s0_v                  0               596  RISE       1
I__10285/O                                       Span4Mux_s0_v                344               940  RISE       1
I__10286/I                                       LocalMux                       0               940  RISE       1
I__10286/O                                       LocalMux                    1099              2040  RISE       1
I__10287/I                                       IoInMux                        0              2040  RISE       1
I__10287/O                                       IoInMux                      662              2702  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2702  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              4291  RISE     170
I__16081/I                                       gio2CtrlBuf                    0              4291  RISE       1
I__16081/O                                       gio2CtrlBuf                    0              4291  RISE       1
I__16082/I                                       GlobalMux                      0              4291  RISE       1
I__16082/O                                       GlobalMux                    252              4543  RISE       1
I__16084/I                                       ClkMux                         0              4543  RISE       1
I__16084/O                                       ClkMux                       887              5430  RISE       1
u_app.mem_addr_q_8_LC_15_27_1/clk                LogicCell40_SEQ_MODE_1000      0              5430  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : u_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 4059


Data Path Delay                4470
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 4059

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       demo                       0      0                  RISE  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__7982/I                                       Odrv4                      0      1000               RISE  1       
I__7982/O                                       Odrv4                      596    1596               RISE  1       
I__7983/I                                       Span4Mux_h                 0      1596               RISE  1       
I__7983/O                                       Span4Mux_h                 517    2113               RISE  1       
I__7984/I                                       Span4Mux_v                 0      2113               RISE  1       
I__7984/O                                       Span4Mux_v                 596    2709               RISE  1       
I__7985/I                                       LocalMux                   0      2709               RISE  1       
I__7985/O                                       LocalMux                   1099   3808               RISE  1       
I__7986/I                                       InMux                      0      3808               RISE  1       
I__7986/O                                       InMux                      662    4470               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_24_4/in3  LogicCell40_SEQ_MODE_1000  0      4470               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  434     
I__13320/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__13320/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__13321/I                                      GlobalMux                  0      0                  RISE  1       
I__13321/O                                      GlobalMux                  252    252                RISE  1       
I__13441/I                                      ClkMux                     0      252                RISE  1       
I__13441/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_24_4/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.1.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : u_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 4496


Data Path Delay                4907
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 4496

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                      demo                       0      0                  RISE  1       
u_usb_dp_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
u_usb_dp_iopad/DOUT                            IO_PAD                     510    510                RISE  1       
u_usb_dp_preio/PADIN                           PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dp_preio/DIN0                            PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__3329/I                                      Odrv4                      0      1000               RISE  1       
I__3329/O                                      Odrv4                      596    1596               RISE  1       
I__3330/I                                      Span4Mux_h                 0      1596               RISE  1       
I__3330/O                                      Span4Mux_h                 517    2113               RISE  1       
I__3331/I                                      Span4Mux_h                 0      2113               RISE  1       
I__3331/O                                      Span4Mux_h                 517    2629               RISE  1       
I__3332/I                                      Span4Mux_h                 0      2629               RISE  1       
I__3332/O                                      Span4Mux_h                 517    3146               RISE  1       
I__3333/I                                      LocalMux                   0      3146               RISE  1       
I__3333/O                                      LocalMux                   1099   4245               RISE  1       
I__3334/I                                      InMux                      0      4245               RISE  1       
I__3334/O                                      InMux                      662    4907               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_8_30_2/in3  LogicCell40_SEQ_MODE_1000  0      4907               RISE  1       

Capture Clock Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                        ICE_GB                     0      0                  RISE  434     
I__13320/I                                     gio2CtrlBuf                0      0                  RISE  1       
I__13320/O                                     gio2CtrlBuf                0      0                  RISE  1       
I__13321/I                                     GlobalMux                  0      0                  RISE  1       
I__13321/O                                     GlobalMux                  252    252                RISE  1       
I__13465/I                                     ClkMux                     0      252                RISE  1       
I__13465/O                                     ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_8_30_2/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : u_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 17151


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             14621
---------------------------- ------
Clock To Out Delay            17151

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                               ICE_GB                     0      0                  RISE  434     
I__13320/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__13320/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__13321/I                                            GlobalMux                  0      0                  RISE  1       
I__13321/O                                            GlobalMux                  252    252                RISE  1       
I__13384/I                                            ClkMux                     0      252                RISE  1       
I__13384/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_10_13_3/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_10_13_3/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  12      
I__9446/I                                                         LocalMux                   0      2530               RISE  1       
I__9446/O                                                         LocalMux                   1099   3629               RISE  1       
I__9453/I                                                         InMux                      0      3629               RISE  1       
I__9453/O                                                         InMux                      662    4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_10_13_2/in1      LogicCell40_SEQ_MODE_0000  0      4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_10_13_2/lcout    LogicCell40_SEQ_MODE_0000  1232   5523               FALL  2       
I__8072/I                                                         Odrv12                     0      5523               FALL  1       
I__8072/O                                                         Odrv12                     1232   6755               FALL  1       
I__8074/I                                                         Sp12to4                    0      6755               FALL  1       
I__8074/O                                                         Sp12to4                    848    7602               FALL  1       
I__8076/I                                                         Span4Mux_h                 0      7602               FALL  1       
I__8076/O                                                         Span4Mux_h                 543    8145               FALL  1       
I__8077/I                                                         Span4Mux_v                 0      8145               FALL  1       
I__8077/O                                                         Span4Mux_v                 649    8794               FALL  1       
I__8078/I                                                         LocalMux                   0      8794               FALL  1       
I__8078/O                                                         LocalMux                   768    9563               FALL  1       
I__8079/I                                                         InMux                      0      9563               FALL  1       
I__8079/O                                                         InMux                      503    10066              FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_14_27_2/in0    LogicCell40_SEQ_MODE_0000  0      10066              FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_14_27_2/lcout  LogicCell40_SEQ_MODE_0000  1245   11311              RISE  2       
I__8064/I                                                         Odrv4                      0      11311              RISE  1       
I__8064/O                                                         Odrv4                      596    11907              RISE  1       
I__8065/I                                                         Span4Mux_h                 0      11907              RISE  1       
I__8065/O                                                         Span4Mux_h                 517    12423              RISE  1       
I__8066/I                                                         Span4Mux_s0_v              0      12423              RISE  1       
I__8066/O                                                         Span4Mux_s0_v              344    12768              RISE  1       
I__8067/I                                                         LocalMux                   0      12768              RISE  1       
I__8067/O                                                         LocalMux                   1099   13867              RISE  1       
I__8069/I                                                         IoInMux                    0      13867              RISE  1       
I__8069/O                                                         IoInMux                    662    14529              RISE  1       
u_usb_dn_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      14529              RISE  1       
u_usb_dn_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    15063              FALL  1       
u_usb_dn_iopad/OE                                                 IO_PAD                     0      15063              FALL  1       
u_usb_dn_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   17151              FALL  1       
usb_dn:out                                                        demo                       0      17151              FALL  1       

6.2.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : u_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 17151


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             14621
---------------------------- ------
Clock To Out Delay            17151

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                               ICE_GB                     0      0                  RISE  434     
I__13320/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__13320/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__13321/I                                            GlobalMux                  0      0                  RISE  1       
I__13321/O                                            GlobalMux                  252    252                RISE  1       
I__13384/I                                            ClkMux                     0      252                RISE  1       
I__13384/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_10_13_3/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_10_13_3/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  12      
I__9446/I                                                         LocalMux                   0      2530               RISE  1       
I__9446/O                                                         LocalMux                   1099   3629               RISE  1       
I__9453/I                                                         InMux                      0      3629               RISE  1       
I__9453/O                                                         InMux                      662    4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_10_13_2/in1      LogicCell40_SEQ_MODE_0000  0      4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_10_13_2/lcout    LogicCell40_SEQ_MODE_0000  1232   5523               FALL  2       
I__8072/I                                                         Odrv12                     0      5523               FALL  1       
I__8072/O                                                         Odrv12                     1232   6755               FALL  1       
I__8074/I                                                         Sp12to4                    0      6755               FALL  1       
I__8074/O                                                         Sp12to4                    848    7602               FALL  1       
I__8076/I                                                         Span4Mux_h                 0      7602               FALL  1       
I__8076/O                                                         Span4Mux_h                 543    8145               FALL  1       
I__8077/I                                                         Span4Mux_v                 0      8145               FALL  1       
I__8077/O                                                         Span4Mux_v                 649    8794               FALL  1       
I__8078/I                                                         LocalMux                   0      8794               FALL  1       
I__8078/O                                                         LocalMux                   768    9563               FALL  1       
I__8079/I                                                         InMux                      0      9563               FALL  1       
I__8079/O                                                         InMux                      503    10066              FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_14_27_2/in0    LogicCell40_SEQ_MODE_0000  0      10066              FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_14_27_2/lcout  LogicCell40_SEQ_MODE_0000  1245   11311              RISE  2       
I__8064/I                                                         Odrv4                      0      11311              RISE  1       
I__8064/O                                                         Odrv4                      596    11907              RISE  1       
I__8065/I                                                         Span4Mux_h                 0      11907              RISE  1       
I__8065/O                                                         Span4Mux_h                 517    12423              RISE  1       
I__8066/I                                                         Span4Mux_s0_v              0      12423              RISE  1       
I__8066/O                                                         Span4Mux_s0_v              344    12768              RISE  1       
I__8068/I                                                         LocalMux                   0      12768              RISE  1       
I__8068/O                                                         LocalMux                   1099   13867              RISE  1       
I__8070/I                                                         IoInMux                    0      13867              RISE  1       
I__8070/O                                                         IoInMux                    662    14529              RISE  1       
u_usb_dp_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      14529              RISE  1       
u_usb_dp_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    15063              FALL  1       
u_usb_dp_iopad/OE                                                 IO_PAD                     0      15063              FALL  1       
u_usb_dp_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   17151              FALL  1       
usb_dp:out                                                        demo                       0      17151              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : u_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -2924


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -4063
---------------------------- ------
Hold Time                     -2924

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       demo                       0      0                  FALL  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__7982/I                                       Odrv4                      0      950                FALL  1       
I__7982/O                                       Odrv4                      649    1599               FALL  1       
I__7983/I                                       Span4Mux_h                 0      1599               FALL  1       
I__7983/O                                       Span4Mux_h                 543    2142               FALL  1       
I__7984/I                                       Span4Mux_v                 0      2142               FALL  1       
I__7984/O                                       Span4Mux_v                 649    2791               FALL  1       
I__7985/I                                       LocalMux                   0      2791               FALL  1       
I__7985/O                                       LocalMux                   768    3559               FALL  1       
I__7986/I                                       InMux                      0      3559               FALL  1       
I__7986/O                                       InMux                      503    4063               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_24_4/in3  LogicCell40_SEQ_MODE_1000  0      4063               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  434     
I__13320/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__13320/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__13321/I                                      GlobalMux                  0      0                  RISE  1       
I__13321/O                                      GlobalMux                  252    252                RISE  1       
I__13441/I                                      ClkMux                     0      252                RISE  1       
I__13441/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_24_4/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.4.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : u_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -3361


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -4500
---------------------------- ------
Hold Time                     -3361

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                      demo                       0      0                  FALL  1       
u_usb_dp_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  FALL  1       
u_usb_dp_iopad/DOUT                            IO_PAD                     460    460                FALL  1       
u_usb_dp_preio/PADIN                           PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dp_preio/DIN0                            PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__3329/I                                      Odrv4                      0      950                FALL  1       
I__3329/O                                      Odrv4                      649    1599               FALL  1       
I__3330/I                                      Span4Mux_h                 0      1599               FALL  1       
I__3330/O                                      Span4Mux_h                 543    2142               FALL  1       
I__3331/I                                      Span4Mux_h                 0      2142               FALL  1       
I__3331/O                                      Span4Mux_h                 543    2685               FALL  1       
I__3332/I                                      Span4Mux_h                 0      2685               FALL  1       
I__3332/O                                      Span4Mux_h                 543    3228               FALL  1       
I__3333/I                                      LocalMux                   0      3228               FALL  1       
I__3333/O                                      LocalMux                   768    3996               FALL  1       
I__3334/I                                      InMux                      0      3996               FALL  1       
I__3334/O                                      InMux                      503    4500               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_8_30_2/in3  LogicCell40_SEQ_MODE_1000  0      4500               FALL  1       

Capture Clock Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                        ICE_GB                     0      0                  RISE  434     
I__13320/I                                     gio2CtrlBuf                0      0                  RISE  1       
I__13320/O                                     gio2CtrlBuf                0      0                  RISE  1       
I__13321/I                                     GlobalMux                  0      0                  RISE  1       
I__13321/O                                     GlobalMux                  252    252                RISE  1       
I__13465/I                                     ClkMux                     0      252                RISE  1       
I__13465/O                                     ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_8_30_2/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : u_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 13834


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             11304
---------------------------- ------
Clock To Out Delay            13834

Launch Clock Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                        ICE_GB                     0      0                  RISE  434     
I__13320/I                                     gio2CtrlBuf                0      0                  RISE  1       
I__13320/O                                     gio2CtrlBuf                0      0                  RISE  1       
I__13321/I                                     GlobalMux                  0      0                  RISE  1       
I__13321/O                                     GlobalMux                  252    252                RISE  1       
I__13395/I                                     ClkMux                     0      252                RISE  1       
I__13395/O                                     ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_9_13_5/clk  LogicCell40_SEQ_MODE_1011  0      1139               RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_9_13_5/lcout              LogicCell40_SEQ_MODE_1011  1391   2530               FALL  3       
I__4510/I                                                    LocalMux                   0      2530               FALL  1       
I__4510/O                                                    LocalMux                   768    3298               FALL  1       
I__4512/I                                                    InMux                      0      3298               FALL  1       
I__4512/O                                                    InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_10_13_1/in1    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_10_13_1/lcout  LogicCell40_SEQ_MODE_0000  1179   4980               RISE  1       
I__4345/I                                                    Odrv12                     0      4980               RISE  1       
I__4345/O                                                    Odrv12                     1073   6053               RISE  1       
I__4346/I                                                    Span12Mux_h                0      6053               RISE  1       
I__4346/O                                                    Span12Mux_h                1073   7126               RISE  1       
I__4347/I                                                    Span12Mux_s8_v             0      7126               RISE  1       
I__4347/O                                                    Span12Mux_s8_v             715    7841               RISE  1       
I__4348/I                                                    Sp12to4                    0      7841               RISE  1       
I__4348/O                                                    Sp12to4                    596    8437               RISE  1       
I__4349/I                                                    Span4Mux_s1_v              0      8437               RISE  1       
I__4349/O                                                    Span4Mux_s1_v              344    8781               RISE  1       
I__4350/I                                                    IoSpan4Mux                 0      8781               RISE  1       
I__4350/O                                                    IoSpan4Mux                 622    9404               RISE  1       
I__4351/I                                                    LocalMux                   0      9404               RISE  1       
I__4351/O                                                    LocalMux                   1099   10503              RISE  1       
I__4352/I                                                    IoInMux                    0      10503              RISE  1       
I__4352/O                                                    IoInMux                    662    11165              RISE  1       
u_usb_dn_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      11165              RISE  1       
u_usb_dn_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     755    11920              RISE  1       
u_usb_dn_iopad/DIN                                           IO_PAD                     0      11920              RISE  1       
u_usb_dn_iopad/PACKAGEPIN:out                                IO_PAD                     1914   13834              RISE  1       
usb_dn:out                                                   demo                       0      13834              RISE  1       

6.5.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : u_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 13755


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             11225
---------------------------- ------
Clock To Out Delay            13755

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                               ICE_GB                     0      0                  RISE  434     
I__13320/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__13320/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__13321/I                                            GlobalMux                  0      0                  RISE  1       
I__13321/O                                            GlobalMux                  252    252                RISE  1       
I__13384/I                                            ClkMux                     0      252                RISE  1       
I__13384/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_13_5/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_13_5/lcout     LogicCell40_SEQ_MODE_1010  1391   2530               FALL  14      
I__9419/I                                                  LocalMux                   0      2530               FALL  1       
I__9419/O                                                  LocalMux                   768    3298               FALL  1       
I__9431/I                                                  InMux                      0      3298               FALL  1       
I__9431/O                                                  InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_10_13_0/in3    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_10_13_0/lcout  LogicCell40_SEQ_MODE_0000  861    4662               RISE  1       
I__4353/I                                                  Odrv12                     0      4662               RISE  1       
I__4353/O                                                  Odrv12                     1073   5735               RISE  1       
I__4354/I                                                  Span12Mux_v                0      5735               RISE  1       
I__4354/O                                                  Span12Mux_v                980    6715               RISE  1       
I__4355/I                                                  Span12Mux_h                0      6715               RISE  1       
I__4355/O                                                  Span12Mux_h                1073   7788               RISE  1       
I__4356/I                                                  Sp12to4                    0      7788               RISE  1       
I__4356/O                                                  Sp12to4                    596    8384               RISE  1       
I__4357/I                                                  Span4Mux_v                 0      8384               RISE  1       
I__4357/O                                                  Span4Mux_v                 596    8980               RISE  1       
I__4358/I                                                  Span4Mux_s1_v              0      8980               RISE  1       
I__4358/O                                                  Span4Mux_s1_v              344    9324               RISE  1       
I__4359/I                                                  LocalMux                   0      9324               RISE  1       
I__4359/O                                                  LocalMux                   1099   10423              RISE  1       
I__4360/I                                                  IoInMux                    0      10423              RISE  1       
I__4360/O                                                  IoInMux                    662    11086              RISE  1       
u_usb_dp_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      11086              RISE  1       
u_usb_dp_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     755    11841              RISE  1       
u_usb_dp_iopad/DIN                                         IO_PAD                     0      11841              RISE  1       
u_usb_dp_iopad/PACKAGEPIN:out                              IO_PAD                     1914   13755              RISE  1       
usb_dp:out                                                 demo                       0      13755              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

