{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1602248797721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1602248797721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 09 21:06:37 2020 " "Processing started: Fri Oct 09 21:06:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1602248797721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1602248797721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iir -c iir " "Command: quartus_map --read_settings_files=on --write_settings_files=off iir -c iir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1602248797721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1602248798236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_project/iir/rtl/zero.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_project/iir/rtl/zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "../rtl/zero.v" "" { Text "F:/Code/FPGA_project/iir/rtl/zero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602248798295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602248798295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_project/iir/rtl/trans.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_project/iir/rtl/trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 trans " "Found entity 1: trans" {  } { { "../rtl/trans.v" "" { Text "F:/Code/FPGA_project/iir/rtl/trans.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602248798297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602248798297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_project/iir/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_project/iir/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/iir/rtl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602248798300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602248798300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_project/iir/rtl/pole.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_project/iir/rtl/pole.v" { { "Info" "ISGN_ENTITY_NAME" "1 pole " "Found entity 1: pole" {  } { { "../rtl/pole.v" "" { Text "F:/Code/FPGA_project/iir/rtl/pole.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602248798302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602248798302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/multx2.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/multx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 multX2 " "Found entity 1: multX2" {  } { { "ipcore/multX2.v" "" { Text "F:/Code/FPGA_project/iir/par/ipcore/multX2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602248798305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602248798305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/multx1.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/multx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multX1 " "Found entity 1: multX1" {  } { { "ipcore/multX1.v" "" { Text "F:/Code/FPGA_project/iir/par/ipcore/multX1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602248798308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602248798308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/multx0.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/multx0.v" { { "Info" "ISGN_ENTITY_NAME" "1 multX0 " "Found entity 1: multX0" {  } { { "ipcore/multX0.v" "" { Text "F:/Code/FPGA_project/iir/par/ipcore/multX0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602248798311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602248798311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/multy0.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/multy0.v" { { "Info" "ISGN_ENTITY_NAME" "1 multY0 " "Found entity 1: multY0" {  } { { "ipcore/multY0.v" "" { Text "F:/Code/FPGA_project/iir/par/ipcore/multY0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602248798313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602248798313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/multy1.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/multy1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multY1 " "Found entity 1: multY1" {  } { { "ipcore/multY1.v" "" { Text "F:/Code/FPGA_project/iir/par/ipcore/multY1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602248798317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602248798317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1602248798377 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_sub top.v(10) " "Verilog HDL or VHDL warning at top.v(10): object \"data_sub\" assigned a value but never read" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/iir/rtl/top.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602248798379 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 top.v(27) " "Verilog HDL assignment warning at top.v(27): truncated value with size 12 to match size of target (1)" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/iir/rtl/top.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1602248798379 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero zero:u_zero " "Elaborating entity \"zero\" for hierarchy \"zero:u_zero\"" {  } { { "../rtl/top.v" "u_zero" { Text "F:/Code/FPGA_project/iir/rtl/top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602248798381 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i zero.v(19) " "Verilog HDL Always Construct warning at zero.v(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/zero.v" "" { Text "F:/Code/FPGA_project/iir/rtl/zero.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1602248798382 "|top|zero:u_zero"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multX2 zero:u_zero\|multX2:u_multX2 " "Elaborating entity \"multX2\" for hierarchy \"zero:u_zero\|multX2:u_multX2\"" {  } { { "../rtl/zero.v" "u_multX2" { Text "F:/Code/FPGA_project/iir/rtl/zero.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602248798384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult zero:u_zero\|multX2:u_multX2\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"zero:u_zero\|multX2:u_multX2\|lpm_mult:lpm_mult_component\"" {  } { { "ipcore/multX2.v" "lpm_mult_component" { Text "F:/Code/FPGA_project/iir/par/ipcore/multX2.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602248798428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zero:u_zero\|multX2:u_multX2\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"zero:u_zero\|multX2:u_multX2\|lpm_mult:lpm_mult_component\"" {  } { { "ipcore/multX2.v" "" { Text "F:/Code/FPGA_project/iir/par/ipcore/multX2.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602248798431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zero:u_zero\|multX2:u_multX2\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"zero:u_zero\|multX2:u_multX2\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602248798432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602248798432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602248798432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602248798432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 12 " "Parameter \"lpm_widthb\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602248798432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 24 " "Parameter \"lpm_widthp\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602248798432 ""}  } { { "ipcore/multX2.v" "" { Text "F:/Code/FPGA_project/iir/par/ipcore/multX2.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602248798432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e8n " "Found entity 1: mult_e8n" {  } { { "db/mult_e8n.tdf" "" { Text "F:/Code/FPGA_project/iir/par/db/mult_e8n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602248798509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602248798509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_e8n zero:u_zero\|multX2:u_multX2\|lpm_mult:lpm_mult_component\|mult_e8n:auto_generated " "Elaborating entity \"mult_e8n\" for hierarchy \"zero:u_zero\|multX2:u_multX2\|lpm_mult:lpm_mult_component\|mult_e8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602248798510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multX1 zero:u_zero\|multX1:u_multX1 " "Elaborating entity \"multX1\" for hierarchy \"zero:u_zero\|multX1:u_multX1\"" {  } { { "../rtl/zero.v" "u_multX1" { Text "F:/Code/FPGA_project/iir/rtl/zero.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602248798515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multX0 zero:u_zero\|multX0:u_multX0 " "Elaborating entity \"multX0\" for hierarchy \"zero:u_zero\|multX0:u_multX0\"" {  } { { "../rtl/zero.v" "u_multX0" { Text "F:/Code/FPGA_project/iir/rtl/zero.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602248798526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pole pole:u_pole " "Elaborating entity \"pole\" for hierarchy \"pole:u_pole\"" {  } { { "../rtl/top.v" "u_pole" { Text "F:/Code/FPGA_project/iir/rtl/top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602248798536 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i pole.v(19) " "Verilog HDL Always Construct warning at pole.v(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/pole.v" "" { Text "F:/Code/FPGA_project/iir/rtl/pole.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1602248798538 "|top|pole:u_pole"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multY0 pole:u_pole\|multY0:u_multY0 " "Elaborating entity \"multY0\" for hierarchy \"pole:u_pole\|multY0:u_multY0\"" {  } { { "../rtl/pole.v" "u_multY0" { Text "F:/Code/FPGA_project/iir/rtl/pole.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602248798541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multY1 pole:u_pole\|multY1:u_multY1 " "Elaborating entity \"multY1\" for hierarchy \"pole:u_pole\|multY1:u_multY1\"" {  } { { "../rtl/pole.v" "u_multY1" { Text "F:/Code/FPGA_project/iir/rtl/pole.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602248798552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trans trans:u_trans " "Elaborating entity \"trans\" for hierarchy \"trans:u_trans\"" {  } { { "../rtl/top.v" "u_trans" { Text "F:/Code/FPGA_project/iir/rtl/top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602248798561 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ad_oe GND " "Pin \"ad_oe\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/iir/rtl/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602248799119 "|top|ad_oe"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1602248799119 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1602248799260 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1602248799571 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602248799571 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "No output dependent on input pin \"data_in\[0\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/iir/rtl/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602248799633 "|top|data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "No output dependent on input pin \"data_in\[1\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/iir/rtl/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602248799633 "|top|data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "No output dependent on input pin \"data_in\[2\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/iir/rtl/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602248799633 "|top|data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "No output dependent on input pin \"data_in\[3\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/iir/rtl/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602248799633 "|top|data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "No output dependent on input pin \"data_in\[4\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/iir/rtl/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602248799633 "|top|data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "No output dependent on input pin \"data_in\[5\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/iir/rtl/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602248799633 "|top|data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "No output dependent on input pin \"data_in\[6\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/iir/rtl/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602248799633 "|top|data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "No output dependent on input pin \"data_in\[7\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/iir/rtl/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602248799633 "|top|data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[8\] " "No output dependent on input pin \"data_in\[8\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/iir/rtl/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602248799633 "|top|data_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[9\] " "No output dependent on input pin \"data_in\[9\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/iir/rtl/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602248799633 "|top|data_in[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1602248799633 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1602248799637 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1602248799637 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1602248799637 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1602248799637 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1602248799637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602248799670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 09 21:06:39 2020 " "Processing ended: Fri Oct 09 21:06:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602248799670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602248799670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602248799670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1602248799670 ""}
