{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574707634120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574707634121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 15:47:13 2019 " "Processing started: Mon Nov 25 15:47:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574707634121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574707634121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trama_y_reg -c trama_y_reg " "Command: quartus_map --read_settings_files=on --write_settings_files=off trama_y_reg -c trama_y_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574707634121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574707634266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574707634266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trama_y_reg-bh " "Found design unit 1: trama_y_reg-bh" {  } { { "../src/trama_y_reg.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574707645407 ""} { "Info" "ISGN_ENTITY_NAME" "1 trama_y_reg " "Found entity 1: trama_y_reg" {  } { { "../src/trama_y_reg.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574707645407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574707645407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-bh " "Found design unit 1: registro-bh" {  } { { "../src/registro.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574707645408 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "../src/registro.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574707645408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574707645408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_desplazamiento-func " "Found design unit 1: reg_desplazamiento-func" {  } { { "../src/reg_desplazamiento.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574707645408 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_desplazamiento " "Found entity 1: reg_desplazamiento" {  } { { "../src/reg_desplazamiento.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574707645408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574707645408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mea_salida-mea " "Found design unit 1: mea_salida-mea" {  } { { "../src/mea_salida.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574707645409 ""} { "Info" "ISGN_ENTITY_NAME" "1 mea_salida " "Found entity 1: mea_salida" {  } { { "../src/mea_salida.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574707645409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574707645409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/data_11/partity.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/data_11/partity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pack " "Found design unit 1: my_pack" {  } { { "../data_11/partity.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/data_11/partity.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574707645409 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my_pack-body " "Found design unit 2: my_pack-body" {  } { { "../data_11/partity.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/data_11/partity.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574707645409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574707645409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mef_registro-bh " "Found design unit 1: mef_registro-bh" {  } { { "../src/mef_registro.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574707645410 ""} { "Info" "ISGN_ENTITY_NAME" "1 mef_registro " "Found entity 1: mef_registro" {  } { { "../src/mef_registro.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574707645410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574707645410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/data_11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/data_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_11-bh " "Found design unit 1: data_11-bh" {  } { { "../src/data_11.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/data_11.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574707645411 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_11 " "Found entity 1: data_11" {  } { { "../src/data_11.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/data_11.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574707645411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574707645411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/test_bench/TBtrama_y_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/test_bench/TBtrama_y_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TBtrama_y_reg-bh " "Found design unit 1: TBtrama_y_reg-bh" {  } { { "../test_bench/TBtrama_y_reg.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/test_bench/TBtrama_y_reg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574707645411 ""} { "Info" "ISGN_ENTITY_NAME" "1 TBtrama_y_reg " "Found entity 1: TBtrama_y_reg" {  } { { "../test_bench/TBtrama_y_reg.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/test_bench/TBtrama_y_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574707645411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574707645411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trama_y_reg " "Elaborating entity \"trama_y_reg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574707645468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_11 data_11:d1 " "Elaborating entity \"data_11\" for hierarchy \"data_11:d1\"" {  } { { "../src/trama_y_reg.vhd" "d1" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574707645474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mef_registro mef_registro:d2 " "Elaborating entity \"mef_registro\" for hierarchy \"mef_registro:d2\"" {  } { { "../src/trama_y_reg.vhd" "d2" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574707645510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_desplazamiento mef_registro:d2\|reg_desplazamiento:d1 " "Elaborating entity \"reg_desplazamiento\" for hierarchy \"mef_registro:d2\|reg_desplazamiento:d1\"" {  } { { "../src/mef_registro.vhd" "d1" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574707645523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro mef_registro:d2\|reg_desplazamiento:d1\|registro:\\t:10:t11:bitxul " "Elaborating entity \"registro\" for hierarchy \"mef_registro:d2\|reg_desplazamiento:d1\|registro:\\t:10:t11:bitxul\"" {  } { { "../src/reg_desplazamiento.vhd" "\\t:10:t11:bitxul" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574707645525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mea_salida mef_registro:d2\|mea_salida:d2 " "Elaborating entity \"mea_salida\" for hierarchy \"mef_registro:d2\|mea_salida:d2\"" {  } { { "../src/mef_registro.vhd" "d2" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574707645545 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "px_st mea_salida.vhd(38) " "VHDL Process Statement warning at mea_salida.vhd(38): inferring latch(es) for signal or variable \"px_st\", which holds its previous value in one or more paths through the process" {  } { { "../src/mea_salida.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574707645549 "|trama_y_reg|mef_registro:d2|mea_salida:d2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "px_st.SND mea_salida.vhd(38) " "Inferred latch for \"px_st.SND\" at mea_salida.vhd(38)" {  } { { "../src/mea_salida.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574707645549 "|trama_y_reg|mef_registro:d2|mea_salida:d2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "px_st.LD mea_salida.vhd(38) " "Inferred latch for \"px_st.LD\" at mea_salida.vhd(38)" {  } { { "../src/mea_salida.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574707645549 "|trama_y_reg|mef_registro:d2|mea_salida:d2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "px_st.ILDE mea_salida.vhd(38) " "Inferred latch for \"px_st.ILDE\" at mea_salida.vhd(38)" {  } { { "../src/mea_salida.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574707645549 "|trama_y_reg|mef_registro:d2|mea_salida:d2"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/registro.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1574707645989 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1574707645989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574707646079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574707646538 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574707646538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574707646570 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574707646570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574707646570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574707646570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "981 " "Peak virtual memory: 981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574707646576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 15:47:26 2019 " "Processing ended: Mon Nov 25 15:47:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574707646576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574707646576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574707646576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574707646576 ""}
