# Gray-Counter-FPGA

by Biliouri Victoria, Karamellios Sotirios
 
Functional simulation and implementation of a Gray Counter in Verilog.
The project is divided in 8 steps.
