# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do TugOfWar_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 271/Projects/lab4 {C:/Users/egeen/Desktop/School/EE 271/Projects/lab4/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:06 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 271/Projects/lab4" C:/Users/egeen/Desktop/School/EE 271/Projects/lab4/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:54:06 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 271/Projects/lab4 {C:/Users/egeen/Desktop/School/EE 271/Projects/lab4/normalLight.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:06 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 271/Projects/lab4" C:/Users/egeen/Desktop/School/EE 271/Projects/lab4/normalLight.sv 
# -- Compiling module normalLight
# -- Compiling module normalLight_testbench
# 
# Top level modules:
# 	normalLight_testbench
# End time: 16:54:06 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 271/Projects/lab4 {C:/Users/egeen/Desktop/School/EE 271/Projects/lab4/doubleFlip.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:06 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 271/Projects/lab4" C:/Users/egeen/Desktop/School/EE 271/Projects/lab4/doubleFlip.sv 
# -- Compiling module doubleFlip
# -- Compiling module doubleFlip_testbench
# 
# Top level modules:
# 	doubleFlip_testbench
# End time: 16:54:06 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 271/Projects/lab4 {C:/Users/egeen/Desktop/School/EE 271/Projects/lab4/userInput.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:06 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 271/Projects/lab4" C:/Users/egeen/Desktop/School/EE 271/Projects/lab4/userInput.sv 
# -- Compiling module userInput
# -- Compiling module userInput_testbench
# 
# Top level modules:
# 	userInput_testbench
# End time: 16:54:06 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 271/Projects/lab4 {C:/Users/egeen/Desktop/School/EE 271/Projects/lab4/victory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:06 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 271/Projects/lab4" C:/Users/egeen/Desktop/School/EE 271/Projects/lab4/victory.sv 
# -- Compiling module victory
# -- Compiling module victory_testbench
# 
# Top level modules:
# 	victory_testbench
# End time: 16:54:06 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 271/Projects/lab4 {C:/Users/egeen/Desktop/School/EE 271/Projects/lab4/centerLight.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:06 on Nov 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 271/Projects/lab4" C:/Users/egeen/Desktop/School/EE 271/Projects/lab4/centerLight.sv 
# -- Compiling module centerLight
# -- Compiling module centerLight_testbench
# 
# Top level modules:
# 	centerLight_testbench
# End time: 16:54:06 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.centerLight_testbench
# vsim work.centerLight_testbench 
# Start time: 16:54:19 on Nov 18,2022
# Loading sv_std.std
# Loading work.centerLight_testbench
# Loading work.centerLight
add wave -position end  sim:/centerLight_testbench/CLOCK_PERIOD
add wave -position end  sim:/centerLight_testbench/clk
add wave -position end  sim:/centerLight_testbench/L
add wave -position end  sim:/centerLight_testbench/R
add wave -position end  sim:/centerLight_testbench/NL
add wave -position end  sim:/centerLight_testbench/NR
add wave -position end  sim:/centerLight_testbench/lightOn
add wave -position end  sim:/centerLight_testbench/reset
run -all
# ** Note: $stop    : C:/Users/egeen/Desktop/School/EE 271/Projects/lab4/centerLight.sv(101)
#    Time: 3650 ps  Iteration: 1  Instance: /centerLight_testbench
# Break in Module centerLight_testbench at C:/Users/egeen/Desktop/School/EE 271/Projects/lab4/centerLight.sv line 101
vsim work.normalLight_testbench
# End time: 16:55:25 on Nov 18,2022, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
# vsim work.normalLight_testbench 
# Start time: 16:55:25 on Nov 18,2022
# Loading sv_std.std
# Loading work.normalLight_testbench
# Loading work.normalLight
add wave -position end  sim:/normalLight_testbench/CLOCK_PERIOD
add wave -position end  sim:/normalLight_testbench/clk
add wave -position end  sim:/normalLight_testbench/L
add wave -position end  sim:/normalLight_testbench/R
add wave -position end  sim:/normalLight_testbench/NL
add wave -position end  sim:/normalLight_testbench/NR
add wave -position end  sim:/normalLight_testbench/lightOn
add wave -position end  sim:/normalLight_testbench/reset
run -all
# ** Note: $stop    : C:/Users/egeen/Desktop/School/EE 271/Projects/lab4/normalLight.sv(102)
#    Time: 3650 ps  Iteration: 1  Instance: /normalLight_testbench
# Break in Module normalLight_testbench at C:/Users/egeen/Desktop/School/EE 271/Projects/lab4/normalLight.sv line 102
vsim work.userInput_testbench
# End time: 16:56:29 on Nov 18,2022, Elapsed time: 0:01:04
# Errors: 0, Warnings: 0
# vsim work.userInput_testbench 
# Start time: 16:56:29 on Nov 18,2022
# Loading sv_std.std
# Loading work.userInput_testbench
# Loading work.userInput
add wave -position end  sim:/userInput_testbench/CLOCK_PERIOD
add wave -position end  sim:/userInput_testbench/clk
add wave -position end  sim:/userInput_testbench/button
add wave -position end  sim:/userInput_testbench/out
add wave -position end  sim:/userInput_testbench/reset
run -all
# ** Note: $stop    : C:/Users/egeen/Desktop/School/EE 271/Projects/lab4/userInput.sv(79)
#    Time: 2350 ps  Iteration: 1  Instance: /userInput_testbench
# Break in Module userInput_testbench at C:/Users/egeen/Desktop/School/EE 271/Projects/lab4/userInput.sv line 79
vsim work.victory_testbench
# End time: 16:57:14 on Nov 18,2022, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
# vsim work.victory_testbench 
# Start time: 16:57:14 on Nov 18,2022
# Loading sv_std.std
# Loading work.victory_testbench
# Loading work.victory
add wave -position end  sim:/victory_testbench/CLOCK_PERIOD
add wave -position end  sim:/victory_testbench/clk
add wave -position end  sim:/victory_testbench/L
add wave -position end  sim:/victory_testbench/R
add wave -position end  sim:/victory_testbench/LED1
add wave -position end  sim:/victory_testbench/LED9
add wave -position end  sim:/victory_testbench/reset
add wave -position end  sim:/victory_testbench/winner
run -all
# ** Note: $stop    : C:/Users/egeen/Desktop/School/EE 271/Projects/lab4/victory.sv(85)
#    Time: 2150 ps  Iteration: 1  Instance: /victory_testbench
# Break in Module victory_testbench at C:/Users/egeen/Desktop/School/EE 271/Projects/lab4/victory.sv line 85
# End time: 16:58:12 on Nov 18,2022, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
