read -sv run_verilog_mid/adder_32b_8_93_8d431be36df38228409466f964e50278.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_93_8d431be36df38228409466f964e50278_yosys.v
