# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final_31.srcs/sources_1/new/pmod_da2.vhd" \
"//thayerfs.thayer.dartmouth.edu/home/Desktop/Lab5_files/pmod_ad1_tb.vhd" \

# Do not sort compile order
nosort
