{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@192:202@HdlStmAssign", "  assign trigger_b_any_edge = trigger_b_rise_edge | trigger_b_fall_edge;\n\n  assign data_a_cmp   = {!data_a[15],data_a[14:0]};\n  assign data_b_cmp   = {!data_b[15],data_b[14:0]};\n  assign limit_a_cmp  = {!limit_a[15],limit_a[14:0]};\n  assign limit_b_cmp  = {!limit_b[15],limit_b[14:0]};\n\n  assign data_a_trig = trigger_delay == 32'h0 ? {trigger_out_mixed | streaming_on, data_a_r} : {trigger_out_delayed |streaming_on, data_a_r};\n  assign data_b_trig = trigger_delay == 32'h0 ? {trigger_out_mixed | streaming_on, data_b_r} : {trigger_out_delayed |streaming_on, data_b_r};\n  assign data_valid_a_trig = data_valid_a_r;\n  assign data_valid_b_trig = data_valid_b_r;\n"], "Clone Blocks": [["hdl/library/axi_adc_trigger/axi_adc_trigger.v@196:206", "  assign limit_a_cmp  = {!limit_a[15],limit_a[14:0]};\n  assign limit_b_cmp  = {!limit_b[15],limit_b[14:0]};\n\n  assign data_a_trig = trigger_delay == 32'h0 ? {trigger_out_mixed | streaming_on, data_a_r} : {trigger_out_delayed |streaming_on, data_a_r};\n  assign data_b_trig = trigger_delay == 32'h0 ? {trigger_out_mixed | streaming_on, data_b_r} : {trigger_out_delayed |streaming_on, data_b_r};\n  assign data_valid_a_trig = data_valid_a_r;\n  assign data_valid_b_trig = data_valid_b_r;\n\n  assign trigger_out_delayed = (trigger_delay_counter == 32'h0) ? 1 : 0;\n\n  always @(posedge clk) begin\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@191:201", "  assign trigger_b_rise_edge = (trigger_b_d2 == 1'b1 && trigger_b_d3 == 1'b0) ? 1'b1: 1'b0;\n  assign trigger_b_any_edge = trigger_b_rise_edge | trigger_b_fall_edge;\n\n  assign data_a_cmp   = {!data_a[15],data_a[14:0]};\n  assign data_b_cmp   = {!data_b[15],data_b[14:0]};\n  assign limit_a_cmp  = {!limit_a[15],limit_a[14:0]};\n  assign limit_b_cmp  = {!limit_b[15],limit_b[14:0]};\n\n  assign data_a_trig = trigger_delay == 32'h0 ? {trigger_out_mixed | streaming_on, data_a_r} : {trigger_out_delayed |streaming_on, data_a_r};\n  assign data_b_trig = trigger_delay == 32'h0 ? {trigger_out_mixed | streaming_on, data_b_r} : {trigger_out_delayed |streaming_on, data_b_r};\n  assign data_valid_a_trig = data_valid_a_r;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@194:204", "  assign data_a_cmp   = {!data_a[15],data_a[14:0]};\n  assign data_b_cmp   = {!data_b[15],data_b[14:0]};\n  assign limit_a_cmp  = {!limit_a[15],limit_a[14:0]};\n  assign limit_b_cmp  = {!limit_b[15],limit_b[14:0]};\n\n  assign data_a_trig = trigger_delay == 32'h0 ? {trigger_out_mixed | streaming_on, data_a_r} : {trigger_out_delayed |streaming_on, data_a_r};\n  assign data_b_trig = trigger_delay == 32'h0 ? {trigger_out_mixed | streaming_on, data_b_r} : {trigger_out_delayed |streaming_on, data_b_r};\n  assign data_valid_a_trig = data_valid_a_r;\n  assign data_valid_b_trig = data_valid_b_r;\n\n  assign trigger_out_delayed = (trigger_delay_counter == 32'h0) ? 1 : 0;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@197:207", "  assign limit_b_cmp  = {!limit_b[15],limit_b[14:0]};\n\n  assign data_a_trig = trigger_delay == 32'h0 ? {trigger_out_mixed | streaming_on, data_a_r} : {trigger_out_delayed |streaming_on, data_a_r};\n  assign data_b_trig = trigger_delay == 32'h0 ? {trigger_out_mixed | streaming_on, data_b_r} : {trigger_out_delayed |streaming_on, data_b_r};\n  assign data_valid_a_trig = data_valid_a_r;\n  assign data_valid_b_trig = data_valid_b_r;\n\n  assign trigger_out_delayed = (trigger_delay_counter == 32'h0) ? 1 : 0;\n\n  always @(posedge clk) begin\n    if (trigger_delay == 0) begin\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@195:205", "  assign data_b_cmp   = {!data_b[15],data_b[14:0]};\n  assign limit_a_cmp  = {!limit_a[15],limit_a[14:0]};\n  assign limit_b_cmp  = {!limit_b[15],limit_b[14:0]};\n\n  assign data_a_trig = trigger_delay == 32'h0 ? {trigger_out_mixed | streaming_on, data_a_r} : {trigger_out_delayed |streaming_on, data_a_r};\n  assign data_b_trig = trigger_delay == 32'h0 ? {trigger_out_mixed | streaming_on, data_b_r} : {trigger_out_delayed |streaming_on, data_b_r};\n  assign data_valid_a_trig = data_valid_a_r;\n  assign data_valid_b_trig = data_valid_b_r;\n\n  assign trigger_out_delayed = (trigger_delay_counter == 32'h0) ? 1 : 0;\n\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@190:200", "  assign trigger_b_fall_edge = (trigger_b_d2 == 1'b0 && trigger_b_d3 == 1'b1) ? 1'b1: 1'b0;\n  assign trigger_b_rise_edge = (trigger_b_d2 == 1'b1 && trigger_b_d3 == 1'b0) ? 1'b1: 1'b0;\n  assign trigger_b_any_edge = trigger_b_rise_edge | trigger_b_fall_edge;\n\n  assign data_a_cmp   = {!data_a[15],data_a[14:0]};\n  assign data_b_cmp   = {!data_b[15],data_b[14:0]};\n  assign limit_a_cmp  = {!limit_a[15],limit_a[14:0]};\n  assign limit_b_cmp  = {!limit_b[15],limit_b[14:0]};\n\n  assign data_a_trig = trigger_delay == 32'h0 ? {trigger_out_mixed | streaming_on, data_a_r} : {trigger_out_delayed |streaming_on, data_a_r};\n  assign data_b_trig = trigger_delay == 32'h0 ? {trigger_out_mixed | streaming_on, data_b_r} : {trigger_out_delayed |streaming_on, data_b_r};\n"]], "Diff Content": {"Delete": [[197, "  assign limit_b_cmp  = {!limit_b[15],limit_b[14:0]};\n"]], "Add": [[197, "  assign data_a_cmp   = data_a[DW:0];\n"], [197, "  assign data_b_cmp   = data_b[DW:0];\n"], [197, "  assign limit_a_cmp  = limit_a[DW:0];\n"], [197, "  assign limit_b_cmp  = limit_b[DW:0];\n"]]}}