Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Thu Jul 16 16:00:16 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file pwm_test_timing_summary_routed.rpt -pb pwm_test_timing_summary_routed.pb -rpx pwm_test_timing_summary_routed.rpx -warn_on_violation
| Design            : pwm_test
| Device            : xazu5ev-sfvc784
| Speed File        : -1  PRODUCTION 1.28 05-08-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.746        0.000                      0                  168        0.017        0.000                      0                  168        2.225        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p           2.746        0.000                      0                  168        0.017        0.000                      0                  168        2.225        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 duty_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.606ns (28.371%)  route 1.530ns (71.629%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 7.195 - 5.000 ) 
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.667ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.607ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.601     2.536    clk_BUFG
    SLICE_X15Y89         FDCE                                         r  duty_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.632 r  duty_reg[7]/Q
                         net (fo=6, routed)           0.646     3.278    duty_reg_n_0_[7]
    SLICE_X16Y91         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.427 r  duty[31]_i_22/O
                         net (fo=1, routed)           0.105     3.532    duty[31]_i_22_n_0
    SLICE_X16Y91         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.648 r  duty[31]_i_12/O
                         net (fo=1, routed)           0.204     3.852    duty[31]_i_12_n_0
    SLICE_X15Y94         LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.129     3.981 r  duty[31]_i_5/O
                         net (fo=29, routed)          0.517     4.498    duty[31]_i_5_n_0
    SLICE_X14Y89         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     4.614 r  duty[17]_i_1/O
                         net (fo=1, routed)           0.058     4.672    duty[17]_i_1_n_0
    SLICE_X14Y89         FDCE                                         r  duty_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.394     7.195    clk_BUFG
    SLICE_X14Y89         FDCE                                         r  duty_reg[17]/C
                         clock pessimism              0.231     7.426    
                         clock uncertainty           -0.035     7.391    
    SLICE_X14Y89         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.418    duty_reg[17]
  -------------------------------------------------------------------
                         required time                          7.418    
                         arrival time                          -4.672    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 duty_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.530ns (25.579%)  route 1.542ns (74.421%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 7.202 - 5.000 ) 
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.667ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.607ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.601     2.536    clk_BUFG
    SLICE_X15Y89         FDCE                                         r  duty_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.632 r  duty_reg[7]/Q
                         net (fo=6, routed)           0.646     3.278    duty_reg_n_0_[7]
    SLICE_X16Y91         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.427 r  duty[31]_i_22/O
                         net (fo=1, routed)           0.105     3.532    duty[31]_i_22_n_0
    SLICE_X16Y91         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.648 r  duty[31]_i_12/O
                         net (fo=1, routed)           0.204     3.852    duty[31]_i_12_n_0
    SLICE_X15Y94         LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.129     3.981 r  duty[31]_i_5/O
                         net (fo=29, routed)          0.529     4.510    duty[31]_i_5_n_0
    SLICE_X15Y89         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.040     4.550 r  duty[6]_i_1/O
                         net (fo=1, routed)           0.058     4.608    duty[6]_i_1_n_0
    SLICE_X15Y89         FDCE                                         r  duty_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.401     7.202    clk_BUFG
    SLICE_X15Y89         FDCE                                         r  duty_reg[6]/C
                         clock pessimism              0.322     7.525    
                         clock uncertainty           -0.035     7.489    
    SLICE_X15Y89         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.516    duty_reg[6]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -4.608    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 duty_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.529ns (25.531%)  route 1.543ns (74.469%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 7.202 - 5.000 ) 
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.667ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.607ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.601     2.536    clk_BUFG
    SLICE_X15Y89         FDCE                                         r  duty_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.632 r  duty_reg[7]/Q
                         net (fo=6, routed)           0.646     3.278    duty_reg_n_0_[7]
    SLICE_X16Y91         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.427 r  duty[31]_i_22/O
                         net (fo=1, routed)           0.105     3.532    duty[31]_i_22_n_0
    SLICE_X16Y91         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.648 r  duty[31]_i_12/O
                         net (fo=1, routed)           0.204     3.852    duty[31]_i_12_n_0
    SLICE_X15Y94         LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.129     3.981 r  duty[31]_i_5/O
                         net (fo=29, routed)          0.530     4.511    duty[31]_i_5_n_0
    SLICE_X15Y89         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     4.550 r  duty[7]_i_1/O
                         net (fo=1, routed)           0.058     4.608    duty[7]_i_1_n_0
    SLICE_X15Y89         FDCE                                         r  duty_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.401     7.202    clk_BUFG
    SLICE_X15Y89         FDCE                                         r  duty_reg[7]/C
                         clock pessimism              0.322     7.525    
                         clock uncertainty           -0.035     7.489    
    SLICE_X15Y89         FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.516    duty_reg[7]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -4.608    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 duty_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.529ns (25.543%)  route 1.542ns (74.457%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 7.202 - 5.000 ) 
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.667ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.607ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.601     2.536    clk_BUFG
    SLICE_X15Y89         FDCE                                         r  duty_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.632 r  duty_reg[7]/Q
                         net (fo=6, routed)           0.646     3.278    duty_reg_n_0_[7]
    SLICE_X16Y91         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.427 r  duty[31]_i_22/O
                         net (fo=1, routed)           0.105     3.532    duty[31]_i_22_n_0
    SLICE_X16Y91         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.648 r  duty[31]_i_12/O
                         net (fo=1, routed)           0.204     3.852    duty[31]_i_12_n_0
    SLICE_X15Y94         LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.129     3.981 r  duty[31]_i_5/O
                         net (fo=29, routed)          0.529     4.510    duty[31]_i_5_n_0
    SLICE_X15Y89         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     4.549 r  duty[14]_i_1/O
                         net (fo=1, routed)           0.058     4.607    duty[14]_i_1_n_0
    SLICE_X15Y89         FDCE                                         r  duty_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.401     7.202    clk_BUFG
    SLICE_X15Y89         FDCE                                         r  duty_reg[14]/C
                         clock pessimism              0.322     7.525    
                         clock uncertainty           -0.035     7.489    
    SLICE_X15Y89         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.516    duty_reg[14]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 duty_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.528ns (25.495%)  route 1.543ns (74.505%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 7.202 - 5.000 ) 
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.667ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.607ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.601     2.536    clk_BUFG
    SLICE_X15Y89         FDCE                                         r  duty_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.632 r  duty_reg[7]/Q
                         net (fo=6, routed)           0.646     3.278    duty_reg_n_0_[7]
    SLICE_X16Y91         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.427 r  duty[31]_i_22/O
                         net (fo=1, routed)           0.105     3.532    duty[31]_i_22_n_0
    SLICE_X16Y91         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.648 r  duty[31]_i_12/O
                         net (fo=1, routed)           0.204     3.852    duty[31]_i_12_n_0
    SLICE_X15Y94         LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.129     3.981 r  duty[31]_i_5/O
                         net (fo=29, routed)          0.529     4.510    duty[31]_i_5_n_0
    SLICE_X15Y89         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     4.548 r  duty[5]_i_1/O
                         net (fo=1, routed)           0.059     4.607    duty[5]_i_1_n_0
    SLICE_X15Y89         FDCE                                         r  duty_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.401     7.202    clk_BUFG
    SLICE_X15Y89         FDCE                                         r  duty_reg[5]/C
                         clock pessimism              0.322     7.525    
                         clock uncertainty           -0.035     7.489    
    SLICE_X15Y89         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.516    duty_reg[5]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 duty_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.637ns (32.852%)  route 1.302ns (67.148%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 7.202 - 5.000 ) 
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.667ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.607ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.601     2.536    clk_BUFG
    SLICE_X15Y89         FDCE                                         r  duty_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.632 r  duty_reg[7]/Q
                         net (fo=6, routed)           0.646     3.278    duty_reg_n_0_[7]
    SLICE_X16Y91         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.427 r  duty[31]_i_22/O
                         net (fo=1, routed)           0.105     3.532    duty[31]_i_22_n_0
    SLICE_X16Y91         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.648 r  duty[31]_i_12/O
                         net (fo=1, routed)           0.204     3.852    duty[31]_i_12_n_0
    SLICE_X15Y94         LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.129     3.981 r  duty[31]_i_5/O
                         net (fo=29, routed)          0.265     4.246    duty[31]_i_5_n_0
    SLICE_X13Y91         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     4.393 r  duty[12]_i_1/O
                         net (fo=1, routed)           0.082     4.475    duty[12]_i_1_n_0
    SLICE_X13Y91         FDCE                                         r  duty_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.401     7.202    clk_BUFG
    SLICE_X13Y91         FDCE                                         r  duty_reg[12]/C
                         clock pessimism              0.231     7.433    
                         clock uncertainty           -0.035     7.398    
    SLICE_X13Y91         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.425    duty_reg[12]
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -4.475    
  -------------------------------------------------------------------
                         slack                                  2.950    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 duty_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.590ns (30.507%)  route 1.344ns (69.493%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.198ns = ( 7.198 - 5.000 ) 
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.667ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.607ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.601     2.536    clk_BUFG
    SLICE_X15Y89         FDCE                                         r  duty_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.632 r  duty_reg[7]/Q
                         net (fo=6, routed)           0.646     3.278    duty_reg_n_0_[7]
    SLICE_X16Y91         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.427 r  duty[31]_i_22/O
                         net (fo=1, routed)           0.105     3.532    duty[31]_i_22_n_0
    SLICE_X16Y91         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.648 r  duty[31]_i_12/O
                         net (fo=1, routed)           0.204     3.852    duty[31]_i_12_n_0
    SLICE_X15Y94         LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.129     3.981 r  duty[31]_i_5/O
                         net (fo=29, routed)          0.331     4.312    duty[31]_i_5_n_0
    SLICE_X16Y90         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     4.412 r  duty[4]_i_1/O
                         net (fo=1, routed)           0.058     4.470    duty[4]_i_1_n_0
    SLICE_X16Y90         FDCE                                         r  duty_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.397     7.198    clk_BUFG
    SLICE_X16Y90         FDCE                                         r  duty_reg[4]/C
                         clock pessimism              0.231     7.429    
                         clock uncertainty           -0.035     7.394    
    SLICE_X16Y90         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.421    duty_reg[4]
  -------------------------------------------------------------------
                         required time                          7.421    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 duty_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.528ns (27.789%)  route 1.372ns (72.211%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 7.196 - 5.000 ) 
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.667ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.607ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.601     2.536    clk_BUFG
    SLICE_X15Y89         FDCE                                         r  duty_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.632 r  duty_reg[7]/Q
                         net (fo=6, routed)           0.646     3.278    duty_reg_n_0_[7]
    SLICE_X16Y91         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.427 r  duty[31]_i_22/O
                         net (fo=1, routed)           0.105     3.532    duty[31]_i_22_n_0
    SLICE_X16Y91         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.648 r  duty[31]_i_12/O
                         net (fo=1, routed)           0.204     3.852    duty[31]_i_12_n_0
    SLICE_X15Y94         LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.129     3.981 r  duty[31]_i_5/O
                         net (fo=29, routed)          0.335     4.316    duty[31]_i_5_n_0
    SLICE_X13Y90         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     4.354 r  duty[11]_i_1/O
                         net (fo=1, routed)           0.082     4.436    duty[11]_i_1_n_0
    SLICE_X13Y90         FDCE                                         r  duty_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.395     7.196    clk_BUFG
    SLICE_X13Y90         FDCE                                         r  duty_reg[11]/C
                         clock pessimism              0.231     7.427    
                         clock uncertainty           -0.035     7.392    
    SLICE_X13Y90         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.419    duty_reg[11]
  -------------------------------------------------------------------
                         required time                          7.419    
                         arrival time                          -4.436    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 duty_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.528ns (27.863%)  route 1.367ns (72.137%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 7.196 - 5.000 ) 
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.667ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.607ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.601     2.536    clk_BUFG
    SLICE_X15Y89         FDCE                                         r  duty_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.632 r  duty_reg[7]/Q
                         net (fo=6, routed)           0.646     3.278    duty_reg_n_0_[7]
    SLICE_X16Y91         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.427 r  duty[31]_i_22/O
                         net (fo=1, routed)           0.105     3.532    duty[31]_i_22_n_0
    SLICE_X16Y91         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.648 r  duty[31]_i_12/O
                         net (fo=1, routed)           0.204     3.852    duty[31]_i_12_n_0
    SLICE_X15Y94         LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.129     3.981 r  duty[31]_i_5/O
                         net (fo=29, routed)          0.335     4.316    duty[31]_i_5_n_0
    SLICE_X13Y90         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     4.354 r  duty[16]_i_1/O
                         net (fo=1, routed)           0.077     4.431    duty[16]_i_1_n_0
    SLICE_X13Y90         FDCE                                         r  duty_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.395     7.196    clk_BUFG
    SLICE_X13Y90         FDCE                                         r  duty_reg[16]/C
                         clock pessimism              0.231     7.427    
                         clock uncertainty           -0.035     7.392    
    SLICE_X13Y90         FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.419    duty_reg[16]
  -------------------------------------------------------------------
                         required time                          7.419    
                         arrival time                          -4.431    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 duty_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.603ns (31.837%)  route 1.291ns (68.163%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 7.202 - 5.000 ) 
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.667ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.607ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.601     2.536    clk_BUFG
    SLICE_X15Y89         FDCE                                         r  duty_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.632 r  duty_reg[7]/Q
                         net (fo=6, routed)           0.646     3.278    duty_reg_n_0_[7]
    SLICE_X16Y91         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.427 r  duty[31]_i_22/O
                         net (fo=1, routed)           0.105     3.532    duty[31]_i_22_n_0
    SLICE_X16Y91         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.648 r  duty[31]_i_12/O
                         net (fo=1, routed)           0.204     3.852    duty[31]_i_12_n_0
    SLICE_X15Y94         LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.129     3.981 r  duty[31]_i_5/O
                         net (fo=29, routed)          0.258     4.239    duty[31]_i_5_n_0
    SLICE_X13Y91         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     4.352 r  duty[19]_i_1/O
                         net (fo=1, routed)           0.078     4.430    duty[19]_i_1_n_0
    SLICE_X13Y91         FDCE                                         r  duty_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.401     7.202    clk_BUFG
    SLICE_X13Y91         FDCE                                         r  duty_reg[19]/C
                         clock pessimism              0.231     7.433    
                         clock uncertainty           -0.035     7.398    
    SLICE_X13Y91         FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.425    duty_reg[19]
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -4.430    
  -------------------------------------------------------------------
                         slack                                  2.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 duty_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/duty_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.070ns (35.897%)  route 0.125ns (64.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.406ns (routing 0.607ns, distribution 0.799ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.667ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     0.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.777    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.801 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.406     2.207    clk_BUFG
    SLICE_X14Y94         FDCE                                         r  duty_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.277 r  duty_reg[27]/Q
                         net (fo=6, routed)           0.125     2.402    ax_pwm_m0/Q[27]
    SLICE_X16Y94         FDCE                                         r  ax_pwm_m0/duty_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.628     2.563    ax_pwm_m0/clk_BUFG
    SLICE_X16Y94         FDCE                                         r  ax_pwm_m0/duty_r_reg[27]/C
                         clock pessimism             -0.231     2.332    
    SLICE_X16Y94         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.053     2.385    ax_pwm_m0/duty_r_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 duty_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/duty_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      0.809ns (routing 0.340ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.918ns (routing 0.374ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         0.809     1.283    clk_BUFG
    SLICE_X16Y90         FDCE                                         r  duty_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y90         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.322 r  duty_reg[4]/Q
                         net (fo=5, routed)           0.067     1.389    ax_pwm_m0/Q[4]
    SLICE_X16Y90         FDCE                                         r  ax_pwm_m0/duty_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         0.918     1.540    ax_pwm_m0/clk_BUFG
    SLICE_X16Y90         FDCE                                         r  ax_pwm_m0/duty_r_reg[4]/C
                         clock pessimism             -0.241     1.298    
    SLICE_X16Y90         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.344    ax_pwm_m0/duty_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 duty_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/duty_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.111%)  route 0.069ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      0.822ns (routing 0.340ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.374ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         0.822     1.296    clk_BUFG
    SLICE_X15Y94         FDCE                                         r  duty_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.335 r  duty_reg[31]/Q
                         net (fo=5, routed)           0.069     1.404    ax_pwm_m0/Q[31]
    SLICE_X16Y94         FDCE                                         r  ax_pwm_m0/duty_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         0.930     1.552    ax_pwm_m0/clk_BUFG
    SLICE_X16Y94         FDCE                                         r  ax_pwm_m0/duty_r_reg[31]/C
                         clock pessimism             -0.241     1.311    
    SLICE_X16Y94         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.357    ax_pwm_m0/duty_r_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.072ns (47.368%)  route 0.080ns (52.632%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      0.810ns (routing 0.340ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.374ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         0.810     1.284    ax_pwm_m0/clk_BUFG
    SLICE_X16Y91         FDCE                                         r  ax_pwm_m0/period_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y91         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.324 r  ax_pwm_m0/period_r_reg[14]/Q
                         net (fo=14, routed)          0.073     1.397    ax_pwm_m0/period_r[14]
    SLICE_X17Y91         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_O[5])
                                                      0.032     1.429 r  ax_pwm_m0/period_cnt_reg[0]_i_1/O[5]
                         net (fo=1, routed)           0.007     1.436    ax_pwm_m0/period_cnt_reg[0]_i_1_n_10
    SLICE_X17Y91         FDCE                                         r  ax_pwm_m0/period_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         0.919     1.541    ax_pwm_m0/clk_BUFG
    SLICE_X17Y91         FDCE                                         r  ax_pwm_m0/period_cnt_reg[5]/C
                         clock pessimism             -0.203     1.338    
    SLICE_X17Y91         FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.384    ax_pwm_m0/period_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 duty_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/duty_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.039ns (25.000%)  route 0.117ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      0.817ns (routing 0.340ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.374ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         0.817     1.291    clk_BUFG
    SLICE_X14Y94         FDCE                                         r  duty_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.330 r  duty_reg[26]/Q
                         net (fo=6, routed)           0.117     1.447    ax_pwm_m0/Q[26]
    SLICE_X15Y93         FDCE                                         r  ax_pwm_m0/duty_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         0.925     1.547    ax_pwm_m0/clk_BUFG
    SLICE_X15Y93         FDCE                                         r  ax_pwm_m0/duty_r_reg[26]/C
                         clock pessimism             -0.203     1.344    
    SLICE_X15Y93         FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.391    ax_pwm_m0/duty_r_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.070ns (61.403%)  route 0.044ns (38.596%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      0.813ns (routing 0.340ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.374ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         0.813     1.287    clk_BUFG
    SLICE_X13Y92         FDCE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.325 r  timer_reg[1]/Q
                         net (fo=1, routed)           0.025     1.350    timer_reg_n_0_[1]
    SLICE_X13Y92         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     1.364 r  timer[0]_i_9/O
                         net (fo=1, routed)           0.012     1.376    timer[0]_i_9_n_0
    SLICE_X13Y92         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.394 r  timer_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.007     1.401    timer_reg[0]_i_2_n_14
    SLICE_X13Y92         FDCE                                         r  timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         0.919     1.541    clk_BUFG
    SLICE_X13Y92         FDCE                                         r  timer_reg[1]/C
                         clock pessimism             -0.247     1.293    
    SLICE_X13Y92         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.339    timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.083ns (50.920%)  route 0.080ns (49.080%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      0.810ns (routing 0.340ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.374ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         0.810     1.284    ax_pwm_m0/clk_BUFG
    SLICE_X16Y91         FDCE                                         r  ax_pwm_m0/period_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y91         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.324 r  ax_pwm_m0/period_r_reg[14]/Q
                         net (fo=14, routed)          0.073     1.397    ax_pwm_m0/period_r[14]
    SLICE_X17Y91         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_O[6])
                                                      0.043     1.440 r  ax_pwm_m0/period_cnt_reg[0]_i_1/O[6]
                         net (fo=1, routed)           0.007     1.447    ax_pwm_m0/period_cnt_reg[0]_i_1_n_9
    SLICE_X17Y91         FDCE                                         r  ax_pwm_m0/period_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         0.919     1.541    ax_pwm_m0/clk_BUFG
    SLICE_X17Y91         FDCE                                         r  ax_pwm_m0/period_cnt_reg[6]/C
                         clock pessimism             -0.203     1.338    
    SLICE_X17Y91         FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.384    ax_pwm_m0/period_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 duty_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/duty_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.040ns (31.746%)  route 0.086ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      0.809ns (routing 0.340ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.918ns (routing 0.374ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         0.809     1.283    clk_BUFG
    SLICE_X16Y90         FDCE                                         r  duty_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y90         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.323 r  duty_reg[3]/Q
                         net (fo=3, routed)           0.086     1.409    ax_pwm_m0/Q[3]
    SLICE_X16Y90         FDCE                                         r  ax_pwm_m0/duty_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         0.918     1.540    ax_pwm_m0/clk_BUFG
    SLICE_X16Y90         FDCE                                         r  ax_pwm_m0/duty_r_reg[3]/C
                         clock pessimism             -0.241     1.298    
    SLICE_X16Y90         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.345    ax_pwm_m0/duty_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.076ns (64.407%)  route 0.042ns (35.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Net Delay (Source):      0.806ns (routing 0.340ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.374ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         0.806     1.280    clk_BUFG
    SLICE_X12Y93         FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.319 r  FSM_sequential_state_reg[0]/Q
                         net (fo=39, routed)          0.033     1.352    pwm_flag
    SLICE_X12Y93         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     1.389 r  FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.009     1.398    state__0[1]
    SLICE_X12Y93         FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         0.913     1.535    clk_BUFG
    SLICE_X12Y93         FDCE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.248     1.286    
    SLICE_X12Y93         FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.333    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 duty_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/duty_r_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.000%)  route 0.091ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      0.819ns (routing 0.340ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.374ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         0.819     1.293    clk_BUFG
    SLICE_X15Y94         FDCE                                         r  duty_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.332 r  duty_reg[25]/Q
                         net (fo=6, routed)           0.091     1.423    ax_pwm_m0/Q[25]
    SLICE_X16Y94         FDCE                                         r  ax_pwm_m0/duty_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         0.930     1.552    ax_pwm_m0/clk_BUFG
    SLICE_X16Y94         FDCE                                         r  ax_pwm_m0/duty_r_reg[25]/C
                         clock pessimism             -0.241     1.311    
    SLICE_X16Y94         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.358    ax_pwm_m0/duty_r_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         5.000       3.501      BUFGCE_X0Y26  clk_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X12Y93  FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X12Y93  FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X16Y90  ax_pwm_m0/duty_r_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X16Y91  ax_pwm_m0/duty_r_reg[10]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X16Y91  ax_pwm_m0/duty_r_reg[11]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X16Y91  ax_pwm_m0/duty_r_reg[12]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X16Y91  ax_pwm_m0/duty_r_reg[13]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X16Y91  ax_pwm_m0/duty_r_reg[14]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X16Y91  ax_pwm_m0/duty_r_reg[15]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X12Y93  FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X12Y93  FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X14Y93  ax_pwm_m0/duty_r_reg[16]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X17Y93  ax_pwm_m0/period_cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X17Y93  ax_pwm_m0/period_cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X17Y93  ax_pwm_m0/period_cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X17Y93  ax_pwm_m0/period_cnt_reg[19]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X13Y93  timer_reg[10]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X13Y93  timer_reg[11]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X13Y93  timer_reg[8]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X12Y93  FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X12Y93  FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X16Y90  ax_pwm_m0/duty_r_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X15Y93  ax_pwm_m0/duty_r_reg[17]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X15Y93  ax_pwm_m0/duty_r_reg[17]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X16Y94  ax_pwm_m0/duty_r_reg[30]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X16Y94  ax_pwm_m0/duty_r_reg[30]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X16Y94  ax_pwm_m0/duty_r_reg[31]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X16Y94  ax_pwm_m0/duty_r_reg[31]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X16Y90  ax_pwm_m0/duty_r_reg[3]/C



