<stg><name>Block_newFuncRoot_proc_proc11</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convSet_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %MuxLogicAddr_to_p_val = muxlogic i32 %empty

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_p_val"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %p_val = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_val"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="32">
<![CDATA[
entry:3 %muxLogicData_to_write_ln224 = muxlogic i32 %p_val

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln224"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:4 %write_ln224 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %convSet_0, i32 %p_val

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0">
<![CDATA[
entry:5 %ret_ln224 = ret

]]></Node>
<StgValue><ssdm name="ret_ln224"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="8" name="convSet_0" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="convSet_0"/></StgValue>
</port>
<port id="9" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="11" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="10" toId="2">
</dataflow>
<dataflow id="12" from="convSet_0" to="specinterface_ln0" fromId="8" toId="2">
</dataflow>
<dataflow id="14" from="empty_1" to="specinterface_ln0" fromId="13" toId="2">
</dataflow>
<dataflow id="16" from="StgValue_15" to="specinterface_ln0" fromId="15" toId="2">
</dataflow>
<dataflow id="17" from="StgValue_15" to="specinterface_ln0" fromId="15" toId="2">
</dataflow>
<dataflow id="19" from="empty_26" to="specinterface_ln0" fromId="18" toId="2">
</dataflow>
<dataflow id="20" from="StgValue_15" to="specinterface_ln0" fromId="15" toId="2">
</dataflow>
<dataflow id="21" from="StgValue_15" to="specinterface_ln0" fromId="15" toId="2">
</dataflow>
<dataflow id="22" from="empty_26" to="specinterface_ln0" fromId="18" toId="2">
</dataflow>
<dataflow id="23" from="empty_26" to="specinterface_ln0" fromId="18" toId="2">
</dataflow>
<dataflow id="24" from="empty_26" to="specinterface_ln0" fromId="18" toId="2">
</dataflow>
<dataflow id="25" from="StgValue_15" to="specinterface_ln0" fromId="15" toId="2">
</dataflow>
<dataflow id="26" from="StgValue_15" to="specinterface_ln0" fromId="15" toId="2">
</dataflow>
<dataflow id="27" from="StgValue_15" to="specinterface_ln0" fromId="15" toId="2">
</dataflow>
<dataflow id="28" from="StgValue_15" to="specinterface_ln0" fromId="15" toId="2">
</dataflow>
<dataflow id="29" from="empty_26" to="specinterface_ln0" fromId="18" toId="2">
</dataflow>
<dataflow id="30" from="empty_26" to="specinterface_ln0" fromId="18" toId="2">
</dataflow>
<dataflow id="32" from="StgValue_31" to="specinterface_ln0" fromId="31" toId="2">
</dataflow>
<dataflow id="33" from="StgValue_15" to="specinterface_ln0" fromId="15" toId="2">
</dataflow>
<dataflow id="34" from="empty" to="MuxLogicAddr_to_p_val" fromId="9" toId="3">
</dataflow>
<dataflow id="35" from="empty" to="p_val" fromId="9" toId="4">
</dataflow>
<dataflow id="36" from="p_val" to="muxLogicData_to_write_ln224" fromId="4" toId="5">
</dataflow>
<dataflow id="38" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln224" fromId="37" toId="6">
</dataflow>
<dataflow id="39" from="convSet_0" to="write_ln224" fromId="8" toId="6">
</dataflow>
<dataflow id="40" from="p_val" to="write_ln224" fromId="4" toId="6">
</dataflow>
</dataflows>


</stg>
