<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="ram_1port_180/sim/RAM_Resource_Test_ram_1port_180_jftw4ca.v"
   type="VERILOG"
   library="ram_1port_180" />
 <file
   path="sim/RAM_Resource_Test.v"
   type="VERILOG"
   library="RAM_Resource_Test"
   hasInlineConfiguration="true" />
 <topLevel name="RAM_Resource_Test.RAM_Resource_Test" />
 <deviceFamily name="stratix10" />
</simPackage>
