

================================================================
== Vitis HLS Report for 'vec_vec_op_streaming'
================================================================
* Date:           Wed May  3 16:43:49 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        vec_vec_op_streaming
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.292 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        7|       36|  70.000 ns|  0.360 us|    8|   37|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                            |                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_vector_scale_fu_92      |vector_scale     |       34|       34|   0.340 us|   0.340 us|   34|   34|     none|
        |grp_vector_subtract_fu_124  |vector_subtract  |       34|       34|   0.340 us|   0.340 us|   34|   34|     none|
        |grp_vector_add_fu_170       |vector_add       |       34|       34|   0.340 us|   0.340 us|   34|   34|     none|
        |grp_vector_add2_fu_216      |vector_add2      |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       8|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     -|     774|    2522|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     274|    -|
|Register         |        -|     -|      15|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     789|    2804|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------+---------+----+-----+-----+-----+
    |          Instance          |      Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+-----------------+---------+----+-----+-----+-----+
    |BUS_A_s_axi_U               |BUS_A_s_axi      |        0|   0|   50|   56|    0|
    |grp_vector_add_fu_170       |vector_add       |        0|   0|  186|  712|    0|
    |grp_vector_add2_fu_216      |vector_add2      |        0|   0|  182|  339|    0|
    |grp_vector_scale_fu_92      |vector_scale     |        0|   0|  170|  703|    0|
    |grp_vector_subtract_fu_124  |vector_subtract  |        0|   0|  186|  712|    0|
    +----------------------------+-----------------+---------+----+-----+-----+-----+
    |Total                       |                 |        0|   0|  774| 2522|    0|
    +----------------------------+-----------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_261                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_436                       |       and|   0|  0|   2|           1|           1|
    |grp_vector_add2_fu_216_vec_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done        |        or|   0|  0|   2|           1|           1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|   8|           4|           4|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |vec1_TREADY_int_regslice     |  26|          5|    1|          5|
    |vec2_TREADY_int_regslice     |  20|          4|    1|          4|
    |vec_out_TDATA_int_regslice   |  26|          5|  128|        640|
    |vec_out_TDEST_int_regslice   |  26|          5|    6|         30|
    |vec_out_TID_int_regslice     |  26|          5|    5|         25|
    |vec_out_TKEEP_int_regslice   |  26|          5|   16|         80|
    |vec_out_TLAST_int_regslice   |  26|          5|    1|          5|
    |vec_out_TSTRB_int_regslice   |  26|          5|   16|         80|
    |vec_out_TUSER_int_regslice   |  26|          5|    2|         10|
    |vec_out_TVALID_int_regslice  |  26|          5|    1|          5|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 274|         53|  178|        888|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                |  3|   0|    3|          0|
    |grp_vector_add2_fu_216_ap_start_reg      |  1|   0|    1|          0|
    |grp_vector_add_fu_170_ap_start_reg       |  1|   0|    1|          0|
    |grp_vector_scale_fu_92_ap_start_reg      |  1|   0|    1|          0|
    |grp_vector_subtract_fu_124_ap_start_reg  |  1|   0|    1|          0|
    |op_read_reg_262                          |  8|   0|    8|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    | 15|   0|   15|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|s_axi_BUS_A_AWVALID  |   in|    1|       s_axi|                 BUS_A|        scalar|
|s_axi_BUS_A_AWREADY  |  out|    1|       s_axi|                 BUS_A|        scalar|
|s_axi_BUS_A_AWADDR   |   in|    5|       s_axi|                 BUS_A|        scalar|
|s_axi_BUS_A_WVALID   |   in|    1|       s_axi|                 BUS_A|        scalar|
|s_axi_BUS_A_WREADY   |  out|    1|       s_axi|                 BUS_A|        scalar|
|s_axi_BUS_A_WDATA    |   in|   32|       s_axi|                 BUS_A|        scalar|
|s_axi_BUS_A_WSTRB    |   in|    4|       s_axi|                 BUS_A|        scalar|
|s_axi_BUS_A_ARVALID  |   in|    1|       s_axi|                 BUS_A|        scalar|
|s_axi_BUS_A_ARREADY  |  out|    1|       s_axi|                 BUS_A|        scalar|
|s_axi_BUS_A_ARADDR   |   in|    5|       s_axi|                 BUS_A|        scalar|
|s_axi_BUS_A_RVALID   |  out|    1|       s_axi|                 BUS_A|        scalar|
|s_axi_BUS_A_RREADY   |   in|    1|       s_axi|                 BUS_A|        scalar|
|s_axi_BUS_A_RDATA    |  out|   32|       s_axi|                 BUS_A|        scalar|
|s_axi_BUS_A_RRESP    |  out|    2|       s_axi|                 BUS_A|        scalar|
|s_axi_BUS_A_BVALID   |  out|    1|       s_axi|                 BUS_A|        scalar|
|s_axi_BUS_A_BREADY   |   in|    1|       s_axi|                 BUS_A|        scalar|
|s_axi_BUS_A_BRESP    |  out|    2|       s_axi|                 BUS_A|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|  vec_vec_op_streaming|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|  vec_vec_op_streaming|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|  vec_vec_op_streaming|  return value|
|vec1_TDATA           |   in|  128|        axis|         vec1_V_data_V|       pointer|
|vec1_TVALID          |   in|    1|        axis|         vec1_V_dest_V|       pointer|
|vec1_TREADY          |  out|    1|        axis|         vec1_V_dest_V|       pointer|
|vec1_TDEST           |   in|    6|        axis|         vec1_V_dest_V|       pointer|
|vec1_TKEEP           |   in|   16|        axis|         vec1_V_keep_V|       pointer|
|vec1_TSTRB           |   in|   16|        axis|         vec1_V_strb_V|       pointer|
|vec1_TUSER           |   in|    2|        axis|         vec1_V_user_V|       pointer|
|vec1_TLAST           |   in|    1|        axis|         vec1_V_last_V|       pointer|
|vec1_TID             |   in|    5|        axis|           vec1_V_id_V|       pointer|
|vec2_TDATA           |   in|  128|        axis|         vec2_V_data_V|       pointer|
|vec2_TVALID          |   in|    1|        axis|         vec2_V_dest_V|       pointer|
|vec2_TREADY          |  out|    1|        axis|         vec2_V_dest_V|       pointer|
|vec2_TDEST           |   in|    6|        axis|         vec2_V_dest_V|       pointer|
|vec2_TKEEP           |   in|   16|        axis|         vec2_V_keep_V|       pointer|
|vec2_TSTRB           |   in|   16|        axis|         vec2_V_strb_V|       pointer|
|vec2_TUSER           |   in|    2|        axis|         vec2_V_user_V|       pointer|
|vec2_TLAST           |   in|    1|        axis|         vec2_V_last_V|       pointer|
|vec2_TID             |   in|    5|        axis|           vec2_V_id_V|       pointer|
|vec_out_TDATA        |  out|  128|        axis|      vec_out_V_data_V|       pointer|
|vec_out_TVALID       |  out|    1|        axis|      vec_out_V_dest_V|       pointer|
|vec_out_TREADY       |   in|    1|        axis|      vec_out_V_dest_V|       pointer|
|vec_out_TDEST        |  out|    6|        axis|      vec_out_V_dest_V|       pointer|
|vec_out_TKEEP        |  out|   16|        axis|      vec_out_V_keep_V|       pointer|
|vec_out_TSTRB        |  out|   16|        axis|      vec_out_V_strb_V|       pointer|
|vec_out_TUSER        |  out|    2|        axis|      vec_out_V_user_V|       pointer|
|vec_out_TLAST        |  out|    1|        axis|      vec_out_V_last_V|       pointer|
|vec_out_TID          |  out|    5|        axis|        vec_out_V_id_V|       pointer|
+---------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 4 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %op"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %op, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %vec1_V_data_V, i16 %vec1_V_keep_V, i16 %vec1_V_strb_V, i2 %vec1_V_user_V, i1 %vec1_V_last_V, i5 %vec1_V_id_V, i6 %vec1_V_dest_V, void @empty_4, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %vec1_V_data_V"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %vec1_V_keep_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %vec1_V_strb_V"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %vec1_V_user_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %vec1_V_last_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %vec1_V_id_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %vec1_V_dest_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %vec2_V_data_V, i16 %vec2_V_keep_V, i16 %vec2_V_strb_V, i2 %vec2_V_user_V, i1 %vec2_V_last_V, i5 %vec2_V_id_V, i6 %vec2_V_dest_V, void @empty_4, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %vec2_V_data_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %vec2_V_keep_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %vec2_V_strb_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %vec2_V_user_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %vec2_V_last_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %vec2_V_id_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %vec2_V_dest_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %vec_out_V_data_V, i16 %vec_out_V_keep_V, i16 %vec_out_V_strb_V, i2 %vec_out_V_user_V, i1 %vec_out_V_last_V, i5 %vec_out_V_id_V, i6 %vec_out_V_dest_V, void @empty_4, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %vec_out_V_data_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %vec_out_V_keep_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %vec_out_V_strb_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %vec_out_V_user_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %vec_out_V_last_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %vec_out_V_id_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %vec_out_V_dest_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%op_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %op" [vec_vec_op_streaming.cpp:4]   --->   Operation 33 'read' 'op_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (0.72ns)   --->   "%switch_ln15 = switch i8 %op_read, void, i8 0, void, i8 1, void, i8 2, void" [vec_vec_op_streaming.cpp:15]   --->   Operation 34 'switch' 'switch_ln15' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 35 [2/2] (1.29ns)   --->   "%call_ln23 = call void @vector_scale, i128 %vec1_V_data_V, i16 %vec1_V_keep_V, i16 %vec1_V_strb_V, i2 %vec1_V_user_V, i1 %vec1_V_last_V, i5 %vec1_V_id_V, i6 %vec1_V_dest_V, i128 %vec_out_V_data_V, i16 %vec_out_V_keep_V, i16 %vec_out_V_strb_V, i2 %vec_out_V_user_V, i1 %vec_out_V_last_V, i5 %vec_out_V_id_V, i6 %vec_out_V_dest_V" [vec_vec_op_streaming.cpp:23]   --->   Operation 35 'call' 'call_ln23' <Predicate = (op_read == 2)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 36 [2/2] (0.76ns)   --->   "%call_ln19 = call void @vector_subtract, i128 %vec1_V_data_V, i16 %vec1_V_keep_V, i16 %vec1_V_strb_V, i2 %vec1_V_user_V, i1 %vec1_V_last_V, i5 %vec1_V_id_V, i6 %vec1_V_dest_V, i128 %vec2_V_data_V, i16 %vec2_V_keep_V, i16 %vec2_V_strb_V, i2 %vec2_V_user_V, i1 %vec2_V_last_V, i5 %vec2_V_id_V, i6 %vec2_V_dest_V, i128 %vec_out_V_data_V, i16 %vec_out_V_keep_V, i16 %vec_out_V_strb_V, i2 %vec_out_V_user_V, i1 %vec_out_V_last_V, i5 %vec_out_V_id_V, i6 %vec_out_V_dest_V" [vec_vec_op_streaming.cpp:19]   --->   Operation 36 'call' 'call_ln19' <Predicate = (op_read == 1)> <Delay = 0.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 37 [2/2] (0.76ns)   --->   "%call_ln16 = call void @vector_add, i128 %vec1_V_data_V, i16 %vec1_V_keep_V, i16 %vec1_V_strb_V, i2 %vec1_V_user_V, i1 %vec1_V_last_V, i5 %vec1_V_id_V, i6 %vec1_V_dest_V, i128 %vec2_V_data_V, i16 %vec2_V_keep_V, i16 %vec2_V_strb_V, i2 %vec2_V_user_V, i1 %vec2_V_last_V, i5 %vec2_V_id_V, i6 %vec2_V_dest_V, i128 %vec_out_V_data_V, i16 %vec_out_V_keep_V, i16 %vec_out_V_strb_V, i2 %vec_out_V_user_V, i1 %vec_out_V_last_V, i5 %vec_out_V_id_V, i6 %vec_out_V_dest_V" [vec_vec_op_streaming.cpp:16]   --->   Operation 37 'call' 'call_ln16' <Predicate = (op_read == 0)> <Delay = 0.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 38 [2/2] (0.76ns)   --->   "%call_ln26 = call void @vector_add2, i128 %vec1_V_data_V, i16 %vec1_V_keep_V, i16 %vec1_V_strb_V, i2 %vec1_V_user_V, i1 %vec1_V_last_V, i5 %vec1_V_id_V, i6 %vec1_V_dest_V, i128 %vec2_V_data_V, i16 %vec2_V_keep_V, i16 %vec2_V_strb_V, i2 %vec2_V_user_V, i1 %vec2_V_last_V, i5 %vec2_V_id_V, i6 %vec2_V_dest_V, i128 %vec_out_V_data_V, i16 %vec_out_V_keep_V, i16 %vec_out_V_strb_V, i2 %vec_out_V_user_V, i1 %vec_out_V_last_V, i5 %vec_out_V_id_V, i6 %vec_out_V_dest_V" [vec_vec_op_streaming.cpp:26]   --->   Operation 38 'call' 'call_ln26' <Predicate = (op_read != 0 & op_read != 1 & op_read != 2)> <Delay = 0.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln23 = call void @vector_scale, i128 %vec1_V_data_V, i16 %vec1_V_keep_V, i16 %vec1_V_strb_V, i2 %vec1_V_user_V, i1 %vec1_V_last_V, i5 %vec1_V_id_V, i6 %vec1_V_dest_V, i128 %vec_out_V_data_V, i16 %vec_out_V_keep_V, i16 %vec_out_V_strb_V, i2 %vec_out_V_user_V, i1 %vec_out_V_last_V, i5 %vec_out_V_id_V, i6 %vec_out_V_dest_V" [vec_vec_op_streaming.cpp:23]   --->   Operation 39 'call' 'call_ln23' <Predicate = (op_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [vec_vec_op_streaming.cpp:24]   --->   Operation 40 'br' 'br_ln24' <Predicate = (op_read == 2)> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln19 = call void @vector_subtract, i128 %vec1_V_data_V, i16 %vec1_V_keep_V, i16 %vec1_V_strb_V, i2 %vec1_V_user_V, i1 %vec1_V_last_V, i5 %vec1_V_id_V, i6 %vec1_V_dest_V, i128 %vec2_V_data_V, i16 %vec2_V_keep_V, i16 %vec2_V_strb_V, i2 %vec2_V_user_V, i1 %vec2_V_last_V, i5 %vec2_V_id_V, i6 %vec2_V_dest_V, i128 %vec_out_V_data_V, i16 %vec_out_V_keep_V, i16 %vec_out_V_strb_V, i2 %vec_out_V_user_V, i1 %vec_out_V_last_V, i5 %vec_out_V_id_V, i6 %vec_out_V_dest_V" [vec_vec_op_streaming.cpp:19]   --->   Operation 41 'call' 'call_ln19' <Predicate = (op_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln20 = br void" [vec_vec_op_streaming.cpp:20]   --->   Operation 42 'br' 'br_ln20' <Predicate = (op_read == 1)> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln16 = call void @vector_add, i128 %vec1_V_data_V, i16 %vec1_V_keep_V, i16 %vec1_V_strb_V, i2 %vec1_V_user_V, i1 %vec1_V_last_V, i5 %vec1_V_id_V, i6 %vec1_V_dest_V, i128 %vec2_V_data_V, i16 %vec2_V_keep_V, i16 %vec2_V_strb_V, i2 %vec2_V_user_V, i1 %vec2_V_last_V, i5 %vec2_V_id_V, i6 %vec2_V_dest_V, i128 %vec_out_V_data_V, i16 %vec_out_V_keep_V, i16 %vec_out_V_strb_V, i2 %vec_out_V_user_V, i1 %vec_out_V_last_V, i5 %vec_out_V_id_V, i6 %vec_out_V_dest_V" [vec_vec_op_streaming.cpp:16]   --->   Operation 43 'call' 'call_ln16' <Predicate = (op_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln17 = br void" [vec_vec_op_streaming.cpp:17]   --->   Operation 44 'br' 'br_ln17' <Predicate = (op_read == 0)> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln26 = call void @vector_add2, i128 %vec1_V_data_V, i16 %vec1_V_keep_V, i16 %vec1_V_strb_V, i2 %vec1_V_user_V, i1 %vec1_V_last_V, i5 %vec1_V_id_V, i6 %vec1_V_dest_V, i128 %vec2_V_data_V, i16 %vec2_V_keep_V, i16 %vec2_V_strb_V, i2 %vec2_V_user_V, i1 %vec2_V_last_V, i5 %vec2_V_id_V, i6 %vec2_V_dest_V, i128 %vec_out_V_data_V, i16 %vec_out_V_keep_V, i16 %vec_out_V_strb_V, i2 %vec_out_V_user_V, i1 %vec_out_V_last_V, i5 %vec_out_V_id_V, i6 %vec_out_V_dest_V" [vec_vec_op_streaming.cpp:26]   --->   Operation 45 'call' 'call_ln26' <Predicate = (op_read != 0 & op_read != 1 & op_read != 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = (op_read != 0 & op_read != 1 & op_read != 2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [vec_vec_op_streaming.cpp:31]   --->   Operation 47 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vec1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vec1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vec1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vec1_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vec1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vec1_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vec1_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vec2_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vec2_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vec2_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vec2_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vec2_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vec2_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vec2_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vec_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vec_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vec_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vec_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vec_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vec_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vec_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
op_read           (read         ) [ 0110]
switch_ln15       (switch       ) [ 0000]
call_ln23         (call         ) [ 0000]
br_ln24           (br           ) [ 0000]
call_ln19         (call         ) [ 0000]
br_ln20           (br           ) [ 0000]
call_ln16         (call         ) [ 0000]
br_ln17           (br           ) [ 0000]
call_ln26         (call         ) [ 0000]
br_ln0            (br           ) [ 0000]
ret_ln31          (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="op">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vec1_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="vec1_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vec1_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="vec1_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec1_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vec1_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="vec1_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec1_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="vec1_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec1_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="vec2_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec2_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="vec2_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec2_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="vec2_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec2_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="vec2_V_user_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec2_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="vec2_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec2_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="vec2_V_id_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec2_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="vec2_V_dest_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec2_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="vec_out_V_data_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="vec_out_V_keep_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="vec_out_V_strb_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="vec_out_V_user_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="vec_out_V_last_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="vec_out_V_id_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="vec_out_V_dest_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_scale"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_subtract"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_add"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_add2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="op_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_vector_scale_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="128" slack="0"/>
<pin id="95" dir="0" index="2" bw="16" slack="0"/>
<pin id="96" dir="0" index="3" bw="16" slack="0"/>
<pin id="97" dir="0" index="4" bw="2" slack="0"/>
<pin id="98" dir="0" index="5" bw="1" slack="0"/>
<pin id="99" dir="0" index="6" bw="5" slack="0"/>
<pin id="100" dir="0" index="7" bw="6" slack="0"/>
<pin id="101" dir="0" index="8" bw="128" slack="0"/>
<pin id="102" dir="0" index="9" bw="16" slack="0"/>
<pin id="103" dir="0" index="10" bw="16" slack="0"/>
<pin id="104" dir="0" index="11" bw="2" slack="0"/>
<pin id="105" dir="0" index="12" bw="1" slack="0"/>
<pin id="106" dir="0" index="13" bw="5" slack="0"/>
<pin id="107" dir="0" index="14" bw="6" slack="0"/>
<pin id="108" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln23/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_vector_subtract_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="128" slack="0"/>
<pin id="127" dir="0" index="2" bw="16" slack="0"/>
<pin id="128" dir="0" index="3" bw="16" slack="0"/>
<pin id="129" dir="0" index="4" bw="2" slack="0"/>
<pin id="130" dir="0" index="5" bw="1" slack="0"/>
<pin id="131" dir="0" index="6" bw="5" slack="0"/>
<pin id="132" dir="0" index="7" bw="6" slack="0"/>
<pin id="133" dir="0" index="8" bw="128" slack="0"/>
<pin id="134" dir="0" index="9" bw="16" slack="0"/>
<pin id="135" dir="0" index="10" bw="16" slack="0"/>
<pin id="136" dir="0" index="11" bw="2" slack="0"/>
<pin id="137" dir="0" index="12" bw="1" slack="0"/>
<pin id="138" dir="0" index="13" bw="5" slack="0"/>
<pin id="139" dir="0" index="14" bw="6" slack="0"/>
<pin id="140" dir="0" index="15" bw="128" slack="0"/>
<pin id="141" dir="0" index="16" bw="16" slack="0"/>
<pin id="142" dir="0" index="17" bw="16" slack="0"/>
<pin id="143" dir="0" index="18" bw="2" slack="0"/>
<pin id="144" dir="0" index="19" bw="1" slack="0"/>
<pin id="145" dir="0" index="20" bw="5" slack="0"/>
<pin id="146" dir="0" index="21" bw="6" slack="0"/>
<pin id="147" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_vector_add_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="128" slack="0"/>
<pin id="173" dir="0" index="2" bw="16" slack="0"/>
<pin id="174" dir="0" index="3" bw="16" slack="0"/>
<pin id="175" dir="0" index="4" bw="2" slack="0"/>
<pin id="176" dir="0" index="5" bw="1" slack="0"/>
<pin id="177" dir="0" index="6" bw="5" slack="0"/>
<pin id="178" dir="0" index="7" bw="6" slack="0"/>
<pin id="179" dir="0" index="8" bw="128" slack="0"/>
<pin id="180" dir="0" index="9" bw="16" slack="0"/>
<pin id="181" dir="0" index="10" bw="16" slack="0"/>
<pin id="182" dir="0" index="11" bw="2" slack="0"/>
<pin id="183" dir="0" index="12" bw="1" slack="0"/>
<pin id="184" dir="0" index="13" bw="5" slack="0"/>
<pin id="185" dir="0" index="14" bw="6" slack="0"/>
<pin id="186" dir="0" index="15" bw="128" slack="0"/>
<pin id="187" dir="0" index="16" bw="16" slack="0"/>
<pin id="188" dir="0" index="17" bw="16" slack="0"/>
<pin id="189" dir="0" index="18" bw="2" slack="0"/>
<pin id="190" dir="0" index="19" bw="1" slack="0"/>
<pin id="191" dir="0" index="20" bw="5" slack="0"/>
<pin id="192" dir="0" index="21" bw="6" slack="0"/>
<pin id="193" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln16/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_vector_add2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="128" slack="0"/>
<pin id="219" dir="0" index="2" bw="16" slack="0"/>
<pin id="220" dir="0" index="3" bw="16" slack="0"/>
<pin id="221" dir="0" index="4" bw="2" slack="0"/>
<pin id="222" dir="0" index="5" bw="1" slack="0"/>
<pin id="223" dir="0" index="6" bw="5" slack="0"/>
<pin id="224" dir="0" index="7" bw="6" slack="0"/>
<pin id="225" dir="0" index="8" bw="128" slack="0"/>
<pin id="226" dir="0" index="9" bw="16" slack="0"/>
<pin id="227" dir="0" index="10" bw="16" slack="0"/>
<pin id="228" dir="0" index="11" bw="2" slack="0"/>
<pin id="229" dir="0" index="12" bw="1" slack="0"/>
<pin id="230" dir="0" index="13" bw="5" slack="0"/>
<pin id="231" dir="0" index="14" bw="6" slack="0"/>
<pin id="232" dir="0" index="15" bw="128" slack="0"/>
<pin id="233" dir="0" index="16" bw="16" slack="0"/>
<pin id="234" dir="0" index="17" bw="16" slack="0"/>
<pin id="235" dir="0" index="18" bw="2" slack="0"/>
<pin id="236" dir="0" index="19" bw="1" slack="0"/>
<pin id="237" dir="0" index="20" bw="5" slack="0"/>
<pin id="238" dir="0" index="21" bw="6" slack="0"/>
<pin id="239" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/1 "/>
</bind>
</comp>

<comp id="262" class="1005" name="op_read_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="op_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="70" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="109"><net_src comp="78" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="92" pin=5"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="92" pin=6"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="92" pin=7"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="92" pin=8"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="92" pin=9"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="92" pin=10"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="92" pin=11"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="92" pin=12"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="92" pin=13"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="92" pin=14"/></net>

<net id="148"><net_src comp="80" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="124" pin=6"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="124" pin=7"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="124" pin=8"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="124" pin=9"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="124" pin=10"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="124" pin=11"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="124" pin=12"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="124" pin=13"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="124" pin=14"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="124" pin=15"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="124" pin=16"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="124" pin=17"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="124" pin=18"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="124" pin=19"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="124" pin=20"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="124" pin=21"/></net>

<net id="194"><net_src comp="82" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="196"><net_src comp="4" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="170" pin=5"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="170" pin=6"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="170" pin=7"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="170" pin=8"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="170" pin=9"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="170" pin=10"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="170" pin=11"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="170" pin=12"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="170" pin=13"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="170" pin=14"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="170" pin=15"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="170" pin=16"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="170" pin=17"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="170" pin=18"/></net>

<net id="213"><net_src comp="38" pin="0"/><net_sink comp="170" pin=19"/></net>

<net id="214"><net_src comp="40" pin="0"/><net_sink comp="170" pin=20"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="170" pin=21"/></net>

<net id="240"><net_src comp="84" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="241"><net_src comp="2" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="242"><net_src comp="4" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="244"><net_src comp="8" pin="0"/><net_sink comp="216" pin=4"/></net>

<net id="245"><net_src comp="10" pin="0"/><net_sink comp="216" pin=5"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="216" pin=6"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="216" pin=7"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="216" pin=8"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="216" pin=9"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="216" pin=10"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="216" pin=11"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="216" pin=12"/></net>

<net id="253"><net_src comp="26" pin="0"/><net_sink comp="216" pin=13"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="216" pin=14"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="216" pin=15"/></net>

<net id="256"><net_src comp="32" pin="0"/><net_sink comp="216" pin=16"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="216" pin=17"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="216" pin=18"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="216" pin=19"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="216" pin=20"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="216" pin=21"/></net>

<net id="265"><net_src comp="86" pin="2"/><net_sink comp="262" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vec_out_V_data_V | {1 2 }
	Port: vec_out_V_keep_V | {1 2 }
	Port: vec_out_V_strb_V | {1 2 }
	Port: vec_out_V_user_V | {1 2 }
	Port: vec_out_V_last_V | {1 2 }
	Port: vec_out_V_id_V | {1 2 }
	Port: vec_out_V_dest_V | {1 2 }
 - Input state : 
	Port: vec_vec_op_streaming : op | {1 }
	Port: vec_vec_op_streaming : vec1_V_data_V | {1 2 }
	Port: vec_vec_op_streaming : vec1_V_keep_V | {1 2 }
	Port: vec_vec_op_streaming : vec1_V_strb_V | {1 2 }
	Port: vec_vec_op_streaming : vec1_V_user_V | {1 2 }
	Port: vec_vec_op_streaming : vec1_V_last_V | {1 2 }
	Port: vec_vec_op_streaming : vec1_V_id_V | {1 2 }
	Port: vec_vec_op_streaming : vec1_V_dest_V | {1 2 }
	Port: vec_vec_op_streaming : vec2_V_data_V | {1 2 }
	Port: vec_vec_op_streaming : vec2_V_keep_V | {1 2 }
	Port: vec_vec_op_streaming : vec2_V_strb_V | {1 2 }
	Port: vec_vec_op_streaming : vec2_V_user_V | {1 2 }
	Port: vec_vec_op_streaming : vec2_V_last_V | {1 2 }
	Port: vec_vec_op_streaming : vec2_V_id_V | {1 2 }
	Port: vec_vec_op_streaming : vec2_V_dest_V | {1 2 }
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |   grp_vector_scale_fu_92   |   187   |   440   |
|   call   | grp_vector_subtract_fu_124 |   187   |   440   |
|          |    grp_vector_add_fu_170   |   187   |   440   |
|          |   grp_vector_add2_fu_216   |   179   |   257   |
|----------|----------------------------|---------|---------|
|   read   |     op_read_read_fu_86     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |   740   |   1577  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|op_read_reg_262|    8   |
+---------------+--------+
|     Total     |    8   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   740  |  1577  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    8   |    -   |
+-----------+--------+--------+
|   Total   |   748  |  1577  |
+-----------+--------+--------+
