$comment
	File created using the following command:
		vcd file flipflop.msim.vcd -direction
$end
$date
	Mon Oct 21 16:44:59 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module flipflop_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " D $end
$var wire 1 # nQ $end
$var wire 1 $ nRst $end
$var wire 1 % nSet $end
$var wire 1 & Q $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var wire 1 * devoe $end
$var wire 1 + devclrn $end
$var wire 1 , devpor $end
$var wire 1 - ww_devoe $end
$var wire 1 . ww_devclrn $end
$var wire 1 / ww_devpor $end
$var wire 1 0 ww_clk $end
$var wire 1 1 ww_D $end
$var wire 1 2 ww_nSet $end
$var wire 1 3 ww_nRst $end
$var wire 1 4 ww_Q $end
$var wire 1 5 ww_nQ $end
$var wire 1 6 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 7 \nRst~input_o\ $end
$var wire 1 8 \nSet~input_o\ $end
$var wire 1 9 \D~input_o\ $end
$var wire 1 : \clk~input_o\ $end
$var wire 1 ; \lock~0_combout\ $end
$var wire 1 < \ckQ~3_combout\ $end
$var wire 1 = \iQ~0_combout\ $end
$var wire 1 > \iNQ~0_combout\ $end
$var wire 1 ? \ALT_INV_clk~input_o\ $end
$var wire 1 @ \ALT_INV_nSet~input_o\ $end
$var wire 1 A \ALT_INV_D~input_o\ $end
$var wire 1 B \ALT_INV_nRst~input_o\ $end
$var wire 1 C \ALT_INV_lock~0_combout\ $end
$var wire 1 D \ALT_INV_ckQ~3_combout\ $end
$var wire 1 E \ALT_INV_iQ~0_combout\ $end
$var wire 1 F \ALT_INV_iNQ~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
1&
0'
1(
x)
1*
1+
1,
1-
1.
1/
00
01
02
13
14
05
x6
17
08
09
0:
0;
1<
0=
1>
1?
1@
1A
0B
1C
0D
1E
0F
$end
#10000
1%
12
18
0@
#40000
1!
10
1:
0?
0<
1D
1;
1<
1=
0>
1F
0E
0D
0C
04
15
0&
1#
#50000
1"
11
19
0A
#70000
0"
01
09
1A
#80000
0!
00
0:
1?
0;
1C
#110000
1"
11
19
0A
#120000
1!
10
1:
0?
0<
1D
1;
1<
0=
1E
0D
0C
1>
0F
14
1&
05
0#
#130000
0"
01
09
1A
#150000
0%
02
08
1@
#160000
0!
00
0:
1?
0;
1C
#170000
1%
12
18
0@
#200000
