

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0'
================================================================
* Date:           Sat Jun  1 06:31:02 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3869|     3869|  38.690 us|  38.690 us|  3869|  3869|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1_loop_for_ap_0  |     3867|     3867|        31|          3|          1|  1280|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 3, D = 31, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.24>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Conv.cpp:15->CNN.cpp:30]   --->   Operation 34 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%n_1 = alloca i32 1" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 35 'alloca' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 36 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln13 = store i3 0, i3 %n_1" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 39 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln15 = store i9 0, i9 %y" [Conv.cpp:15->CNN.cpp:30]   --->   Operation 40 'store' 'store_ln15' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop_for_fc_0.i"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 42 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln13 = icmp_eq  i11 %indvar_flatten_load, i11 1280" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 43 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%add_ln13 = add i11 %indvar_flatten_load, i11 1" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 44 'add' 'add_ln13' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc44.i, void %for.body4.i12.preheader.exitStub" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 45 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%y_load = load i9 %y" [Conv.cpp:15->CNN.cpp:30]   --->   Operation 46 'load' 'y_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%n_1_load = load i3 %n_1" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 47 'load' 'n_1_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.77ns)   --->   "%icmp_ln15 = icmp_eq  i9 %y_load, i9 320" [Conv.cpp:15->CNN.cpp:30]   --->   Operation 48 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.39ns)   --->   "%select_ln13 = select i1 %icmp_ln15, i9 0, i9 %y_load" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 49 'select' 'select_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.67ns)   --->   "%add_ln13_2 = add i3 %n_1_load, i3 1" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 50 'add' 'add_ln13_2' <Predicate = (!icmp_ln13)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.20ns)   --->   "%select_ln13_1 = select i1 %icmp_ln15, i3 %add_ln13_2, i3 %n_1_load" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 51 'select' 'select_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i3 %select_ln13_1" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 52 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty = trunc i3 %select_ln13_1" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 53 'trunc' 'empty' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty, i2 0" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 54 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.79ns)   --->   "%empty_154 = add i4 %p_shl2, i4 %zext_ln13_1" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 55 'add' 'empty_154' <Predicate = (!icmp_ln13)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_cast136 = zext i4 %empty_154" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 56 'zext' 'p_cast136' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_154" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 57 'zext' 'p_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%Weights_addr_1 = getelementptr i32 %Weights, i64 0, i64 %p_cast136" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 58 'getelementptr' 'Weights_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%Weights_load_1 = load i14 %Weights_addr_1" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 59 'load' 'Weights_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i9 %select_ln13" [Conv.cpp:15->CNN.cpp:30]   --->   Operation 60 'zext' 'zext_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%OutPadConv0_addr = getelementptr i32 %OutPadConv0, i64 0, i64 %zext_ln15" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 61 'getelementptr' 'OutPadConv0_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%OutPadConv0_load = load i9 %OutPadConv0_addr" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 62 'load' 'OutPadConv0_load' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 324> <RAM>
ST_1 : Operation 63 [1/1] (0.79ns)   --->   "%add_ln21 = add i5 %p_cast, i5 1" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 63 'add' 'add_ln21' <Predicate = (!icmp_ln13)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i5 %add_ln21" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 64 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%Weights_addr_2 = getelementptr i32 %Weights, i64 0, i64 %zext_ln21_1" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 65 'getelementptr' 'Weights_addr_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%Weights_load_2 = load i14 %Weights_addr_2" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 66 'load' 'Weights_load_2' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_1 : Operation 67 [1/1] (0.77ns)   --->   "%add_ln21_1 = add i9 %select_ln13, i9 1" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 67 'add' 'add_ln21_1' <Predicate = (!icmp_ln13)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i9 %add_ln21_1" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 68 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%OutPadConv0_addr_1 = getelementptr i32 %OutPadConv0, i64 0, i64 %zext_ln21_2" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 69 'getelementptr' 'OutPadConv0_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%OutPadConv0_load_1 = load i9 %OutPadConv0_addr_1" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 70 'load' 'OutPadConv0_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 324> <RAM>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln13 = store i11 %add_ln13, i11 %indvar_flatten" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 71 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln13 = store i3 %select_ln13_1, i3 %n_1" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 72 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln15 = store i9 %add_ln21_1, i9 %y" [Conv.cpp:15->CNN.cpp:30]   --->   Operation 73 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.03>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%Weights_load_1 = load i14 %Weights_addr_1" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 74 'load' 'Weights_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 75 [1/2] (1.23ns)   --->   "%OutPadConv0_load = load i9 %OutPadConv0_addr" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 75 'load' 'OutPadConv0_load' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 324> <RAM>
ST_2 : Operation 76 [1/2] (1.23ns)   --->   "%Weights_load_2 = load i14 %Weights_addr_2" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 76 'load' 'Weights_load_2' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 77 [1/2] (1.23ns)   --->   "%OutPadConv0_load_1 = load i9 %OutPadConv0_addr_1" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 77 'load' 'OutPadConv0_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 324> <RAM>
ST_2 : Operation 78 [1/1] (0.79ns)   --->   "%add_ln21_2 = add i5 %p_cast, i5 2" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 78 'add' 'add_ln21_2' <Predicate = (!icmp_ln13)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i5 %add_ln21_2" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 79 'zext' 'zext_ln21_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%Weights_addr_3 = getelementptr i32 %Weights, i64 0, i64 %zext_ln21_3" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 80 'getelementptr' 'Weights_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (1.23ns)   --->   "%Weights_load_3 = load i14 %Weights_addr_3" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 81 'load' 'Weights_load_3' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 82 [1/1] (0.77ns)   --->   "%add_ln21_3 = add i9 %select_ln13, i9 2" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 82 'add' 'add_ln21_3' <Predicate = (!icmp_ln13)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i9 %add_ln21_3" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 83 'zext' 'zext_ln21_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%OutPadConv0_addr_2 = getelementptr i32 %OutPadConv0, i64 0, i64 %zext_ln21_4" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 84 'getelementptr' 'OutPadConv0_addr_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (1.23ns)   --->   "%OutPadConv0_load_2 = load i9 %OutPadConv0_addr_2" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 85 'load' 'OutPadConv0_load_2' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 324> <RAM>
ST_2 : Operation 86 [1/1] (0.79ns)   --->   "%add_ln21_4 = add i5 %p_cast, i5 3" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 86 'add' 'add_ln21_4' <Predicate = (!icmp_ln13)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i5 %add_ln21_4" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 87 'zext' 'zext_ln21_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%Weights_addr_4 = getelementptr i32 %Weights, i64 0, i64 %zext_ln21_5" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 88 'getelementptr' 'Weights_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (1.23ns)   --->   "%Weights_load_4 = load i14 %Weights_addr_4" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 89 'load' 'Weights_load_4' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 90 [1/1] (0.77ns)   --->   "%add_ln21_5 = add i9 %select_ln13, i9 3" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 90 'add' 'add_ln21_5' <Predicate = (!icmp_ln13)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i9 %add_ln21_5" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 91 'zext' 'zext_ln21_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%OutPadConv0_addr_3 = getelementptr i32 %OutPadConv0, i64 0, i64 %zext_ln21_6" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 92 'getelementptr' 'OutPadConv0_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (1.23ns)   --->   "%OutPadConv0_load_3 = load i9 %OutPadConv0_addr_3" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 93 'load' 'OutPadConv0_load_3' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 324> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %Weights_load_1" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 94 'bitcast' 'bitcast_ln21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 95 [3/3] (7.01ns)   --->   "%mul21_i = fmul i32 %bitcast_ln21, i32 %OutPadConv0_load" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 95 'fmul' 'mul21_i' <Predicate = (!icmp_ln13)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i32 %Weights_load_2" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 96 'bitcast' 'bitcast_ln21_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 97 [3/3] (7.01ns)   --->   "%mul21_i_1 = fmul i32 %bitcast_ln21_1, i32 %OutPadConv0_load_1" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 97 'fmul' 'mul21_i_1' <Predicate = (!icmp_ln13)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/2] (1.23ns)   --->   "%Weights_load_3 = load i14 %Weights_addr_3" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 98 'load' 'Weights_load_3' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 99 [1/2] (1.23ns)   --->   "%OutPadConv0_load_2 = load i9 %OutPadConv0_addr_2" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 99 'load' 'OutPadConv0_load_2' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 324> <RAM>
ST_3 : Operation 100 [1/2] (1.23ns)   --->   "%Weights_load_4 = load i14 %Weights_addr_4" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 100 'load' 'Weights_load_4' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 101 [1/2] (1.23ns)   --->   "%OutPadConv0_load_3 = load i9 %OutPadConv0_addr_3" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 101 'load' 'OutPadConv0_load_3' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 324> <RAM>
ST_3 : Operation 102 [1/1] (0.79ns)   --->   "%add_ln21_6 = add i5 %p_cast, i5 4" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 102 'add' 'add_ln21_6' <Predicate = (!icmp_ln13)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i5 %add_ln21_6" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 103 'zext' 'zext_ln21_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%Weights_addr_5 = getelementptr i32 %Weights, i64 0, i64 %zext_ln21_7" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 104 'getelementptr' 'Weights_addr_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (1.23ns)   --->   "%Weights_load_5 = load i14 %Weights_addr_5" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 105 'load' 'Weights_load_5' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 106 [1/1] (0.77ns)   --->   "%add_ln21_7 = add i9 %select_ln13, i9 4" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 106 'add' 'add_ln21_7' <Predicate = (!icmp_ln13)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i9 %add_ln21_7" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 107 'zext' 'zext_ln21_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%OutPadConv0_addr_4 = getelementptr i32 %OutPadConv0, i64 0, i64 %zext_ln21_8" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 108 'getelementptr' 'OutPadConv0_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 109 [2/2] (1.23ns)   --->   "%OutPadConv0_load_4 = load i9 %OutPadConv0_addr_4" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 109 'load' 'OutPadConv0_load_4' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 324> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 110 [2/3] (7.01ns)   --->   "%mul21_i = fmul i32 %bitcast_ln21, i32 %OutPadConv0_load" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 110 'fmul' 'mul21_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [2/3] (7.01ns)   --->   "%mul21_i_1 = fmul i32 %bitcast_ln21_1, i32 %OutPadConv0_load_1" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 111 'fmul' 'mul21_i_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln21_2 = bitcast i32 %Weights_load_3" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 112 'bitcast' 'bitcast_ln21_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [3/3] (7.01ns)   --->   "%mul21_i_2 = fmul i32 %bitcast_ln21_2, i32 %OutPadConv0_load_2" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 113 'fmul' 'mul21_i_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln21_3 = bitcast i32 %Weights_load_4" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 114 'bitcast' 'bitcast_ln21_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [3/3] (7.01ns)   --->   "%mul21_i_3 = fmul i32 %bitcast_ln21_3, i32 %OutPadConv0_load_3" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 115 'fmul' 'mul21_i_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/2] (1.23ns)   --->   "%Weights_load_5 = load i14 %Weights_addr_5" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 116 'load' 'Weights_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 117 [1/2] (1.23ns)   --->   "%OutPadConv0_load_4 = load i9 %OutPadConv0_addr_4" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 117 'load' 'OutPadConv0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 324> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 118 [1/3] (7.01ns)   --->   "%mul21_i = fmul i32 %bitcast_ln21, i32 %OutPadConv0_load" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 118 'fmul' 'mul21_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/3] (7.01ns)   --->   "%mul21_i_1 = fmul i32 %bitcast_ln21_1, i32 %OutPadConv0_load_1" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 119 'fmul' 'mul21_i_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [2/3] (7.01ns)   --->   "%mul21_i_2 = fmul i32 %bitcast_ln21_2, i32 %OutPadConv0_load_2" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 120 'fmul' 'mul21_i_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [2/3] (7.01ns)   --->   "%mul21_i_3 = fmul i32 %bitcast_ln21_3, i32 %OutPadConv0_load_3" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 121 'fmul' 'mul21_i_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln21_4 = bitcast i32 %Weights_load_5" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 122 'bitcast' 'bitcast_ln21_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [3/3] (7.01ns)   --->   "%mul21_i_4 = fmul i32 %bitcast_ln21_4, i32 %OutPadConv0_load_4" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 123 'fmul' 'mul21_i_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 124 [4/4] (6.43ns)   --->   "%s = fadd i32 %mul21_i, i32 0" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 124 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/3] (7.01ns)   --->   "%mul21_i_2 = fmul i32 %bitcast_ln21_2, i32 %OutPadConv0_load_2" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 125 'fmul' 'mul21_i_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/3] (7.01ns)   --->   "%mul21_i_3 = fmul i32 %bitcast_ln21_3, i32 %OutPadConv0_load_3" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 126 'fmul' 'mul21_i_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [2/3] (7.01ns)   --->   "%mul21_i_4 = fmul i32 %bitcast_ln21_4, i32 %OutPadConv0_load_4" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 127 'fmul' 'mul21_i_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 128 [3/4] (6.43ns)   --->   "%s = fadd i32 %mul21_i, i32 0" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 128 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/3] (7.01ns)   --->   "%mul21_i_4 = fmul i32 %bitcast_ln21_4, i32 %OutPadConv0_load_4" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 129 'fmul' 'mul21_i_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 130 [2/4] (6.43ns)   --->   "%s = fadd i32 %mul21_i, i32 0" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 130 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 131 [1/4] (6.43ns)   --->   "%s = fadd i32 %mul21_i, i32 0" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 131 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 132 [4/4] (6.43ns)   --->   "%s_1 = fadd i32 %s, i32 %mul21_i_1" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 132 'fadd' 's_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 133 [3/4] (6.43ns)   --->   "%s_1 = fadd i32 %s, i32 %mul21_i_1" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 133 'fadd' 's_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 134 [2/4] (6.43ns)   --->   "%s_1 = fadd i32 %s, i32 %mul21_i_1" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 134 'fadd' 's_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 135 [1/4] (6.43ns)   --->   "%s_1 = fadd i32 %s, i32 %mul21_i_1" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 135 'fadd' 's_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 136 [4/4] (6.43ns)   --->   "%s_2 = fadd i32 %s_1, i32 %mul21_i_2" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 136 'fadd' 's_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 137 [3/4] (6.43ns)   --->   "%s_2 = fadd i32 %s_1, i32 %mul21_i_2" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 137 'fadd' 's_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 138 [2/4] (6.43ns)   --->   "%s_2 = fadd i32 %s_1, i32 %mul21_i_2" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 138 'fadd' 's_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 139 [1/4] (6.43ns)   --->   "%s_2 = fadd i32 %s_1, i32 %mul21_i_2" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 139 'fadd' 's_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 140 [4/4] (6.43ns)   --->   "%s_3 = fadd i32 %s_2, i32 %mul21_i_3" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 140 'fadd' 's_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 141 [3/4] (6.43ns)   --->   "%s_3 = fadd i32 %s_2, i32 %mul21_i_3" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 141 'fadd' 's_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 142 [2/4] (6.43ns)   --->   "%s_3 = fadd i32 %s_2, i32 %mul21_i_3" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 142 'fadd' 's_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 143 [1/4] (6.43ns)   --->   "%s_3 = fadd i32 %s_2, i32 %mul21_i_3" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 143 'fadd' 's_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 144 [4/4] (6.43ns)   --->   "%s_4 = fadd i32 %s_3, i32 %mul21_i_4" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 144 'fadd' 's_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 145 [3/4] (6.43ns)   --->   "%s_4 = fadd i32 %s_3, i32 %mul21_i_4" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 145 'fadd' 's_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i3 %select_ln13_1" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 146 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 147 [1/1] (0.78ns)   --->   "%arrayidx3_sum = add i5 %zext_ln13, i5 20" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 147 'add' 'arrayidx3_sum' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 148 [1/1] (0.00ns)   --->   "%arrayidx3_sum_cast = zext i5 %arrayidx3_sum" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 148 'zext' 'arrayidx3_sum_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i32 %Weights, i64 0, i64 %arrayidx3_sum_cast" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 149 'getelementptr' 'Weights_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 150 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 150 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_24 : Operation 151 [2/4] (6.43ns)   --->   "%s_4 = fadd i32 %s_3, i32 %mul21_i_4" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 151 'fadd' 's_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 152 [1/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 152 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_25 : Operation 153 [1/4] (6.43ns)   --->   "%s_4 = fadd i32 %s_3, i32 %mul21_i_4" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 153 'fadd' 's_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%empty_155 = bitcast i32 %Weights_load" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 154 'bitcast' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 155 [4/4] (6.43ns)   --->   "%add28_i = fadd i32 %s_4, i32 %empty_155" [Conv.cpp:23->CNN.cpp:30]   --->   Operation 155 'fadd' 'add28_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 156 [3/4] (6.43ns)   --->   "%add28_i = fadd i32 %s_4, i32 %empty_155" [Conv.cpp:23->CNN.cpp:30]   --->   Operation 156 'fadd' 'add28_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 157 [2/4] (6.43ns)   --->   "%add28_i = fadd i32 %s_4, i32 %empty_155" [Conv.cpp:23->CNN.cpp:30]   --->   Operation 157 'fadd' 'add28_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 183 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 183 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 158 [1/4] (6.43ns)   --->   "%add28_i = fadd i32 %s_4, i32 %empty_155" [Conv.cpp:23->CNN.cpp:30]   --->   Operation 158 'fadd' 'add28_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.78>
ST_30 : Operation 159 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %add28_i, i32 0" [Conv.cpp:23->CNN.cpp:30]   --->   Operation 159 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.46>
ST_31 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_13_1_loop_for_ap_0_str"   --->   Operation 160 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 161 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 161 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 162 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %empty, i8 0" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 162 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 163 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %p_shl" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 163 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 164 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %empty, i6 0" [Conv.cpp:13->CNN.cpp:30]   --->   Operation 164 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i8 %p_shl1" [Conv.cpp:21->CNN.cpp:30]   --->   Operation 165 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:15->CNN.cpp:30]   --->   Operation 166 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %add28_i" [Conv.cpp:23->CNN.cpp:30]   --->   Operation 167 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln23, i32 23, i32 30" [Conv.cpp:23->CNN.cpp:30]   --->   Operation 168 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %bitcast_ln23" [Conv.cpp:23->CNN.cpp:30]   --->   Operation 169 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 170 [1/1] (0.76ns)   --->   "%icmp_ln23 = icmp_ne  i8 %tmp_1, i8 255" [Conv.cpp:23->CNN.cpp:30]   --->   Operation 170 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 171 [1/1] (0.92ns)   --->   "%icmp_ln23_1 = icmp_eq  i23 %trunc_ln23, i23 0" [Conv.cpp:23->CNN.cpp:30]   --->   Operation 171 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln23)   --->   "%or_ln23 = or i1 %icmp_ln23_1, i1 %icmp_ln23" [Conv.cpp:23->CNN.cpp:30]   --->   Operation 172 'or' 'or_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 173 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %add28_i, i32 0" [Conv.cpp:23->CNN.cpp:30]   --->   Operation 173 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln23)   --->   "%and_ln23 = and i1 %or_ln23, i1 %tmp_2" [Conv.cpp:23->CNN.cpp:30]   --->   Operation 174 'and' 'and_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 175 [1/1] (0.77ns)   --->   "%add_ln23_1 = add i9 %zext_ln21, i9 %select_ln13" [Conv.cpp:23->CNN.cpp:30]   --->   Operation 175 'add' 'add_ln23_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i9 %add_ln23_1" [Conv.cpp:23->CNN.cpp:30]   --->   Operation 176 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 177 [1/1] (0.78ns)   --->   "%add_ln23 = add i11 %zext_ln23, i11 %p_shl_cast" [Conv.cpp:23->CNN.cpp:30]   --->   Operation 177 'add' 'add_ln23' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i11 %add_ln23" [Conv.cpp:23->CNN.cpp:30]   --->   Operation 178 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 179 [1/1] (0.00ns)   --->   "%OutConv0_addr = getelementptr i32 %OutConv0, i64 0, i64 %zext_ln23_1" [Conv.cpp:23->CNN.cpp:30]   --->   Operation 179 'getelementptr' 'OutConv0_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 180 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln23 = select i1 %and_ln23, i32 0, i32 %add28_i" [Conv.cpp:23->CNN.cpp:30]   --->   Operation 180 'select' 'select_ln23' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 181 [1/1] (1.23ns)   --->   "%store_ln23 = store i32 %select_ln23, i11 %OutConv0_addr" [Conv.cpp:23->CNN.cpp:30]   --->   Operation 181 'store' 'store_ln23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_31 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln15 = br void %loop_for_fc_0.i" [Conv.cpp:15->CNN.cpp:30]   --->   Operation 182 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.242ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln15', Conv.cpp:15->CNN.cpp:30) of constant 0 on local variable 'y', Conv.cpp:15->CNN.cpp:30 [10]  (0.427 ns)
	'load' operation 9 bit ('y_load', Conv.cpp:15->CNN.cpp:30) on local variable 'y', Conv.cpp:15->CNN.cpp:30 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln15', Conv.cpp:15->CNN.cpp:30) [22]  (0.776 ns)
	'select' operation 3 bit ('select_ln13_1', Conv.cpp:13->CNN.cpp:30) [25]  (0.208 ns)
	'add' operation 4 bit ('empty_154', Conv.cpp:13->CNN.cpp:30) [30]  (0.797 ns)
	'add' operation 5 bit ('add_ln21', Conv.cpp:21->CNN.cpp:30) [51]  (0.797 ns)
	'getelementptr' operation 14 bit ('Weights_addr_2', Conv.cpp:21->CNN.cpp:30) [53]  (0.000 ns)
	'load' operation 32 bit ('Weights_load_2', Conv.cpp:21->CNN.cpp:30) on array 'Weights' [54]  (1.237 ns)

 <State 2>: 2.034ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln21_2', Conv.cpp:21->CNN.cpp:30) [62]  (0.797 ns)
	'getelementptr' operation 14 bit ('Weights_addr_3', Conv.cpp:21->CNN.cpp:30) [64]  (0.000 ns)
	'load' operation 32 bit ('Weights_load_3', Conv.cpp:21->CNN.cpp:30) on array 'Weights' [65]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i', Conv.cpp:21->CNN.cpp:30) [49]  (7.016 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i', Conv.cpp:21->CNN.cpp:30) [49]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i', Conv.cpp:21->CNN.cpp:30) [49]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i_2', Conv.cpp:21->CNN.cpp:30) [71]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i_4', Conv.cpp:21->CNN.cpp:30) [93]  (7.016 ns)

 <State 8>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:21->CNN.cpp:30) [50]  (6.437 ns)

 <State 9>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:21->CNN.cpp:30) [50]  (6.437 ns)

 <State 10>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:21->CNN.cpp:30) [61]  (6.437 ns)

 <State 11>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:21->CNN.cpp:30) [61]  (6.437 ns)

 <State 12>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:21->CNN.cpp:30) [61]  (6.437 ns)

 <State 13>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:21->CNN.cpp:30) [61]  (6.437 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:21->CNN.cpp:30) [72]  (6.437 ns)

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:21->CNN.cpp:30) [72]  (6.437 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:21->CNN.cpp:30) [72]  (6.437 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:21->CNN.cpp:30) [72]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:21->CNN.cpp:30) [83]  (6.437 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:21->CNN.cpp:30) [83]  (6.437 ns)

 <State 20>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:21->CNN.cpp:30) [83]  (6.437 ns)

 <State 21>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:21->CNN.cpp:30) [83]  (6.437 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:21->CNN.cpp:30) [94]  (6.437 ns)

 <State 23>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:21->CNN.cpp:30) [94]  (6.437 ns)

 <State 24>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:21->CNN.cpp:30) [94]  (6.437 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:21->CNN.cpp:30) [94]  (6.437 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i', Conv.cpp:23->CNN.cpp:30) [95]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i', Conv.cpp:23->CNN.cpp:30) [95]  (6.437 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i', Conv.cpp:23->CNN.cpp:30) [95]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i', Conv.cpp:23->CNN.cpp:30) [95]  (6.437 ns)

 <State 30>: 2.782ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_2', Conv.cpp:23->CNN.cpp:30) [102]  (2.782 ns)

 <State 31>: 4.468ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_2', Conv.cpp:23->CNN.cpp:30) [102]  (2.782 ns)
	'and' operation 1 bit ('and_ln23', Conv.cpp:23->CNN.cpp:30) [103]  (0.000 ns)
	'select' operation 32 bit ('select_ln23', Conv.cpp:23->CNN.cpp:30) [109]  (0.449 ns)
	'store' operation 0 bit ('store_ln23', Conv.cpp:23->CNN.cpp:30) of variable 'select_ln23', Conv.cpp:23->CNN.cpp:30 on array 'OutConv0' [110]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
