Determining the location of the ModelSim executable...

Using: C:\altera\13.0sp1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Gekkonidae -c Gekkonidae --vector_source="C:/github/IC-Single-core/Waveform.vwf" --testbench_file="C:/github/IC-Single-core/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Jan 08 15:51:45 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Gekkonidae -c Gekkonidae --vector_source=C:/github/IC-Single-core/Waveform.vwf --testbench_file=C:/github/IC-Single-core/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/github/IC-Single-core/simulation/qsim/" Gekkonidae -c Gekkonidae

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Jan 08 15:51:45 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/github/IC-Single-core/simulation/qsim/ Gekkonidae -c Gekkonidae
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Gekkonidae.vo in folder "C:/github/IC-Single-core/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4728 megabytes
    Info: Processing ended: Wed Jan 08 15:51:46 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/github/IC-Single-core/simulation/qsim/Gekkonidae.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/altera/13.0sp1/modelsim_ase/win32aloem/vsim -c -do Gekkonidae.do

Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 

# 10.1d

# do Gekkonidae.do 

# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module main_decoder
# 
# Top level modules:
# 	main_decoder
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module main_decoder_vlg_vec_tst
# 
# Top level modules:
# 	main_decoder_vlg_vec_tst

# vsim -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver -c -t 1ps -novopt work.test_vlg_vec_tst 

# Loading work.test_vlg_vec_tst
# Loading work.test
# after#18
# ** Note: $finish    : Waveform.vwf.vt(45)
#    Time: 1 us  Iteration: 0  Instance: /test_vlg_vec_tst

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/github/IC-Single-core/Waveform.vwf...

Reading C:/github/IC-Single-core/simulation/qsim/Gekkonidae.msim.vcd...

Processing channel transitions... 

Warning: alu_op[1] - signal not found in VCD.

Warning: alu_op[0] - signal not found in VCD.

Warning: control_word[6] - signal not found in VCD.

Warning: control_word[5] - signal not found in VCD.

Warning: control_word[4] - signal not found in VCD.

Warning: control_word[3] - signal not found in VCD.

Warning: control_word[2] - signal not found in VCD.

Warning: control_word[1] - signal not found in VCD.

Warning: control_word[0] - signal not found in VCD.

Warning: opcode[6] - signal not found in VCD.

Warning: opcode[5] - signal not found in VCD.

Warning: opcode[4] - signal not found in VCD.

Warning: opcode[3] - signal not found in VCD.

Warning: opcode[2] - signal not found in VCD.

Warning: opcode[1] - signal not found in VCD.

Warning: opcode[0] - signal not found in VCD.

Writing the resulting VWF to C:/github/IC-Single-core/simulation/qsim/Gekkonidae_20250108155147.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.