<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mark6: src/extern/PF_RING-4.7.0/drivers/intel/igb/igb-3.0.22/src/e1000_82575.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Mark6</div>
   <div id="projectbrief">Mark6 VLBI data acquisition software.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_249616ead0532db7c581c28062f7a49e.html">src</a>      </li>
      <li class="navelem"><a class="el" href="dir_99a38eff05bc1388efa7bcbb456e2008.html">extern</a>      </li>
      <li class="navelem"><a class="el" href="dir_53c688ba8854e22dd560901b085b7a24.html">PF_RING-4.7.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_08abce4056e40422ca54188a7ad15713.html">drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_0aa32237f90cad5b43b1dfe5d6b3443b.html">intel</a>      </li>
      <li class="navelem"><a class="el" href="dir_3c2810a9602a6e1cace3517f89aee72b.html">igb</a>      </li>
      <li class="navelem"><a class="el" href="dir_7e6283e46a535da0a7c1aa2c5482db05.html">igb-3.0.22</a>      </li>
      <li class="navelem"><a class="el" href="dir_0c425da04c49dcf9213f9b26dcbb667f.html">src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">e1000_82575.h</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*******************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment"></span>
<a name="l00003"></a>00003 <span class="comment">  Intel(R) Gigabit Ethernet Linux driver</span>
<a name="l00004"></a>00004 <span class="comment">  Copyright(c) 2007-2010 Intel Corporation.</span>
<a name="l00005"></a>00005 <span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">  This program is free software; you can redistribute it and/or modify it</span>
<a name="l00007"></a>00007 <span class="comment">  under the terms and conditions of the GNU General Public License,</span>
<a name="l00008"></a>00008 <span class="comment">  version 2, as published by the Free Software Foundation.</span>
<a name="l00009"></a>00009 <span class="comment"></span>
<a name="l00010"></a>00010 <span class="comment">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<a name="l00011"></a>00011 <span class="comment">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<a name="l00012"></a>00012 <span class="comment">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<a name="l00013"></a>00013 <span class="comment">  more details.</span>
<a name="l00014"></a>00014 <span class="comment"></span>
<a name="l00015"></a>00015 <span class="comment">  You should have received a copy of the GNU General Public License along with</span>
<a name="l00016"></a>00016 <span class="comment">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<a name="l00017"></a>00017 <span class="comment">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">  The full GNU General Public License is included in this distribution in</span>
<a name="l00020"></a>00020 <span class="comment">  the file called &quot;COPYING&quot;.</span>
<a name="l00021"></a>00021 <span class="comment"></span>
<a name="l00022"></a>00022 <span class="comment">  Contact Information:</span>
<a name="l00023"></a>00023 <span class="comment">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<a name="l00024"></a>00024 <span class="comment">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>
<a name="l00025"></a>00025 <span class="comment"></span>
<a name="l00026"></a>00026 <span class="comment">*******************************************************************************/</span>
<a name="l00027"></a>00027 
<a name="l00028"></a>00028 <span class="preprocessor">#ifndef _E1000_82575_H_</span>
<a name="l00029"></a>00029 <span class="preprocessor"></span><span class="preprocessor">#define _E1000_82575_H_</span>
<a name="l00030"></a>00030 <span class="preprocessor"></span>
<a name="l00031"></a>00031 <span class="preprocessor">#define ID_LED_DEFAULT_82575_SERDES ((ID_LED_DEF1_DEF2 &lt;&lt; 12) | \</span>
<a name="l00032"></a>00032 <span class="preprocessor">                                     (ID_LED_DEF1_DEF2 &lt;&lt;  8) | \</span>
<a name="l00033"></a>00033 <span class="preprocessor">                                     (ID_LED_DEF1_DEF2 &lt;&lt;  4) | \</span>
<a name="l00034"></a>00034 <span class="preprocessor">                                     (ID_LED_OFF1_ON2))</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00036"></a>00036 <span class="comment"> * Receive Address Register Count</span>
<a name="l00037"></a>00037 <span class="comment"> * Number of high/low register pairs in the RAR.  The RAR (Receive Address</span>
<a name="l00038"></a>00038 <span class="comment"> * Registers) holds the directed and multicast addresses that we monitor.</span>
<a name="l00039"></a>00039 <span class="comment"> * These entries are also used for MAC-based filtering.</span>
<a name="l00040"></a>00040 <span class="comment"> */</span>
<a name="l00041"></a>00041 <span class="comment">/*</span>
<a name="l00042"></a>00042 <span class="comment"> * For 82576, there are an additional set of RARs that begin at an offset</span>
<a name="l00043"></a>00043 <span class="comment"> * separate from the first set of RARs.</span>
<a name="l00044"></a>00044 <span class="comment"> */</span>
<a name="l00045"></a>00045 <span class="preprocessor">#define E1000_RAR_ENTRIES_82575        16</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RAR_ENTRIES_82576        24</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RAR_ENTRIES_82580        24</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RAR_ENTRIES_I350         32</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define E1000_SW_SYNCH_MB              0x00000100</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">#define E1000_STAT_DEV_RST_SET         0x00100000</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_DEV_RST             0x20000000</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span>
<a name="l00053"></a><a class="code" href="structe1000__adv__data__desc.html">00053</a> <span class="keyword">struct </span><a class="code" href="structe1000__adv__data__desc.html">e1000_adv_data_desc</a> {
<a name="l00054"></a>00054     __le64 buffer_addr;    <span class="comment">/* Address of the descriptor&#39;s data buffer */</span>
<a name="l00055"></a>00055     <span class="keyword">union </span>{
<a name="l00056"></a>00056         u32 data;
<a name="l00057"></a>00057         <span class="keyword">struct </span>{
<a name="l00058"></a>00058             u32 datalen :16; <span class="comment">/* Data buffer length */</span>
<a name="l00059"></a>00059             u32 rsvd    :4;
<a name="l00060"></a>00060             u32 dtyp    :4;  <span class="comment">/* Descriptor type */</span>
<a name="l00061"></a>00061             u32 dcmd    :8;  <span class="comment">/* Descriptor command */</span>
<a name="l00062"></a>00062         } config;
<a name="l00063"></a>00063     } lower;
<a name="l00064"></a>00064     <span class="keyword">union </span>{
<a name="l00065"></a>00065         u32 data;
<a name="l00066"></a>00066         <span class="keyword">struct </span>{
<a name="l00067"></a>00067             u32 status  :4;  <span class="comment">/* Descriptor status */</span>
<a name="l00068"></a>00068             u32 idx     :4;
<a name="l00069"></a>00069             u32 popts   :6;  <span class="comment">/* Packet Options */</span>
<a name="l00070"></a>00070             u32 paylen  :18; <span class="comment">/* Payload length */</span>
<a name="l00071"></a>00071         } options;
<a name="l00072"></a>00072     } upper;
<a name="l00073"></a>00073 };
<a name="l00074"></a>00074 
<a name="l00075"></a>00075 <span class="preprocessor">#define E1000_TXD_DTYP_ADV_C    0x2  </span><span class="comment">/* Advanced Context Descriptor */</span>
<a name="l00076"></a>00076 <span class="preprocessor">#define E1000_TXD_DTYP_ADV_D    0x3  </span><span class="comment">/* Advanced Data Descriptor */</span>
<a name="l00077"></a>00077 <span class="preprocessor">#define E1000_ADV_TXD_CMD_DEXT  0x20 </span><span class="comment">/* Descriptor extension (0 = legacy) */</span>
<a name="l00078"></a>00078 <span class="preprocessor">#define E1000_ADV_TUCMD_IPV4    0x2  </span><span class="comment">/* IP Packet Type: 1=IPv4 */</span>
<a name="l00079"></a>00079 <span class="preprocessor">#define E1000_ADV_TUCMD_IPV6    0x0  </span><span class="comment">/* IP Packet Type: 0=IPv6 */</span>
<a name="l00080"></a>00080 <span class="preprocessor">#define E1000_ADV_TUCMD_L4T_UDP 0x0  </span><span class="comment">/* L4 Packet TYPE of UDP */</span>
<a name="l00081"></a>00081 <span class="preprocessor">#define E1000_ADV_TUCMD_L4T_TCP 0x4  </span><span class="comment">/* L4 Packet TYPE of TCP */</span>
<a name="l00082"></a>00082 <span class="preprocessor">#define E1000_ADV_TUCMD_MKRREQ  0x10 </span><span class="comment">/* Indicates markers are required */</span>
<a name="l00083"></a>00083 <span class="preprocessor">#define E1000_ADV_DCMD_EOP      0x1  </span><span class="comment">/* End of Packet */</span>
<a name="l00084"></a>00084 <span class="preprocessor">#define E1000_ADV_DCMD_IFCS     0x2  </span><span class="comment">/* Insert FCS (Ethernet CRC) */</span>
<a name="l00085"></a>00085 <span class="preprocessor">#define E1000_ADV_DCMD_RS       0x8  </span><span class="comment">/* Report Status */</span>
<a name="l00086"></a>00086 <span class="preprocessor">#define E1000_ADV_DCMD_VLE      0x40 </span><span class="comment">/* Add VLAN tag */</span>
<a name="l00087"></a>00087 <span class="preprocessor">#define E1000_ADV_DCMD_TSE      0x80 </span><span class="comment">/* TCP Seg enable */</span>
<a name="l00088"></a>00088 <span class="comment">/* Extended Device Control */</span>
<a name="l00089"></a>00089 <span class="preprocessor">#define E1000_CTRL_EXT_NSICR    0x00000001 </span><span class="comment">/* Disable Intr Clear all on read */</span>
<a name="l00090"></a>00090 
<a name="l00091"></a><a class="code" href="structe1000__adv__context__desc.html">00091</a> <span class="keyword">struct </span><a class="code" href="structe1000__adv__context__desc.html">e1000_adv_context_desc</a> {
<a name="l00092"></a>00092     <span class="keyword">union </span>{
<a name="l00093"></a>00093         u32 ip_config;
<a name="l00094"></a>00094         <span class="keyword">struct </span>{
<a name="l00095"></a>00095             u32 iplen    :9;
<a name="l00096"></a>00096             u32 maclen   :7;
<a name="l00097"></a>00097             u32 <a class="code" href="structvlan__tag.html">vlan_tag</a> :16;
<a name="l00098"></a>00098         } fields;
<a name="l00099"></a>00099     } ip_setup;
<a name="l00100"></a>00100     u32 seq_num;
<a name="l00101"></a>00101     <span class="keyword">union </span>{
<a name="l00102"></a>00102         u64 l4_config;
<a name="l00103"></a>00103         <span class="keyword">struct </span>{
<a name="l00104"></a>00104             u32 mkrloc :9;
<a name="l00105"></a>00105             u32 tucmd  :11;
<a name="l00106"></a>00106             u32 dtyp   :4;
<a name="l00107"></a>00107             u32 adv    :8;
<a name="l00108"></a>00108             u32 rsvd   :4;
<a name="l00109"></a>00109             u32 idx    :4;
<a name="l00110"></a>00110             u32 l4len  :8;
<a name="l00111"></a>00111             u32 mss    :16;
<a name="l00112"></a>00112         } fields;
<a name="l00113"></a>00113     } l4_setup;
<a name="l00114"></a>00114 };
<a name="l00115"></a>00115 
<a name="l00116"></a>00116 <span class="comment">/* SRRCTL bit definitions */</span>
<a name="l00117"></a>00117 <span class="preprocessor">#define E1000_SRRCTL_BSIZEPKT_SHIFT                     10 </span><span class="comment">/* Shift _right_ */</span>
<a name="l00118"></a>00118 <span class="preprocessor">#define E1000_SRRCTL_BSIZEHDRSIZE_MASK                  0x00000F00</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define E1000_SRRCTL_BSIZEHDRSIZE_SHIFT                 2  </span><span class="comment">/* Shift _left_ */</span>
<a name="l00120"></a>00120 <span class="preprocessor">#define E1000_SRRCTL_DESCTYPE_LEGACY                    0x00000000</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#define E1000_SRRCTL_DESCTYPE_ADV_ONEBUF                0x02000000</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define E1000_SRRCTL_DESCTYPE_HDR_SPLIT                 0x04000000</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define E1000_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS          0x0A000000</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define E1000_SRRCTL_DESCTYPE_HDR_REPLICATION           0x06000000</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define E1000_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT 0x08000000</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define E1000_SRRCTL_DESCTYPE_MASK                      0x0E000000</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#define E1000_SRRCTL_TIMESTAMP                          0x40000000</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">#define E1000_SRRCTL_DROP_EN                            0x80000000</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span>
<a name="l00130"></a>00130 <span class="preprocessor">#define E1000_SRRCTL_BSIZEPKT_MASK      0x0000007F</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#define E1000_SRRCTL_BSIZEHDR_MASK      0x00003F00</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span>
<a name="l00133"></a>00133 <span class="preprocessor">#define E1000_TX_HEAD_WB_ENABLE   0x1</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define E1000_TX_SEQNUM_WB_ENABLE 0x2</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span>
<a name="l00136"></a>00136 <span class="preprocessor">#define E1000_MRQC_ENABLE_RSS_4Q            0x00000002</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MRQC_ENABLE_VMDQ              0x00000003</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MRQC_ENABLE_VMDQ_RSS_2Q       0x00000005</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV4_UDP       0x00400000</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV6_UDP       0x00800000</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV6_UDP_EX    0x01000000</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MRQC_ENABLE_RSS_8Q            0x00000002</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00144"></a>00144 <span class="preprocessor">#define E1000_VMRCTL_MIRROR_PORT_SHIFT      8</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#define E1000_VMRCTL_MIRROR_DSTPORT_MASK    (7 &lt;&lt; E1000_VMRCTL_MIRROR_PORT_SHIFT)</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#define E1000_VMRCTL_POOL_MIRROR_ENABLE     (1 &lt;&lt; 0)</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#define E1000_VMRCTL_UPLINK_MIRROR_ENABLE   (1 &lt;&lt; 1)</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">#define E1000_VMRCTL_DOWNLINK_MIRROR_ENABLE (1 &lt;&lt; 2)</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span>
<a name="l00150"></a>00150 <span class="preprocessor">#define E1000_EICR_TX_QUEUE ( \</span>
<a name="l00151"></a>00151 <span class="preprocessor">    E1000_EICR_TX_QUEUE0 |    \</span>
<a name="l00152"></a>00152 <span class="preprocessor">    E1000_EICR_TX_QUEUE1 |    \</span>
<a name="l00153"></a>00153 <span class="preprocessor">    E1000_EICR_TX_QUEUE2 |    \</span>
<a name="l00154"></a>00154 <span class="preprocessor">    E1000_EICR_TX_QUEUE3)</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span>
<a name="l00156"></a>00156 <span class="preprocessor">#define E1000_EICR_RX_QUEUE ( \</span>
<a name="l00157"></a>00157 <span class="preprocessor">    E1000_EICR_RX_QUEUE0 |    \</span>
<a name="l00158"></a>00158 <span class="preprocessor">    E1000_EICR_RX_QUEUE1 |    \</span>
<a name="l00159"></a>00159 <span class="preprocessor">    E1000_EICR_RX_QUEUE2 |    \</span>
<a name="l00160"></a>00160 <span class="preprocessor">    E1000_EICR_RX_QUEUE3)</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span>
<a name="l00162"></a>00162 <span class="preprocessor">#define E1000_EIMS_RX_QUEUE E1000_EICR_RX_QUEUE</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#define E1000_EIMS_TX_QUEUE E1000_EICR_TX_QUEUE</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span>
<a name="l00165"></a>00165 <span class="preprocessor">#define EIMS_ENABLE_MASK ( \</span>
<a name="l00166"></a>00166 <span class="preprocessor">    E1000_EIMS_RX_QUEUE  | \</span>
<a name="l00167"></a>00167 <span class="preprocessor">    E1000_EIMS_TX_QUEUE  | \</span>
<a name="l00168"></a>00168 <span class="preprocessor">    E1000_EIMS_TCP_TIMER | \</span>
<a name="l00169"></a>00169 <span class="preprocessor">    E1000_EIMS_OTHER)</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span>
<a name="l00171"></a>00171 <span class="comment">/* Immediate Interrupt Rx (A.K.A. Low Latency Interrupt) */</span>
<a name="l00172"></a>00172 <span class="preprocessor">#define E1000_IMIR_PORT_IM_EN     0x00010000  </span><span class="comment">/* TCP port enable */</span>
<a name="l00173"></a>00173 <span class="preprocessor">#define E1000_IMIR_PORT_BP        0x00020000  </span><span class="comment">/* TCP port check bypass */</span>
<a name="l00174"></a>00174 <span class="preprocessor">#define E1000_IMIREXT_SIZE_BP     0x00001000  </span><span class="comment">/* Packet size bypass */</span>
<a name="l00175"></a>00175 <span class="preprocessor">#define E1000_IMIREXT_CTRL_URG    0x00002000  </span><span class="comment">/* Check URG bit in header */</span>
<a name="l00176"></a>00176 <span class="preprocessor">#define E1000_IMIREXT_CTRL_ACK    0x00004000  </span><span class="comment">/* Check ACK bit in header */</span>
<a name="l00177"></a>00177 <span class="preprocessor">#define E1000_IMIREXT_CTRL_PSH    0x00008000  </span><span class="comment">/* Check PSH bit in header */</span>
<a name="l00178"></a>00178 <span class="preprocessor">#define E1000_IMIREXT_CTRL_RST    0x00010000  </span><span class="comment">/* Check RST bit in header */</span>
<a name="l00179"></a>00179 <span class="preprocessor">#define E1000_IMIREXT_CTRL_SYN    0x00020000  </span><span class="comment">/* Check SYN bit in header */</span>
<a name="l00180"></a>00180 <span class="preprocessor">#define E1000_IMIREXT_CTRL_FIN    0x00040000  </span><span class="comment">/* Check FIN bit in header */</span>
<a name="l00181"></a>00181 <span class="preprocessor">#define E1000_IMIREXT_CTRL_BP     0x00080000  </span><span class="comment">/* Bypass check of ctrl bits */</span>
<a name="l00182"></a>00182 
<a name="l00183"></a>00183 <span class="comment">/* Receive Descriptor - Advanced */</span>
<a name="l00184"></a><a class="code" href="unione1000__adv__rx__desc.html">00184</a> <span class="keyword">union </span><a class="code" href="unione1000__adv__rx__desc.html">e1000_adv_rx_desc</a> {
<a name="l00185"></a>00185     <span class="keyword">struct </span>{
<a name="l00186"></a>00186         __le64 pkt_addr;             <span class="comment">/* Packet buffer address */</span>
<a name="l00187"></a>00187         __le64 hdr_addr;             <span class="comment">/* Header buffer address */</span>
<a name="l00188"></a>00188     } read;
<a name="l00189"></a>00189     <span class="keyword">struct </span>{
<a name="l00190"></a>00190         <span class="keyword">struct </span>{
<a name="l00191"></a>00191             <span class="keyword">union </span>{
<a name="l00192"></a>00192                 __le32 data;
<a name="l00193"></a>00193                 <span class="keyword">struct </span>{
<a name="l00194"></a>00194                     __le16 pkt_info; <span class="comment">/*RSS type, Pkt type*/</span>
<a name="l00195"></a>00195                     <span class="comment">/* Split Header, header buffer len */</span>
<a name="l00196"></a>00196                     __le16 hdr_info;
<a name="l00197"></a>00197                 } hs_rss;
<a name="l00198"></a>00198             } lo_dword;
<a name="l00199"></a>00199             <span class="keyword">union </span>{
<a name="l00200"></a>00200                 __le32 rss;          <span class="comment">/* RSS Hash */</span>
<a name="l00201"></a>00201                 <span class="keyword">struct </span>{
<a name="l00202"></a>00202                     __le16 ip_id;    <span class="comment">/* IP id */</span>
<a name="l00203"></a>00203                     __le16 csum;     <span class="comment">/* Packet Checksum */</span>
<a name="l00204"></a>00204                 } csum_ip;
<a name="l00205"></a>00205             } hi_dword;
<a name="l00206"></a>00206         } lower;
<a name="l00207"></a>00207         <span class="keyword">struct </span>{
<a name="l00208"></a>00208             __le32 status_error;     <span class="comment">/* ext status/error */</span>
<a name="l00209"></a>00209             __le16 length;           <span class="comment">/* Packet length */</span>
<a name="l00210"></a>00210             __le16 vlan;             <span class="comment">/* VLAN tag */</span>
<a name="l00211"></a>00211         } upper;
<a name="l00212"></a>00212     } wb;  <span class="comment">/* writeback */</span>
<a name="l00213"></a>00213 };
<a name="l00214"></a>00214 
<a name="l00215"></a>00215 <span class="preprocessor">#define E1000_RXDADV_RSSTYPE_MASK        0x0000000F</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_RSSTYPE_SHIFT       12</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_HDRBUFLEN_MASK      0x7FE0</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_HDRBUFLEN_SHIFT     5</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_SPLITHEADER_EN      0x00001000</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_SPH                 0x8000</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_STAT_TS             0x10000 </span><span class="comment">/* Pkt was time stamped */</span>
<a name="l00222"></a>00222 <span class="preprocessor">#define E1000_RXDADV_STAT_TSIP           0x08000 </span><span class="comment">/* timestamp in packet */</span>
<a name="l00223"></a>00223 <span class="preprocessor">#define E1000_RXDADV_ERR_HBO             0x00800000</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span>
<a name="l00225"></a>00225 <span class="comment">/* RSS Hash results */</span>
<a name="l00226"></a>00226 <span class="preprocessor">#define E1000_RXDADV_RSSTYPE_NONE        0x00000000</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_RSSTYPE_IPV4_TCP    0x00000001</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_RSSTYPE_IPV4        0x00000002</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_RSSTYPE_IPV6_TCP    0x00000003</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_RSSTYPE_IPV6_EX     0x00000004</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_RSSTYPE_IPV6        0x00000005</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_RSSTYPE_IPV6_TCP_EX 0x00000006</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_RSSTYPE_IPV4_UDP    0x00000007</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_RSSTYPE_IPV6_UDP    0x00000008</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_RSSTYPE_IPV6_UDP_EX 0x00000009</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span>
<a name="l00237"></a>00237 <span class="comment">/* RSS Packet Types as indicated in the receive descriptor */</span>
<a name="l00238"></a>00238 <span class="preprocessor">#define E1000_RXDADV_PKTTYPE_NONE        0x00000000</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_PKTTYPE_IPV4        0x00000010 </span><span class="comment">/* IPV4 hdr present */</span>
<a name="l00240"></a>00240 <span class="preprocessor">#define E1000_RXDADV_PKTTYPE_IPV4_EX     0x00000020 </span><span class="comment">/* IPV4 hdr + extensions */</span>
<a name="l00241"></a>00241 <span class="preprocessor">#define E1000_RXDADV_PKTTYPE_IPV6        0x00000040 </span><span class="comment">/* IPV6 hdr present */</span>
<a name="l00242"></a>00242 <span class="preprocessor">#define E1000_RXDADV_PKTTYPE_IPV6_EX     0x00000080 </span><span class="comment">/* IPV6 hdr + extensions */</span>
<a name="l00243"></a>00243 <span class="preprocessor">#define E1000_RXDADV_PKTTYPE_TCP         0x00000100 </span><span class="comment">/* TCP hdr present */</span>
<a name="l00244"></a>00244 <span class="preprocessor">#define E1000_RXDADV_PKTTYPE_UDP         0x00000200 </span><span class="comment">/* UDP hdr present */</span>
<a name="l00245"></a>00245 <span class="preprocessor">#define E1000_RXDADV_PKTTYPE_SCTP        0x00000400 </span><span class="comment">/* SCTP hdr present */</span>
<a name="l00246"></a>00246 <span class="preprocessor">#define E1000_RXDADV_PKTTYPE_NFS         0x00000800 </span><span class="comment">/* NFS hdr present */</span>
<a name="l00247"></a>00247 
<a name="l00248"></a>00248 <span class="preprocessor">#define E1000_RXDADV_PKTTYPE_IPSEC_ESP   0x00001000 </span><span class="comment">/* IPSec ESP */</span>
<a name="l00249"></a>00249 <span class="preprocessor">#define E1000_RXDADV_PKTTYPE_IPSEC_AH    0x00002000 </span><span class="comment">/* IPSec AH */</span>
<a name="l00250"></a>00250 <span class="preprocessor">#define E1000_RXDADV_PKTTYPE_LINKSEC     0x00004000 </span><span class="comment">/* LinkSec Encap */</span>
<a name="l00251"></a>00251 <span class="preprocessor">#define E1000_RXDADV_PKTTYPE_ETQF        0x00008000 </span><span class="comment">/* PKTTYPE is ETQF index */</span>
<a name="l00252"></a>00252 <span class="preprocessor">#define E1000_RXDADV_PKTTYPE_ETQF_MASK   0x00000070 </span><span class="comment">/* ETQF has 8 indices */</span>
<a name="l00253"></a>00253 <span class="preprocessor">#define E1000_RXDADV_PKTTYPE_ETQF_SHIFT  4          </span><span class="comment">/* Right-shift 4 bits */</span>
<a name="l00254"></a>00254 
<a name="l00255"></a>00255 <span class="comment">/* LinkSec results */</span>
<a name="l00256"></a>00256 <span class="comment">/* Security Processing bit Indication */</span>
<a name="l00257"></a>00257 <span class="preprocessor">#define E1000_RXDADV_LNKSEC_STATUS_SECP         0x00020000</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_LNKSEC_ERROR_BIT_MASK      0x18000000</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_LNKSEC_ERROR_NO_SA_MATCH   0x08000000</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_LNKSEC_ERROR_REPLAY_ERROR  0x10000000</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_LNKSEC_ERROR_BAD_SIG       0x18000000</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span>
<a name="l00263"></a>00263 <span class="preprocessor">#define E1000_RXDADV_IPSEC_STATUS_SECP          0x00020000</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_IPSEC_ERROR_BIT_MASK       0x18000000</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_IPSEC_ERROR_INVALID_PROTOCOL       0x08000000</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_IPSEC_ERROR_INVALID_LENGTH         0x10000000</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDADV_IPSEC_ERROR_AUTHENTICATION_FAILED  0x18000000</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span>
<a name="l00269"></a>00269 <span class="comment">/* Transmit Descriptor - Advanced */</span>
<a name="l00270"></a><a class="code" href="unione1000__adv__tx__desc.html">00270</a> <span class="keyword">union </span><a class="code" href="unione1000__adv__tx__desc.html">e1000_adv_tx_desc</a> {
<a name="l00271"></a>00271     <span class="keyword">struct </span>{
<a name="l00272"></a>00272         __le64 buffer_addr;    <span class="comment">/* Address of descriptor&#39;s data buf */</span>
<a name="l00273"></a>00273         __le32 cmd_type_len;
<a name="l00274"></a>00274         __le32 olinfo_status;
<a name="l00275"></a>00275     } read;
<a name="l00276"></a>00276     <span class="keyword">struct </span>{
<a name="l00277"></a>00277         __le64 rsvd;       <span class="comment">/* Reserved */</span>
<a name="l00278"></a>00278         __le32 nxtseq_seed;
<a name="l00279"></a>00279         __le32 status;
<a name="l00280"></a>00280     } wb;
<a name="l00281"></a>00281 };
<a name="l00282"></a>00282 
<a name="l00283"></a>00283 <span class="comment">/* Adv Transmit Descriptor Config Masks */</span>
<a name="l00284"></a>00284 <span class="preprocessor">#define E1000_ADVTXD_DTYP_CTXT    0x00200000 </span><span class="comment">/* Advanced Context Descriptor */</span>
<a name="l00285"></a>00285 <span class="preprocessor">#define E1000_ADVTXD_DTYP_DATA    0x00300000 </span><span class="comment">/* Advanced Data Descriptor */</span>
<a name="l00286"></a>00286 <span class="preprocessor">#define E1000_ADVTXD_DCMD_EOP     0x01000000 </span><span class="comment">/* End of Packet */</span>
<a name="l00287"></a>00287 <span class="preprocessor">#define E1000_ADVTXD_DCMD_IFCS    0x02000000 </span><span class="comment">/* Insert FCS (Ethernet CRC) */</span>
<a name="l00288"></a>00288 <span class="preprocessor">#define E1000_ADVTXD_DCMD_RS      0x08000000 </span><span class="comment">/* Report Status */</span>
<a name="l00289"></a>00289 <span class="preprocessor">#define E1000_ADVTXD_DCMD_DDTYP_ISCSI  0x10000000 </span><span class="comment">/* DDP hdr type or iSCSI */</span>
<a name="l00290"></a>00290 <span class="preprocessor">#define E1000_ADVTXD_DCMD_DEXT    0x20000000 </span><span class="comment">/* Descriptor extension (1=Adv) */</span>
<a name="l00291"></a>00291 <span class="preprocessor">#define E1000_ADVTXD_DCMD_VLE     0x40000000 </span><span class="comment">/* VLAN pkt enable */</span>
<a name="l00292"></a>00292 <span class="preprocessor">#define E1000_ADVTXD_DCMD_TSE     0x80000000 </span><span class="comment">/* TCP Seg enable */</span>
<a name="l00293"></a>00293 <span class="preprocessor">#define E1000_ADVTXD_MAC_LINKSEC  0x00040000 </span><span class="comment">/* Apply LinkSec on packet */</span>
<a name="l00294"></a>00294 <span class="preprocessor">#define E1000_ADVTXD_MAC_TSTAMP   0x00080000 </span><span class="comment">/* IEEE1588 Timestamp packet */</span>
<a name="l00295"></a>00295 <span class="preprocessor">#define E1000_ADVTXD_STAT_SN_CRC  0x00000002 </span><span class="comment">/* NXTSEQ/SEED present in WB */</span>
<a name="l00296"></a>00296 <span class="preprocessor">#define E1000_ADVTXD_IDX_SHIFT    4  </span><span class="comment">/* Adv desc Index shift */</span>
<a name="l00297"></a>00297 <span class="preprocessor">#define E1000_ADVTXD_POPTS_ISCO_1ST  0x00000000 </span><span class="comment">/* 1st TSO of iSCSI PDU */</span>
<a name="l00298"></a>00298 <span class="preprocessor">#define E1000_ADVTXD_POPTS_ISCO_MDL  0x00000800 </span><span class="comment">/* Middle TSO of iSCSI PDU */</span>
<a name="l00299"></a>00299 <span class="preprocessor">#define E1000_ADVTXD_POPTS_ISCO_LAST 0x00001000 </span><span class="comment">/* Last TSO of iSCSI PDU */</span>
<a name="l00300"></a>00300 <span class="preprocessor">#define E1000_ADVTXD_POPTS_ISCO_FULL 0x00001800 </span><span class="comment">/* 1st&amp;Last TSO-full iSCSI PDU*/</span>
<a name="l00301"></a>00301 <span class="preprocessor">#define E1000_ADVTXD_POPTS_IPSEC     0x00000400 </span><span class="comment">/* IPSec offload request */</span>
<a name="l00302"></a>00302 <span class="preprocessor">#define E1000_ADVTXD_PAYLEN_SHIFT    14 </span><span class="comment">/* Adv desc PAYLEN shift */</span>
<a name="l00303"></a>00303 
<a name="l00304"></a>00304 <span class="comment">/* Context descriptors */</span>
<a name="l00305"></a><a class="code" href="structe1000__adv__tx__context__desc.html">00305</a> <span class="keyword">struct </span><a class="code" href="structe1000__adv__tx__context__desc.html">e1000_adv_tx_context_desc</a> {
<a name="l00306"></a>00306     __le32 vlan_macip_lens;
<a name="l00307"></a>00307     __le32 seqnum_seed;
<a name="l00308"></a>00308     __le32 type_tucmd_mlhl;
<a name="l00309"></a>00309     __le32 mss_l4len_idx;
<a name="l00310"></a>00310 };
<a name="l00311"></a>00311 
<a name="l00312"></a>00312 <span class="preprocessor">#define E1000_ADVTXD_MACLEN_SHIFT    9  </span><span class="comment">/* Adv ctxt desc mac len shift */</span>
<a name="l00313"></a>00313 <span class="preprocessor">#define E1000_ADVTXD_VLAN_SHIFT     16  </span><span class="comment">/* Adv ctxt vlan tag shift */</span>
<a name="l00314"></a>00314 <span class="preprocessor">#define E1000_ADVTXD_TUCMD_IPV4    0x00000400  </span><span class="comment">/* IP Packet Type: 1=IPv4 */</span>
<a name="l00315"></a>00315 <span class="preprocessor">#define E1000_ADVTXD_TUCMD_IPV6    0x00000000  </span><span class="comment">/* IP Packet Type: 0=IPv6 */</span>
<a name="l00316"></a>00316 <span class="preprocessor">#define E1000_ADVTXD_TUCMD_L4T_UDP 0x00000000  </span><span class="comment">/* L4 Packet TYPE of UDP */</span>
<a name="l00317"></a>00317 <span class="preprocessor">#define E1000_ADVTXD_TUCMD_L4T_TCP 0x00000800  </span><span class="comment">/* L4 Packet TYPE of TCP */</span>
<a name="l00318"></a>00318 <span class="preprocessor">#define E1000_ADVTXD_TUCMD_L4T_SCTP 0x00001000  </span><span class="comment">/* L4 Packet TYPE of SCTP */</span>
<a name="l00319"></a>00319 <span class="preprocessor">#define E1000_ADVTXD_TUCMD_IPSEC_TYPE_ESP    0x00002000 </span><span class="comment">/* IPSec Type ESP */</span>
<a name="l00320"></a>00320 <span class="comment">/* IPSec Encrypt Enable for ESP */</span>
<a name="l00321"></a>00321 <span class="preprocessor">#define E1000_ADVTXD_TUCMD_IPSEC_ENCRYPT_EN  0x00004000</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ADVTXD_TUCMD_MKRREQ  0x00002000 </span><span class="comment">/* Req requires Markers and CRC */</span>
<a name="l00323"></a>00323 <span class="preprocessor">#define E1000_ADVTXD_L4LEN_SHIFT     8  </span><span class="comment">/* Adv ctxt L4LEN shift */</span>
<a name="l00324"></a>00324 <span class="preprocessor">#define E1000_ADVTXD_MSS_SHIFT      16  </span><span class="comment">/* Adv ctxt MSS shift */</span>
<a name="l00325"></a>00325 <span class="comment">/* Adv ctxt IPSec SA IDX mask */</span>
<a name="l00326"></a>00326 <span class="preprocessor">#define E1000_ADVTXD_IPSEC_SA_INDEX_MASK     0x000000FF</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="comment">/* Adv ctxt IPSec ESP len mask */</span>
<a name="l00328"></a>00328 <span class="preprocessor">#define E1000_ADVTXD_IPSEC_ESP_LEN_MASK      0x000000FF</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span>
<a name="l00330"></a>00330 <span class="comment">/* Additional Transmit Descriptor Control definitions */</span>
<a name="l00331"></a>00331 <span class="preprocessor">#define E1000_TXDCTL_QUEUE_ENABLE  0x02000000 </span><span class="comment">/* Enable specific Tx Queue */</span>
<a name="l00332"></a>00332 <span class="preprocessor">#define E1000_TXDCTL_SWFLSH        0x04000000 </span><span class="comment">/* Tx Desc. write-back flushing */</span>
<a name="l00333"></a>00333 <span class="comment">/* Tx Queue Arbitration Priority 0=low, 1=high */</span>
<a name="l00334"></a>00334 <span class="preprocessor">#define E1000_TXDCTL_PRIORITY      0x08000000</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span>
<a name="l00336"></a>00336 <span class="comment">/* Additional Receive Descriptor Control definitions */</span>
<a name="l00337"></a>00337 <span class="preprocessor">#define E1000_RXDCTL_QUEUE_ENABLE  0x02000000 </span><span class="comment">/* Enable specific Rx Queue */</span>
<a name="l00338"></a>00338 <span class="preprocessor">#define E1000_RXDCTL_SWFLSH        0x04000000 </span><span class="comment">/* Rx Desc. write-back flushing */</span>
<a name="l00339"></a>00339 
<a name="l00340"></a>00340 <span class="comment">/* Direct Cache Access (DCA) definitions */</span>
<a name="l00341"></a>00341 <span class="preprocessor">#define E1000_DCA_CTRL_DCA_ENABLE  0x00000000 </span><span class="comment">/* DCA Enable */</span>
<a name="l00342"></a>00342 <span class="preprocessor">#define E1000_DCA_CTRL_DCA_DISABLE 0x00000001 </span><span class="comment">/* DCA Disable */</span>
<a name="l00343"></a>00343 
<a name="l00344"></a>00344 <span class="preprocessor">#define E1000_DCA_CTRL_DCA_MODE_CB1 0x00 </span><span class="comment">/* DCA Mode CB1 */</span>
<a name="l00345"></a>00345 <span class="preprocessor">#define E1000_DCA_CTRL_DCA_MODE_CB2 0x02 </span><span class="comment">/* DCA Mode CB2 */</span>
<a name="l00346"></a>00346 
<a name="l00347"></a>00347 <span class="preprocessor">#define E1000_DCA_RXCTRL_CPUID_MASK 0x0000001F </span><span class="comment">/* Rx CPUID Mask */</span>
<a name="l00348"></a>00348 <span class="preprocessor">#define E1000_DCA_RXCTRL_DESC_DCA_EN (1 &lt;&lt; 5) </span><span class="comment">/* DCA Rx Desc enable */</span>
<a name="l00349"></a>00349 <span class="preprocessor">#define E1000_DCA_RXCTRL_HEAD_DCA_EN (1 &lt;&lt; 6) </span><span class="comment">/* DCA Rx Desc header enable */</span>
<a name="l00350"></a>00350 <span class="preprocessor">#define E1000_DCA_RXCTRL_DATA_DCA_EN (1 &lt;&lt; 7) </span><span class="comment">/* DCA Rx Desc payload enable */</span>
<a name="l00351"></a>00351 
<a name="l00352"></a>00352 <span class="preprocessor">#define E1000_DCA_TXCTRL_CPUID_MASK 0x0000001F </span><span class="comment">/* Tx CPUID Mask */</span>
<a name="l00353"></a>00353 <span class="preprocessor">#define E1000_DCA_TXCTRL_DESC_DCA_EN (1 &lt;&lt; 5) </span><span class="comment">/* DCA Tx Desc enable */</span>
<a name="l00354"></a>00354 <span class="preprocessor">#define E1000_DCA_TXCTRL_TX_WB_RO_EN (1 &lt;&lt; 11) </span><span class="comment">/* Tx Desc writeback RO bit */</span>
<a name="l00355"></a>00355 
<a name="l00356"></a>00356 <span class="preprocessor">#define E1000_DCA_TXCTRL_CPUID_MASK_82576 0xFF000000 </span><span class="comment">/* Tx CPUID Mask */</span>
<a name="l00357"></a>00357 <span class="preprocessor">#define E1000_DCA_RXCTRL_CPUID_MASK_82576 0xFF000000 </span><span class="comment">/* Rx CPUID Mask */</span>
<a name="l00358"></a>00358 <span class="preprocessor">#define E1000_DCA_TXCTRL_CPUID_SHIFT_82576 24 </span><span class="comment">/* Tx CPUID */</span>
<a name="l00359"></a>00359 <span class="preprocessor">#define E1000_DCA_RXCTRL_CPUID_SHIFT_82576 24 </span><span class="comment">/* Rx CPUID */</span>
<a name="l00360"></a>00360 
<a name="l00361"></a>00361 <span class="comment">/* Additional interrupt register bit definitions */</span>
<a name="l00362"></a>00362 <span class="preprocessor">#define E1000_ICR_LSECPNS       0x00000020          </span><span class="comment">/* PN threshold - server */</span>
<a name="l00363"></a>00363 <span class="preprocessor">#define E1000_IMS_LSECPNS       E1000_ICR_LSECPNS   </span><span class="comment">/* PN threshold - server */</span>
<a name="l00364"></a>00364 <span class="preprocessor">#define E1000_ICS_LSECPNS       E1000_ICR_LSECPNS   </span><span class="comment">/* PN threshold - server */</span>
<a name="l00365"></a>00365 
<a name="l00366"></a>00366 <span class="comment">/* ETQF register bit definitions */</span>
<a name="l00367"></a>00367 <span class="preprocessor">#define E1000_ETQF_FILTER_ENABLE   (1 &lt;&lt; 26)</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ETQF_IMM_INT         (1 &lt;&lt; 29)</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ETQF_1588            (1 &lt;&lt; 30)</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ETQF_QUEUE_ENABLE    (1 &lt;&lt; 31)</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00372"></a>00372 <span class="comment"> * ETQF filter list: one static filter per filter consumer. This is</span>
<a name="l00373"></a>00373 <span class="comment"> *                   to avoid filter collisions later. Add new filters</span>
<a name="l00374"></a>00374 <span class="comment"> *                   here!!</span>
<a name="l00375"></a>00375 <span class="comment"> *</span>
<a name="l00376"></a>00376 <span class="comment"> * Current filters:</span>
<a name="l00377"></a>00377 <span class="comment"> *    EAPOL 802.1x (0x888e): Filter 0</span>
<a name="l00378"></a>00378 <span class="comment"> */</span>
<a name="l00379"></a>00379 <span class="preprocessor">#define E1000_ETQF_FILTER_EAPOL          0</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span>
<a name="l00381"></a>00381 <span class="preprocessor">#define E1000_FTQF_VF_BP               0x00008000</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="preprocessor">#define E1000_FTQF_1588_TIME_STAMP     0x08000000</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span><span class="preprocessor">#define E1000_FTQF_MASK                0xF0000000</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#define E1000_FTQF_MASK_PROTO_BP       0x10000000</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#define E1000_FTQF_MASK_SOURCE_ADDR_BP 0x20000000</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="preprocessor">#define E1000_FTQF_MASK_DEST_ADDR_BP   0x40000000</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="preprocessor">#define E1000_FTQF_MASK_SOURCE_PORT_BP 0x80000000</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span>
<a name="l00389"></a>00389 <span class="preprocessor">#define E1000_NVM_APME_82575          0x0400</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="preprocessor">#define MAX_NUM_VFS                   8</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span>
<a name="l00392"></a>00392 <span class="preprocessor">#define E1000_DTXSWC_MAC_SPOOF_MASK   0x000000FF </span><span class="comment">/* Per VF MAC spoof control */</span>
<a name="l00393"></a>00393 <span class="preprocessor">#define E1000_DTXSWC_VLAN_SPOOF_MASK  0x0000FF00 </span><span class="comment">/* Per VF VLAN spoof control */</span>
<a name="l00394"></a>00394 <span class="preprocessor">#define E1000_DTXSWC_LLE_MASK         0x00FF0000 </span><span class="comment">/* Per VF Local LB enables */</span>
<a name="l00395"></a>00395 <span class="preprocessor">#define E1000_DTXSWC_VLAN_SPOOF_SHIFT 8</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#define E1000_DTXSWC_LLE_SHIFT        16</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="preprocessor">#define E1000_DTXSWC_VMDQ_LOOPBACK_EN (1 &lt;&lt; 31)  </span><span class="comment">/* global VF LB enable */</span>
<a name="l00398"></a>00398 
<a name="l00399"></a>00399 <span class="comment">/* Easy defines for setting default pool, would normally be left a zero */</span>
<a name="l00400"></a>00400 <span class="preprocessor">#define E1000_VT_CTL_DEFAULT_POOL_SHIFT 7</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span><span class="preprocessor">#define E1000_VT_CTL_DEFAULT_POOL_MASK  (0x7 &lt;&lt; E1000_VT_CTL_DEFAULT_POOL_SHIFT)</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span>
<a name="l00403"></a>00403 <span class="comment">/* Other useful VMD_CTL register defines */</span>
<a name="l00404"></a>00404 <span class="preprocessor">#define E1000_VT_CTL_IGNORE_MAC         (1 &lt;&lt; 28)</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="preprocessor">#define E1000_VT_CTL_DISABLE_DEF_POOL   (1 &lt;&lt; 29)</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#define E1000_VT_CTL_VM_REPL_EN         (1 &lt;&lt; 30)</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span>
<a name="l00408"></a>00408 <span class="comment">/* Per VM Offload register setup */</span>
<a name="l00409"></a>00409 <span class="preprocessor">#define E1000_VMOLR_RLPML_MASK 0x00003FFF </span><span class="comment">/* Long Packet Maximum Length mask */</span>
<a name="l00410"></a>00410 <span class="preprocessor">#define E1000_VMOLR_LPE        0x00010000 </span><span class="comment">/* Accept Long packet */</span>
<a name="l00411"></a>00411 <span class="preprocessor">#define E1000_VMOLR_RSSE       0x00020000 </span><span class="comment">/* Enable RSS */</span>
<a name="l00412"></a>00412 <span class="preprocessor">#define E1000_VMOLR_AUPE       0x01000000 </span><span class="comment">/* Accept untagged packets */</span>
<a name="l00413"></a>00413 <span class="preprocessor">#define E1000_VMOLR_ROMPE      0x02000000 </span><span class="comment">/* Accept overflow multicast */</span>
<a name="l00414"></a>00414 <span class="preprocessor">#define E1000_VMOLR_ROPE       0x04000000 </span><span class="comment">/* Accept overflow unicast */</span>
<a name="l00415"></a>00415 <span class="preprocessor">#define E1000_VMOLR_BAM        0x08000000 </span><span class="comment">/* Accept Broadcast packets */</span>
<a name="l00416"></a>00416 <span class="preprocessor">#define E1000_VMOLR_MPME       0x10000000 </span><span class="comment">/* Multicast promiscuous mode */</span>
<a name="l00417"></a>00417 <span class="preprocessor">#define E1000_VMOLR_STRVLAN    0x40000000 </span><span class="comment">/* Vlan stripping enable */</span>
<a name="l00418"></a>00418 <span class="preprocessor">#define E1000_VMOLR_STRCRC     0x80000000 </span><span class="comment">/* CRC stripping enable */</span>
<a name="l00419"></a>00419 
<a name="l00420"></a>00420 <span class="preprocessor">#define E1000_VMOLR_VPE        0x00800000 </span><span class="comment">/* VLAN promiscuous enable */</span>
<a name="l00421"></a>00421 <span class="preprocessor">#define E1000_VMOLR_UPE        0x20000000 </span><span class="comment">/* Unicast promisuous enable */</span>
<a name="l00422"></a>00422 <span class="preprocessor">#define E1000_DVMOLR_HIDVLAN   0x20000000 </span><span class="comment">/* Vlan hiding enable */</span>
<a name="l00423"></a>00423 <span class="preprocessor">#define E1000_DVMOLR_STRVLAN   0x40000000 </span><span class="comment">/* Vlan stripping enable */</span>
<a name="l00424"></a>00424 <span class="preprocessor">#define E1000_DVMOLR_STRCRC    0x80000000 </span><span class="comment">/* CRC stripping enable */</span>
<a name="l00425"></a>00425 
<a name="l00426"></a>00426 <span class="preprocessor">#define E1000_PBRWAC_WALPB     0x00000007 </span><span class="comment">/* Wrap around event on LAN Rx PB */</span>
<a name="l00427"></a>00427 <span class="preprocessor">#define E1000_PBRWAC_PBE       0x00000008 </span><span class="comment">/* Rx packet buffer empty */</span>
<a name="l00428"></a>00428 
<a name="l00429"></a>00429 <span class="preprocessor">#define E1000_VLVF_ARRAY_SIZE     32</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="preprocessor">#define E1000_VLVF_VLANID_MASK    0x00000FFF</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="preprocessor">#define E1000_VLVF_POOLSEL_SHIFT  12</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="preprocessor">#define E1000_VLVF_POOLSEL_MASK   (0xFF &lt;&lt; E1000_VLVF_POOLSEL_SHIFT)</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="preprocessor">#define E1000_VLVF_LVLAN          0x00100000</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span><span class="preprocessor">#define E1000_VLVF_VLANID_ENABLE  0x80000000</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span>
<a name="l00436"></a>00436 <span class="preprocessor">#define E1000_VMVIR_VLANA_DEFAULT 0x40000000 </span><span class="comment">/* Always use default VLAN */</span>
<a name="l00437"></a>00437 <span class="preprocessor">#define E1000_VMVIR_VLANA_NEVER   0x80000000 </span><span class="comment">/* Never insert VLAN tag */</span>
<a name="l00438"></a>00438 
<a name="l00439"></a>00439 <span class="preprocessor">#define E1000_VF_INIT_TIMEOUT 200 </span><span class="comment">/* Number of retries to clear RSTI */</span>
<a name="l00440"></a>00440 
<a name="l00441"></a>00441 <span class="preprocessor">#define E1000_IOVCTL 0x05BBC</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span><span class="preprocessor">#define E1000_IOVCTL_REUSE_VFQ 0x00000001</span>
<a name="l00443"></a>00443 <span class="preprocessor"></span>
<a name="l00444"></a>00444 <span class="preprocessor">#define E1000_RPLOLR_STRVLAN   0x40000000</span>
<a name="l00445"></a>00445 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RPLOLR_STRCRC    0x80000000</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span>
<a name="l00447"></a>00447 <span class="preprocessor">#define E1000_TCTL_EXT_COLD       0x000FFC00</span>
<a name="l00448"></a>00448 <span class="preprocessor"></span><span class="preprocessor">#define E1000_TCTL_EXT_COLD_SHIFT 10</span>
<a name="l00449"></a>00449 <span class="preprocessor"></span>
<a name="l00450"></a>00450 <span class="preprocessor">#define E1000_DTXCTL_8023LL     0x0004</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#define E1000_DTXCTL_VLAN_ADDED 0x0008</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="preprocessor">#define E1000_DTXCTL_OOS_ENABLE 0x0010</span>
<a name="l00453"></a>00453 <span class="preprocessor"></span><span class="preprocessor">#define E1000_DTXCTL_MDP_EN     0x0020</span>
<a name="l00454"></a>00454 <span class="preprocessor"></span><span class="preprocessor">#define E1000_DTXCTL_SPOOF_INT  0x0040</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span>
<a name="l00456"></a>00456 <span class="preprocessor">#define ALL_QUEUES   0xFFFF</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span>
<a name="l00458"></a>00458 <span class="comment">/* Rx packet buffer size defines */</span>
<a name="l00459"></a>00459 <span class="preprocessor">#define E1000_RXPBS_SIZE_MASK_82576  0x0000007F</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span><span class="keywordtype">void</span> e1000_vmdq_set_loopback_pf(<span class="keyword">struct</span> <a class="code" href="structe1000__hw.html">e1000_hw</a> *hw, <span class="keywordtype">bool</span> enable);
<a name="l00461"></a>00461 <span class="keywordtype">void</span> e1000_vmdq_set_anti_spoofing_pf(<span class="keyword">struct</span> <a class="code" href="structe1000__hw.html">e1000_hw</a> *hw, <span class="keywordtype">bool</span> enable, <span class="keywordtype">int</span> pf);
<a name="l00462"></a>00462 <span class="keywordtype">void</span> e1000_vmdq_set_replication_pf(<span class="keyword">struct</span> <a class="code" href="structe1000__hw.html">e1000_hw</a> *hw, <span class="keywordtype">bool</span> enable);
<a name="l00463"></a>00463 s32 e1000_init_nvm_params_82575(<span class="keyword">struct</span> <a class="code" href="structe1000__hw.html">e1000_hw</a> *hw);
<a name="l00464"></a>00464 
<a name="l00465"></a>00465 u16 e1000_rxpbs_adjust_82580(u32 data);
<a name="l00466"></a>00466 s32 e1000_set_eee_i350(<span class="keyword">struct</span> <a class="code" href="structe1000__hw.html">e1000_hw</a> *);
<a name="l00467"></a>00467 <span class="preprocessor">#endif </span><span class="comment">/* _E1000_82575_H_ */</span>
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 28 2011 14:20:26 for Mark6 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
