Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SlaveInterfaceTestbench_behav xil_defaultlib.SlaveInterfaceTestbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UartBaudRate
Compiling module xil_defaultlib.UartTx
Compiling module xil_defaultlib.UartRx
Compiling module xil_defaultlib.Uart
Compiling module xil_defaultlib.SlaveInterfaceTestbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot SlaveInterfaceTestbench_behav
