Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Examples/Simple_Algorithm/Simple_Algorithm_VHDL/Simple_Algorithm_VHDL_tb_isim_beh.exe -prj D:/Examples/Simple_Algorithm/Simple_Algorithm_VHDL/Simple_Algorithm_VHDL_tb_beh.prj work.Simple_Algorithm_VHDL_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Examples/Simple_Algorithm/Simple_Algorithm_VHDL/ipcore_dir/Sin_2MHz.vhd" into library work
Parsing VHDL file "D:/Examples/Simple_Algorithm/Simple_Algorithm_VHDL/Top_Module.vhd" into library work
Parsing VHDL file "D:/Examples/Simple_Algorithm/Simple_Algorithm_VHDL/Simple_Algorithm_VHDL_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_textio
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package math_real
Compiling package bip_utils_pkg_v2_0
Compiling package bip_usecase_utils_pkg_v2_0
Compiling package xcc_utils_v2_0
Compiling package pkg_dds_compiler_v4_0
Compiling package dds_compiler_v4_0_sim_comps
Compiling package xbip_pipe_v2_0_xst_comp
Compiling package xbip_pipe_v2_0_comp
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(6,0,0,0,1,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(6,0,0,0,1,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(0,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(0,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(1,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(1,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(6,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(6,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(6,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(6,0,0,0,0,0,...]
Compiling architecture behavioral of entity dds_compiler_v4_0 [\dds_compiler_v4_0("spartan6",32...]
Compiling architecture sin_2mhz_a of entity Sin_2MHz [sin_2mhz_default]
Compiling architecture behavioral of entity Top_Module [top_module_default]
Compiling architecture behavior of entity simple_algorithm_vhdl_tb
Time Resolution for simulation is 1ps.
Waiting for 21 sub-compilation(s) to finish...
Compiled 42 VHDL Units
Built simulation executable D:/Examples/Simple_Algorithm/Simple_Algorithm_VHDL/Simple_Algorithm_VHDL_tb_isim_beh.exe
Fuse Memory Usage: 49200 KB
Fuse CPU Usage: 3186 ms
