Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: x10rx.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "x10rx.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "x10rx"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : x10rx
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/gggus/Documents/FPGA/ProyectoX10Rx/x10rx.vhd" in Library work.
Entity <x10rx> compiled.
Entity <x10rx> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <x10rx> in library <work> (architecture <Behavioral>) with generics.
	Resolucion = 240000


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <x10rx> in library <work> (Architecture <Behavioral>).
	Resolucion = 240000
INFO:Xst:2679 - Register <led4> in unit <x10rx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <led5> in unit <x10rx> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <inicio<43>> in unit <x10rx> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <x10rx> analyzed. Unit <x10rx> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <x10rx>.
    Related source file is "C:/Users/gggus/Documents/FPGA/ProyectoX10Rx/x10rx.vhd".
WARNING:Xst:653 - Signal <uno> is used but never assigned. This sourceless signal will be automatically connected to value 11100110100110101001011110011010011010100101.
WARNING:Xst:653 - Signal <tri> is used but never assigned. This sourceless signal will be automatically connected to value 11100110100111101001011110011010011010100101.
WARNING:Xst:653 - Signal <dos> is used but never assigned. This sourceless signal will be automatically connected to value 11100110100100101001011110011010010010100101.
WARNING:Xst:653 - Signal <cua> is used but never assigned. This sourceless signal will be automatically connected to value 11100110100100011001011110011010010001100101.
    Found finite state machine <FSM_0> for signal <recp>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clks                      (rising_edge)        |
    | Power Up State     | start                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <led>.
    Found 1-bit register for signal <led1>.
    Found 1-bit register for signal <led2>.
    Found 1-bit register for signal <led3>.
    Found 1-bit register for signal <led6>.
    Found 1-bit register for signal <led7>.
    Found 1-bit register for signal <PWM>.
    Found 8-bit register for signal <Display>.
    Found 1-bit register for signal <Enable0>.
    Found 1-bit register for signal <foco>.
    Found 1-bit register for signal <clks>.
    Found 6-bit up counter for signal <cont>.
    Found 44-bit comparator equal for signal <Display$cmp_eq0000> created at line 97.
    Found 44-bit comparator equal for signal <Display$cmp_eq0001> created at line 103.
    Found 44-bit comparator equal for signal <Display$cmp_eq0002> created at line 110.
    Found 44-bit comparator equal for signal <Display$cmp_eq0003> created at line 117.
    Found 43-bit register for signal <inicio<42:0>>.
    Found 6-bit up counter for signal <lect>.
    Found 44-bit comparator equal for signal <led$cmp_eq0000> created at line 97.
    Found 44-bit comparator equal for signal <led$cmp_eq0001> created at line 103.
    Found 44-bit comparator equal for signal <led$cmp_eq0002> created at line 110.
    Found 44-bit comparator equal for signal <led$cmp_eq0003> created at line 117.
    Found 32-bit comparator less for signal <PWM$cmp_lt0000> created at line 158.
    Found 1-bit register for signal <pwmSignal<31>>.
    Found 3-bit register for signal <tiempo>.
    Found 18-bit up counter for signal <Tt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  65 D-type flip-flop(s).
	inferred   9 Comparator(s).
Unit <x10rx> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 18-bit up counter                                     : 1
 6-bit up counter                                      : 2
# Registers                                            : 55
 1-bit register                                        : 54
 8-bit register                                        : 1
# Comparators                                          : 9
 32-bit comparator less                                : 1
 44-bit comparator equal                               : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <recp/FSM> on signal <recp[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 start   | 00
 lectura | 01
 ceros   | 10
---------------------
WARNING:Xst:1426 - The value init of the FF/Latch Enable0 hinder the constant cleaning in the block x10rx.
   You should achieve better results by setting this init to 0.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 3
 18-bit up counter                                     : 1
 6-bit up counter                                      : 2
# Registers                                            : 62
 Flip-Flops                                            : 62
# Comparators                                          : 9
 32-bit comparator less                                : 1
 44-bit comparator equal                               : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch Enable0 hinder the constant cleaning in the block x10rx.
   You should achieve better results by setting this init to 0.
INFO:Xst:2261 - The FF/Latch <Display_0> in Unit <x10rx> is equivalent to the following FF/Latch, which will be removed : <Display_3> 

Optimizing unit <x10rx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block x10rx, actual ratio is 15.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 93
 Flip-Flops                                            : 93

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : x10rx.ngr
Top Level Output File Name         : x10rx
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 287
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 22
#      LUT2                        : 22
#      LUT3                        : 51
#      LUT3_L                      : 5
#      LUT4                        : 66
#      LUT4_D                      : 13
#      LUT4_L                      : 2
#      MUXCY                       : 79
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 93
#      FD                          : 5
#      FDE                         : 53
#      FDR                         : 25
#      FDRE                        : 6
#      FDS                         : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 2
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      102  out of    704    14%  
 Number of Slice Flip Flops:             93  out of   1408     6%  
 Number of 4 input LUTs:                187  out of   1408    13%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    108    20%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 26    |
clks1                              | BUFG                   | 67    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.576ns (Maximum Frequency: 179.348MHz)
   Minimum input arrival time before clock: 4.532ns
   Maximum output required time after clock: 5.342ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.893ns (frequency: 256.875MHz)
  Total number of paths / destination ports: 577 / 51
-------------------------------------------------------------------------
Delay:               3.893ns (Levels of Logic = 18)
  Source:            Tt_1 (FF)
  Destination:       Tt_17 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Tt_1 to Tt_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.495   0.488  Tt_1 (Tt_1)
     LUT1:I0->O            1   0.561   0.000  Mcount_Tt_cy<1>_rt (Mcount_Tt_cy<1>_rt)
     MUXCY:S->O            1   0.523   0.000  Mcount_Tt_cy<1> (Mcount_Tt_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_Tt_cy<2> (Mcount_Tt_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_Tt_cy<3> (Mcount_Tt_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_Tt_cy<4> (Mcount_Tt_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_Tt_cy<5> (Mcount_Tt_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_Tt_cy<6> (Mcount_Tt_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_Tt_cy<7> (Mcount_Tt_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_Tt_cy<8> (Mcount_Tt_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_Tt_cy<9> (Mcount_Tt_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_Tt_cy<10> (Mcount_Tt_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_Tt_cy<11> (Mcount_Tt_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_Tt_cy<12> (Mcount_Tt_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_Tt_cy<13> (Mcount_Tt_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_Tt_cy<14> (Mcount_Tt_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_Tt_cy<15> (Mcount_Tt_cy<15>)
     MUXCY:CI->O           0   0.065   0.000  Mcount_Tt_cy<16> (Mcount_Tt_cy<16>)
     XORCY:CI->O           1   0.654   0.000  Mcount_Tt_xor<17> (Result<17>)
     FDR:D                     0.197          Tt_17
    ----------------------------------------
    Total                      3.893ns (3.405ns logic, 0.488ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clks1'
  Clock period: 5.576ns (frequency: 179.348MHz)
  Total number of paths / destination ports: 2707 / 91
-------------------------------------------------------------------------
Delay:               5.576ns (Levels of Logic = 14)
  Source:            inicio_1 (FF)
  Destination:       led6 (FF)
  Source Clock:      clks1 rising
  Destination Clock: clks1 rising

  Data Path: inicio_1 to led6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.495   0.607  inicio_1 (inicio_1)
     LUT4:I0->O            1   0.561   0.000  Mcompar_led_cmp_eq0002_lut<0> (Mcompar_led_cmp_eq0002_lut<0>)
     MUXCY:S->O            1   0.523   0.000  Mcompar_led_cmp_eq0002_cy<0> (Mcompar_led_cmp_eq0002_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_eq0002_cy<1> (Mcompar_led_cmp_eq0002_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_eq0002_cy<2> (Mcompar_led_cmp_eq0002_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_eq0002_cy<3> (Mcompar_led_cmp_eq0002_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_eq0002_cy<4> (Mcompar_led_cmp_eq0002_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_eq0002_cy<5> (Mcompar_led_cmp_eq0002_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_eq0002_cy<6> (Mcompar_led_cmp_eq0002_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_eq0002_cy<7> (Mcompar_led_cmp_eq0002_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_eq0002_cy<8> (Mcompar_led_cmp_eq0002_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_eq0002_cy<9> (Mcompar_led_cmp_eq0002_cy<9>)
     MUXCY:CI->O          12   0.179   0.925  Mcompar_led_cmp_eq0002_cy<10> (Mcompar_led_cmp_eq0002_cy<10>)
     LUT4:I0->O            2   0.561   0.382  Display_mux0003<0>1 (Display_mux0003<0>)
     LUT4:I3->O            1   0.561   0.000  led6_mux0000 (led6_mux0000)
     FD:D                      0.197          led6
    ----------------------------------------
    Total                      5.576ns (3.662ns logic, 1.914ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clks1'
  Total number of paths / destination ports: 61 / 51
-------------------------------------------------------------------------
Offset:              4.532ns (Levels of Logic = 4)
  Source:            fil (PAD)
  Destination:       led3 (FF)
  Destination Clock: clks1 rising

  Data Path: fil to led3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            47   0.824   1.100  fil_IBUF (fil_IBUF)
     LUT4_D:I2->O          5   0.561   0.604  led1_mux0000211 (N20)
     LUT4_L:I1->LO         1   0.562   0.123  led3_mux000211 (N0)
     LUT4:I2->O            1   0.561   0.000  led3_mux00021 (led3_mux0002)
     FD:D                      0.197          led3
    ----------------------------------------
    Total                      4.532ns (2.705ns logic, 1.827ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.248ns (Levels of Logic = 1)
  Source:            PWM (FF)
  Destination:       PWM (PAD)
  Source Clock:      CLK rising

  Data Path: PWM to PWM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.495   0.357  PWM (PWM_OBUF)
     OBUF:I->O                 4.396          PWM_OBUF (PWM)
    ----------------------------------------
    Total                      5.248ns (4.891ns logic, 0.357ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clks1'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              5.342ns (Levels of Logic = 1)
  Source:            led1 (FF)
  Destination:       led1 (PAD)
  Source Clock:      clks1 rising

  Data Path: led1 to led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              3   0.495   0.451  led1 (led1_OBUF)
     OBUF:I->O                 4.396          led1_OBUF (led1)
    ----------------------------------------
    Total                      5.342ns (4.891ns logic, 0.451ns route)
                                       (91.6% logic, 8.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.10 secs
 
--> 

Total memory usage is 4534748 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    4 (   0 filtered)

