[{"name": "\u674e\u6587\u9054", "email": "wtlee@ntut.edu.tw", "latestUpdate": "2009-02-24 08:28:39", "objective": "(A) \u90e8\u5206\uff1a1.Digital Systems and VLSI 2.Transistors and Layout 3.Logic Gates 4.Combinational Logic Networks 5.Subsystem Design 6.Floorplanning 7.Architecture Design\r\n(B) \u90e8\u5206\uff1a1.\u8a8d\u8b58Cadence\u7cfb\u7d71\uff0c 2.\u5716\u5f62\u7de8\u8f2f\u8a2d\u5099\u7684\u64cd\u4f5c\u7df4\u7fd2\uff0c3.\u96f6\u4ef6\u5eab\u4ecb\u7d39\uff0c4.\u8a2d\u8a08\u96fb\u8def\u4e4b\u8f38\u5165\u7de8\u8f2f\uff0c5.\u96fb\u8def\u6a21\u64ec\u5be6\u7fd2\uff0c6.\u6578\u4f4d\u96fb\u8def\u7684\u6676\u7247\u8a2d\u8a08\u3002", "schedule": "01.Digital Systems and VLSI(\u7b2c\u4e00\u9031)\r\n02.Transistors and Layout (\u7b2c\u4e8c\u3001\u4e09\u9031)\r\n03.Transistors and Layout (\u7b2c\u56db\u3001\u4e94\u9031)\r\n04.Laker &Calibre DRC/ERC/LVS\u4ecb\u7d39(\u7b2c\u516d\u9031)\r\n05.Combinational Logic Networks (\u7b2c\u4e03\u3001\u516b\u9031)\r\n06.\u671f\u4e2d\u8003\u53ca\u4e0a\u6a5f\u4f5c\u696d\u7df4\u7fd2(\u7b2c\u4e5d\u9031)\r\n07.Subsystem Design (\u7b2c\u5341\u3001\u5341\u4e00\u9031)\r\n08.Subsystem Design (\u7b2c\u5341\u4e8c\u3001\u5341\u4e09\u9031)\r\n09.Floorplanning(\u7b2c\u5341\u56db\u3001\u5341\u4e94\u9031)\r\n10.Architecture Design(\u7b2c\u5341\u516d\u3001\u5341\u4e03\u9031)\r\n11.\u671f\u672b\u8003(\u7b2c\u5341\u516b\u9031)", "scorePolicy": "1.\u5e73\u6642\u6210\u7e3e\uff08\u542b\u4f5c\u696d\u3001\u4e0a\u6a5f\u5be6\u7fd2\u3001\u671f\u672b\u4f5c\u696d\uff09\uff081/3\uff09\r\n2.\u671f\u4e2d\u8003\uff081/3\uff09\r\n3.\u671f\u672b\u8003\uff081/3\uff09\r\n", "materials": "1.Wayne Wolf, \u201cModern VLSI Design\uff1bSystems-On-Chip/Third Edition \u201d, Prentice Hall PRT, \u958b\u767c\u5716\u66f8\u3002\r\n2.John P.Uyemura, \u201cIntroduction to VLSI Circuits and Systems\u201d, John Wiley & Sons, INC., \u5168\u83ef\u5716\u66f8\u3002\r\n3.\u8ad6\u6587\u53ca\u5176\u4ed6CAD Tools\u6559\u5b78\u88dc\u5145\u6559\u6750\u3002\r\n", "foreignLanguageTextbooks": false}]