INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.
#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Feb 09 12:28:48 2015
# Process ID: 4928
# Log file: C:/Users/Administrator/Desktop/joystick_lz_final/vivado.log
# Journal file: C:/Users/Administrator/Desktop/joystick_lz_final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 663.617 ; gain = 92.637
set_property top test_bentch_cnt [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_cnt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_cnt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:56]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:66]
INFO: [VRFC 10-311] analyzing module joy_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_cnt_behav xil_defaultlib.test_bentch_cnt xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 10 for port P [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:56]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 13 for port P [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(W=10)
Compiling module xil_defaultlib.counter(W=13)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.test_wait_sig
Compiling module xil_defaultlib.test_bentch_cnt
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_cnt_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 493033756 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 12:45:51 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 737.168 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_cnt_behav -key {Behavioral:sim_1:Functional:test_bentch_cnt} -tclbatch {test_bentch_cnt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_cnt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_cnt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 738.289 ; gain = 1.121
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 748.070 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_cnt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_cnt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:56]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_cnt_behav xil_defaultlib.test_bentch_cnt xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 10 for port P [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:56]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 13 for port P [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(W=10)
Compiling module xil_defaultlib.counter(W=13)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.test_wait_sig
Compiling module xil_defaultlib.test_bentch_cnt
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_cnt_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2732133546 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 12:52:27 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 748.070 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_cnt_behav -key {Behavioral:sim_1:Functional:test_bentch_cnt} -tclbatch {test_bentch_cnt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_cnt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_cnt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 748.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 794.742 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_cnt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_cnt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:55]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_cnt_behav xil_defaultlib.test_bentch_cnt xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
ERROR: [VRFC 10-29] counter(W=13) expects 6 arguments [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:65]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 10 for port P [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:55]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port Q [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:56]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 13 for port P [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:65]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_cnt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_cnt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:55]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_cnt_behav xil_defaultlib.test_bentch_cnt xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 10 for port P [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:55]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port Q [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:56]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 13 for port P [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(W=10)
Compiling module xil_defaultlib.counter(W=13)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.test_wait_sig
Compiling module xil_defaultlib.test_bentch_cnt
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_cnt_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2227994550 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 13:02:01 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 794.742 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_cnt_behav -key {Behavioral:sim_1:Functional:test_bentch_cnt} -tclbatch {test_bentch_cnt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_cnt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_cnt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 794.742 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 794.742 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_cnt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_cnt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:56]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:67]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_cnt_behav xil_defaultlib.test_bentch_cnt xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 10 for port P [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:56]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port Q [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:57]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 13 for port P [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(W=10)
Compiling module xil_defaultlib.counter(W=13)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.test_wait_sig
Compiling module xil_defaultlib.test_bentch_cnt
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_cnt_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 840296749 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 13:04:21 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 794.742 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_cnt_behav -key {Behavioral:sim_1:Functional:test_bentch_cnt} -tclbatch {test_bentch_cnt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_cnt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_cnt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 794.742 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 798.758 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_cnt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_cnt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:56]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:67]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_cnt_behav xil_defaultlib.test_bentch_cnt xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 20 for port P [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:56]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 20 for port P [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.test_wait_sig
Compiling module xil_defaultlib.test_bentch_cnt
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_cnt_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1520485375 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 13:06:37 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 798.758 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_cnt_behav -key {Behavioral:sim_1:Functional:test_bentch_cnt} -tclbatch {test_bentch_cnt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_cnt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_cnt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 798.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 798.758 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_cnt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_cnt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:56]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv:37]
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_cnt_behav xil_defaultlib.test_bentch_cnt xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 20 for port P [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.test_wait_sig
Compiling module xil_defaultlib.test_bentch_cnt
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_cnt_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2747303515 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 13:12:41 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 798.758 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_cnt_behav -key {Behavioral:sim_1:Functional:test_bentch_cnt} -tclbatch {test_bentch_cnt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_cnt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_cnt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 798.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 806.195 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_cnt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_cnt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:56]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv:36]
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_cnt_behav xil_defaultlib.test_bentch_cnt xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 20 for port P [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.test_wait_sig
Compiling module xil_defaultlib.test_bentch_cnt
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_cnt_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 09 13:15:49 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 13:15:49 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 806.195 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_cnt_behav -key {Behavioral:sim_1:Functional:test_bentch_cnt} -tclbatch {test_bentch_cnt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_cnt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_cnt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 806.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 806.195 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_cnt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_cnt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:56]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv:33]
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_cnt_behav xil_defaultlib.test_bentch_cnt xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.test_wait_sig
Compiling module xil_defaultlib.test_bentch_cnt
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_cnt_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 922393932 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 13:17:37 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 806.195 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_cnt_behav -key {Behavioral:sim_1:Functional:test_bentch_cnt} -tclbatch {test_bentch_cnt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_cnt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_cnt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 806.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 806.195 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_cnt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_cnt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:56]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv:33]
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_cnt_behav xil_defaultlib.test_bentch_cnt xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.test_wait_sig
Compiling module xil_defaultlib.test_bentch_cnt
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_cnt_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1246529229 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 13:18:48 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 806.195 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_cnt_behav -key {Behavioral:sim_1:Functional:test_bentch_cnt} -tclbatch {test_bentch_cnt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_cnt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_cnt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 806.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 806.195 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_cnt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_cnt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:56]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_cnt_behav xil_defaultlib.test_bentch_cnt xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.test_wait_sig
Compiling module xil_defaultlib.test_bentch_cnt
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_cnt_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2646665579 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 13:21:59 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 806.195 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_cnt_behav -key {Behavioral:sim_1:Functional:test_bentch_cnt} -tclbatch {test_bentch_cnt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_cnt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_cnt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 806.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 807.836 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_cnt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_cnt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_cnt_behav xil_defaultlib.test_bentch_cnt xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.test_wait_sig
Compiling module xil_defaultlib.test_bentch_cnt
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_cnt_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 09 13:25:52 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 13:25:52 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 807.836 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_cnt_behav -key {Behavioral:sim_1:Functional:test_bentch_cnt} -tclbatch {test_bentch_cnt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_cnt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_cnt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 807.836 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 841.852 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_cnt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_cnt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
ERROR: [VRFC 10-91] reset is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:36]
ERROR: [VRFC 10-91] en_rw is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:47]
ERROR: [VRFC 10-91] ready is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:48]
ERROR: [VRFC 10-91] clear_cnt is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:49]
ERROR: [VRFC 10-91] en is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:52]
ERROR: [VRFC 10-91] en_rw is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:56]
ERROR: [VRFC 10-91] ready is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:57]
ERROR: [VRFC 10-91] clear_cnt is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:58]
ERROR: [VRFC 10-91] en_rw is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:65]
ERROR: [VRFC 10-91] ready is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:66]
ERROR: [VRFC 10-91] clear_cnt is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:68]
ERROR: [VRFC 10-91] reg_cnt is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:72]
ERROR: [VRFC 10-91] en_rw is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:80]
ERROR: [VRFC 10-91] ready is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:81]
ERROR: [VRFC 10-91] clear_cnt is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:82]
ERROR: [VRFC 10-91] en_rw is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:87]
ERROR: [VRFC 10-91] ready is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:88]
ERROR: [VRFC 10-91] clear_cnt is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:89]
ERROR: [VRFC 10-91] ready is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:93]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_cnt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_cnt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
ERROR: [VRFC 10-91] reset is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:36]
ERROR: [VRFC 10-1040] module fsm ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:22]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_cnt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_cnt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_cnt_behav xil_defaultlib.test_bentch_cnt xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.test_wait_sig
Compiling module xil_defaultlib.test_bentch_cnt
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_cnt_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1778596397 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 13:37:45 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 841.852 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_cnt_behav -key {Behavioral:sim_1:Functional:test_bentch_cnt} -tclbatch {test_bentch_cnt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_cnt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_cnt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 841.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 841.852 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_cnt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_cnt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_cnt_behav xil_defaultlib.test_bentch_cnt xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.test_wait_sig
Compiling module xil_defaultlib.test_bentch_cnt
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_cnt_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_cnt_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 09 13:40:15 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 13:40:15 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 841.852 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_cnt_behav -key {Behavioral:sim_1:Functional:test_bentch_cnt} -tclbatch {test_bentch_cnt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_cnt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 841.852 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_cnt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 841.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 853.582 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_cnt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_cnt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
ERROR: [VRFC 10-1412] syntax error near , [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:35]
ERROR: [VRFC 10-1412] syntax error near parameter [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:44]
ERROR: [VRFC 10-1412] syntax error near parameter [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:57]
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:109]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
set_property top test_bentch_control [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
ERROR: [VRFC 10-91] en_sck is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:41]
ERROR: [VRFC 10-91] en_sck is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt15us is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:73]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt15us is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:73]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt10us is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:74]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt10us is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:74]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_8bit is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:75]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_8bit is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:75]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_5byte is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:85]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_5byte is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:85]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_8bit is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:89]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_8bit is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:89]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt15us is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:95]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt15us is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:95]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt10us is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:103]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt10us is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:103]
ERROR: [VRFC 10-1040] module fsm ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:22]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
ERROR: [VRFC 10-91] en_sck is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:41]
ERROR: [VRFC 10-91] en_sck is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:72]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_8bit is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:77]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_8bit is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:77]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_5byte is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:87]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_5byte is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:87]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_8bit is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:91]
ERROR: [VRFC 10-1280] procedural assignment to a non-register start_8bit is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:91]
ERROR: [VRFC 10-1040] module fsm ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:22]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
ERROR: [VRFC 10-46] SS is already declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv:39]
ERROR: [VRFC 10-1040] module test_bentch_control ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable end_15 might have multiple concurrent drivers [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv:46]
ERROR: [VRFC 10-1546] variable end_10 might have multiple concurrent drivers [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 103.023 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 939019722 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 18:10:10 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 853.582 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 853.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 853.582 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 102.777 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 2975383869 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 20:05:08 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 853.582 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 853.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 853.582 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
ERROR: [VRFC 10-301] an enum variable may only be assigned to same enum typed variable or one of its values [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:39]
ERROR: [VRFC 10-1040] module fsm ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:22]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
ERROR: [VRFC 10-301] an enum variable may only be assigned to same enum typed variable or one of its values [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:39]
ERROR: [VRFC 10-1040] module fsm ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:22]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 103.852 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 2649227351 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 20:17:00 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 853.582 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 853.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 862.406 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:102]
ERROR: [VRFC 10-46] TRANS is already declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:106]
ERROR: [VRFC 10-46] OVER_8BIT is already declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:111]
ERROR: [VRFC 10-46] WAIT_10US is already declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:115]
ERROR: [VRFC 10-1412] syntax error near default [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:118]
ERROR: [VRFC 10-1412] syntax error near endcase [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:119]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
INFO: [XSIM 43-4009] "reset_cnt_1bit", written at line 94 in file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv", has also been read in this always_comb/always_latch block and is not added to the sensitivity list.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.430 ; gain = 0.023

    while executing
"webtalk_transmit -clientid 3013834007 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 20:37:08 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 862.406 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 862.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 862.406 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
ERROR: [VRFC 10-91] clk is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:97]
ERROR: [VRFC 10-1040] module fsm ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:22]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
ERROR: [VRFC 10-91] clk is not declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:97]
ERROR: [VRFC 10-1040] module fsm ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:22]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 101.805 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 777175646 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 20:45:19 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 862.406 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 862.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 862.406 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 103.117 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 1067841651 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 20:48:13 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 862.406 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 862.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 862.406 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
ERROR: [VRFC 10-1412] syntax error near fsm [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv:43]
ERROR: [VRFC 10-1040] module test_bentch_control ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 103.258 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 3683206839 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 20:52:31 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 862.406 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 862.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 862.406 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 103.727 ; gain = 0.082

    while executing
"webtalk_transmit -clientid 2151154257 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 20:55:02 2015...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 862.406 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 862.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 862.406 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1658] variable cnt is driven by invalid combination of procedural drivers [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:27]
WARNING: [VRFC 10-2066] cnt driven by this always_ff block should not be driven by any other process [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
ERROR: [VRFC 10-1412] syntax error near ( [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:38]
ERROR: [VRFC 10-1040] module pulse ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:22]
INFO: [VRFC 10-311] analyzing module fsm
ERROR: [VRFC 10-1040] module fsm ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:43]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.pulse
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 102.941 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 936562005 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 21:24:37 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 873.203 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 873.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 873.203 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:34]
ERROR: [VRFC 10-1040] module pulse ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:22]
INFO: [VRFC 10-311] analyzing module fsm
ERROR: [VRFC 10-1315] redeclaration of ansi port pulse_1bit is not allowed [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:71]
ERROR: [VRFC 10-1040] module fsm ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:43]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.pulse
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 103.684 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 1355779016 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 21:31:59 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 873.203 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 873.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 873.203 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.pulse
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 103.980 ; gain = 0.023

    while executing
"webtalk_transmit -clientid 846858135 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 21:34:22 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 873.203 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 873.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 873.203 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.pulse
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 103.883 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 1405772025 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 21:36:53 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 873.203 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 873.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 873.203 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:42]
ERROR: [VRFC 10-1040] module pulse ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:22]
INFO: [VRFC 10-311] analyzing module fsm
ERROR: [VRFC 10-1040] module fsm ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:47]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.pulse
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 103.699 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 633559313 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 21:45:54 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 873.203 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 873.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 873.203 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
ERROR: [VRFC 10-1315] redeclaration of ansi port en_cnt_1byte is not allowed [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:63]
ERROR: [VRFC 10-46] p_1bit is already declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:88]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt_1bit is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:108]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt_1bit is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:108]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt_1bit is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:133]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt_1bit is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:133]
ERROR: [VRFC 10-1040] module fsm ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:46]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
ERROR: [VRFC 10-46] p_1bit is already declared [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:89]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt_1bit is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:109]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt_1bit is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:109]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt_1bit is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:134]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt_1bit is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:134]
ERROR: [VRFC 10-1040] module fsm ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:46]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt_1bit is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:109]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt_1bit is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:109]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt_1bit is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:134]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt_1bit is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:134]
ERROR: [VRFC 10-1040] module fsm ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:46]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.pulse
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 102.449 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 1714466976 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 21:52:14 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 873.203 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 873.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 873.203 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.pulse
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 102.793 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 2584156351 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 21:55:53 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 873.203 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 873.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 873.203 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port Q [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.pulse
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 102.578 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 2701526644 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 22:02:20 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 873.203 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 873.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 873.203 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.pulse
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 103.840 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 3620794598 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 22:06:21 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 873.203 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 873.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 873.203 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
ERROR: [VRFC 10-1412] syntax error near ( [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv:68]
ERROR: [VRFC 10-1040] module test_bentch_control ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.pulse
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 101.141 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 1409807632 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 22:09:31 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 873.203 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 873.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 899.988 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt_1byte is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:110]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt_1byte is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:110]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt_1byte is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:147]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt_1byte is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:147]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt_1byte is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:150]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en_cnt_1byte is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:150]
ERROR: [VRFC 10-1040] module fsm ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:46]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Mon Feb 09 22:28:53 2015] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 899.988 ; gain = 0.000
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Feb 09 22:30:17 2015] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/synth_1/runme.log
[Mon Feb 09 22:30:17 2015] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 899.988 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Feb 09 22:35:04 2015] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/synth_1/runme.log
[Mon Feb 09 22:35:04 2015] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 899.988 ; gain = 0.000
reset_run synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Feb 09 22:35:51 2015] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/synth_1/runme.log
[Mon Feb 09 22:35:51 2015] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 899.988 ; gain = 0.000
reset_run synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Feb 09 22:36:42 2015] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/synth_1/runme.log
[Mon Feb 09 22:36:42 2015] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 899.988 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Administrator/Desktop/joystick_lz_final/.Xil/Vivado-4928-PC201501051553/dcp/joystick.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/joystick_lz_final/.Xil/Vivado-4928-PC201501051553/dcp/joystick.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1146.199 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1146.199 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1255.434 ; gain = 355.445
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210274592702A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210274592702A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592702A
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/impl_1/joystick.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/impl_1/joystick.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/impl_1/joystick.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/impl_1/joystick.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
ERROR: [VRFC 10-1315] redeclaration of ansi port SS is not allowed [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv:52]
ERROR: [VRFC 10-1040] module joystick ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv:35]
INFO: [VRFC 10-311] analyzing module showdata
ERROR: [VRFC 10-1040] module showdata ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv:95]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
ERROR: [VRFC 10-1315] redeclaration of ansi port SS is not allowed [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv:52]
ERROR: [VRFC 10-1040] module joystick ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv:35]
INFO: [VRFC 10-311] analyzing module showdata
ERROR: [VRFC 10-1040] module showdata ignored due to previous errors [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv:95]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-311] analyzing module showdata
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.pulse
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 102.734 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 2220468502 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 22:47:29 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 1629.027 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 1629.027 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Feb 09 22:48:23 2015] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/synth_1/runme.log
[Mon Feb 09 22:48:23 2015] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1629.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 1634.270 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-311] analyzing module showdata
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.pulse
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 103.352 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 2363791444 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 22:56:35 2015...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 1634.270 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 1634.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1634.270 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bentch_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
"xvlog -m64 -prj test_bentch_control_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-311] analyzing module showdata
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto aada24dcd3844316af7ff887dc03342e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bentch_control_behav xil_defaultlib.test_bentch_control xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_clk
Compiling module xil_defaultlib.counter(W=20)
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.pulse
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.test_bentch_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bentch_control_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 102.531 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 3430451041 -regid "174679548_176449548_210592822_043" -xml C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim..."
    (file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/xsim.dir/test_bentch_control_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 09 22:59:20 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 1634.270 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bentch_control_behav -key {Behavioral:sim_1:Functional:test_bentch_control} -tclbatch {test_bentch_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_bentch_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1634.270 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bentch_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 1634.270 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Feb 09 23:00:27 2015] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/synth_1/runme.log
[Mon Feb 09 23:00:27 2015] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1685.262 ; gain = 7.563
set_property PROBES.FILE {C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/impl_1/joystick.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1685.262 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 09 23:12:39 2015...
