Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f0316f8f9c0348cd9a880be67a02316c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot adder4bit_test_behav xil_defaultlib.adder4bit_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sources_1/new/adder4bit.sv" Line 2. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sources_1/imports/new/fulladder.sv" Line 2. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sources_1/imports/new/fulladder.sv" Line 2. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sources_1/imports/new/fulladder.sv" Line 2. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sources_1/imports/new/fulladder.sv" Line 2. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sources_1/new/adder4bit.sv" Line 2. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sources_1/imports/new/fulladder.sv" Line 2. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sources_1/imports/new/fulladder.sv" Line 2. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sources_1/imports/new/fulladder.sv" Line 2. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sources_1/imports/new/fulladder.sv" Line 2. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder4bit
Compiling module xil_defaultlib.adder4bit_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder4bit_test_behav
