// Seed: 1337042308
module module_0 ();
  wire id_2;
  assign id_2 = id_1;
  wire id_3, id_4;
endmodule
module module_1 (
    input tri   id_0,
    input wire  id_1,
    input uwire id_2,
    input wor   id_3
);
  specify
    (id_5 => id_6) = ((1): 1  : 1, 1'b0 : 1  : id_3);
    $setup(negedge id_7, posedge id_8, id_6 == id_3);
    specparam id_9 = id_1;
  endspecify module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always_comb @(1) begin
    id_4 <= id_6 - 1;
  end
  wire id_11;
  wire id_12;
  module_0();
  wire id_13, id_14;
endmodule
