$date
	Mon Apr 20 21:15:25 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module v74x139h_test $end
$var wire 1 ! Y0_L $end
$var wire 1 " Y1_L $end
$var wire 1 # Y2_L $end
$var wire 1 $ Y3_L $end
$var reg 1 % A $end
$var reg 1 & B $end
$var reg 1 ' G_L $end
$scope module uut $end
$var wire 1 ( A $end
$var wire 1 ) A_L $end
$var wire 1 * A_i $end
$var wire 1 + B $end
$var wire 1 , B_L $end
$var wire 1 - B_i $end
$var wire 1 . G $end
$var wire 1 / G_L $end
$var wire 1 ! Y0_L $end
$var wire 1 " Y1_L $end
$var wire 1 # Y2_L $end
$var wire 1 $ Y3_L $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
1.
0-
1,
0+
0*
1)
0(
0'
0&
0%
1$
1#
1"
0!
$end
#100000
0"
1*
1!
0)
1%
1(
#200000
0#
1-
1"
0*
0,
1)
1&
1+
0%
0(
#300000
0$
1*
1#
0)
1%
1(
#400000
1$
0-
0"
1,
0&
0+
#500000
