-- Code your design here
library IEEE;
use IEEE.std_logic_1164.all;
entity t_ff is
port(t,clk,reset:in std_logic;
                q:out std_logic);
end t_ff;

architecture behavioral of t_ff is
-- signal s:std_logic;
begin
process(clk,reset)
begin
-- s<='0';
if(reset='1')then
q<='0';
elsif(clk'event and clk='1')then
if(t='1')then
q<=not q;
elsif(t='0')then
q<=q;
end if;
end if;
-- q<=s;
end process;
end behavioral;