<!DOCTYPE html>
<html lang="en">

<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <meta property="og:title" content="Synthesis">
<meta property="og:image" content="images/synthesis/synth.JPG">
<meta name="description" content="Synthesis is process of transferring higher level of abstraction (RTL) to implementable lower level of abstraction . It is the process of transforming RTL to gate-level netlist.">
<meta property="og:description" content="Synthesis is process of transferring higher level of abstraction (RTL) to implementable lower level of abstraction . It is the process of transforming RTL to gate-level netlist.">
  <meta name="author" content="vlsi backend adventure">
  <meta name="keyword" content="logic synthesis, logic synthesis constraints, logic synthesis tutorial, logic synthesis in physical design, logic synthesis and verification, logic synthesis in vlsi">
  <link rel="shortcut icon" href="img/icon.png" alt="VLSI Back-End adventure">
  <link href = "https://fonts.googleapis.com/icon?family=Material+Icons" rel = "stylesheet">


<style>
      .unselectable {
        -webkit-user-select: none;
        -webkit-touch-callout: none;
        -moz-user-select: none;
        -ms-user-select: none;
        user-select: none;
        color: #000000;
      }
    </style>

   <style>
      img {
        max-width: 100%;
        max-height: 100%;
      }
      div {
        border: 0px dotted #000000;
      }
      .portrait {
        height: 100%;
        width: 40px;
      }
      .landscape {
        height: 100%;
        width: 80px;
      }
      .square {
        height: 100%;
        width: 100px;
      }
    </style>
	<style type="text/css">
.mobileShow {display: none;}

/* Smartphone Portrait and Landscape */
@media only screen
and (min-device-width : 320px)
and (max-device-width : 480px){ 
.mobileShow {display: inline;}
}
.mobileHide { display: inline; }

/* Smartphone Portrait and Landscape */
@media only screen
and (min-device-width : 320px)
and (max-device-width : 480px){
.mobileHide { display: none;}
}
</style>

  <title>Logic Synthesis | Physical Design | VLSI Back-End Adventure</title>

    <!-- Bootstrap CSS -->
    <link href="css/bootstrap-theme.css" rel="stylesheet">
  <link href="css/elegant-icons-style.css" rel="stylesheet" />
  <link href="css/style.css" rel="stylesheet">
  <link href="css/style-responsive.css" rel="stylesheet" />
  <!-- =======================================================
    Theme Name: Feroz Ahmed
    Theme URL: https://bootstrapmade.com/nice-admin-bootstrap-admin-html-template/
    Author: BootstrapMade
    Author URL: https://bootstrapmade.com
  ======================================================= -->
</head>

<body>




  <!-- container section start -->
  <section id="container" class="" >


    <header class="header dark-bg" class="nav" style="position:fixed;" "top:0px;>
      <div class="toggle-nav" ">
        <div class="icon-reorder tooltips" data-original-title="Toggle Navigation" data-placement="bottom"><i class="icon_menu"></i></div>
      </div>

      <!--logo start-->
      <a href="index.html" class="logo">VLSI <span class="lite">Back-End </span>Adventure</a>
      <!--logo end-->

      <div class="nav search-row" id="top_menu">
        <!--  search form start -->
        <ul class="nav top-menu">
          <li>
            <form class="navbar-form">
              <input class="form-control" placeholder="Search" type="text">
            </form>
          </li>
        </ul>
        <!--  search form end -->
      </div>

     
       <style>.goog-logo-link {   display:none !important; } .goog-te-gadget{ color: transparent !important;} </style>
<div style="position:absolute; left:1000px;">   <div class="nav search-row" id="top_menu">
<div id="google_translate_element"> </div>
<script type="text/javascript">function googleTranslateElementInit() { new google.translate.TranslateElement({pageLanguage: 'en'}, 'google_translate_element');}</script>
<script type="text/javascript" src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script>
</div></div>


      <div class="top-nav notification-row">
        <!-- notificatoin dropdown start-->
        <ul class="nav pull-right top-menu">

          <!-- task notificatoin start -->
        
            <ul class="dropdown-menu extended tasks-bar">
              <div class="notify-arrow notify-arrow-blue"></div>
            </ul>
          
         
          <li class="dropdown">
            <a data-toggle="dropdown" class="dropdown-toggle" href="">
                            <span class="profile-ava">
                                <img  src="img/feroz.jpg">
                            </span>
                            <span class="username">Feroz Ahmed</span>
                            <b class="caret"></b>
                        </a>
            <ul class="dropdown-menu extended logout">
              <div class="log-arrow-up"></div>
              <li class="eborder-top">
                <a href="https://www.linkedin.com/in/ferozchoudhary/"><i class="fa fa-linkedin"> </i> My LinkedIn Profile</a>
              </li>
              <li>
                <a href="https://youtube.com/c/FerozAhmed_PhysicalDesign?sub_confirmation=1"><i class="fa fa-youtube"> </i>Youtube Channel</a>				
              </li>
			  <li>
                <a href="http://t.me/VLSI_Learning"><i class="fa fa-telegram"> </i> Telegram</a>
              </li>
			   <li>
                <a href="https://github.com/ferozer"><i class="fa fa-github"> </i> Github</a>
              </li>
              <li>
                <a href="https://www.instagram.com/rising_legend/"><i class="fa fa-instagram"> </i> Instagram</a>
              </li>
              <li>
                <a href="https://www.facebook.com/zoref5619"><i class="fa fa-facebook"> </i> Facebook</a>
              </li>
              
             
              <li>
              
              </li>
            </ul>
          </li>
      </div>
	  
    </header>
    <!--header end-->

    <!--sidebar start-->
    <aside>
      <div id="sidebar" class="nav-collapse " style="position:fixed;" "top:0px;>
        <!-- sidebar menu start-->
        <ul class="sidebar-menu">
          <li class="active">
            <a class="" href="index.html">
                          <i class="icon_house_alt"></i>
                          <span>Home</span>
                      </a>
          </li>
          <li class="sub-menu">
            <a href="javascript:;" class="">
                          <i class="icon_document_alt"></i>
                          <span>Physical Design</span>
                          <span class="menu-arrow arrow_carrot-right"></span>
                      </a>
            <ul class="sub">
              <li><a class="" href="logic_synthesis.html">Logic Synthesis</a></li>
              <li><a class="" href="pd_inputs.html">PD Inputs</a></li>
			   <li><a class="" href="floorplan.html">Floorplan</a></li>
              <li><a class="" href="powerplan.html">Powerplan</a></li>
			   <li><a class="" href="placement.html">Placement</a></li>
              <li><a class="" href="cts.html">Clock Tree Synthesis</a></li>
			  <li><a class="" href="routing.html">Routing</a></li>
              <li><a class="" href="sta.html">Static Timing Analysis</a></li>
            </ul>
          </li>
		  
		  <li>
		   <a class="" href="pd_verification.html">
                       <i class="icon_document_alt"></i>
                          <span>PD Verification</span>
                      </a></li>
		  
		  <li class="sub-menu">
            <a href="javascript:;" class="">
                          <i class="icon_document_alt"></i>
                          <span>PD Analysis</span>
                          <span class="menu-arrow arrow_carrot-right"></span>
                      </a>
            <ul class="sub">
              <li><a class="" href="congestion_analysis.html">Congestion Analysis</a></li>
              <li><a class="" href="power_analysis.html">Power Analysis</a></li>
			   <li><a class="" href="ir_analysis.html">IR Analysis</a></li>
            </ul>
          </li>
		  
		  <li class="sub-menu">
            <a href="javascript:;" class="">
                          <i class="icon_document_alt"></i>
                          <span>PD Essentials</span>
                          <span class="menu-arrow arrow_carrot-right"></span>
                      </a>
            <ul class="sub">
              <li><a class="" href="pd_issues.html">Issues in PD</a></li>
              <li><a class="" href="pd_cells.html">Cells in PD</a></li>
			   <li><a class="" href="io_design.html">IO Design</a></li>
			     <li><a class="" href="delay_models.html">Delay Models</a></li>
              <li><a class="" href="eco.html">ECO</a></li>
			   <li><a class="" href="std_cell_types.html">Types of Std Cells</a></li>
            </ul>
          </li>
		  
		  
		   <li class="sub-menu">
            <a href="javascript:;" class="">
                          <i class="icon_document_alt"></i>
                          <span>Discontinuity</span>
                          <span class="menu-arrow arrow_carrot-right"></span>
                      </a>
            <ul class="sub">
              <li><a class="" href="dfm_dfy.html">DFM/DFY</a></li>
              <li><a class="" href="mc_mm_ocv.html">MC/MM/OCV</a></li>
            </ul>
          </li>
		  
		  <li>
		   <a class="" href="videos.html">
                       <i class="icon_desktop"></i>
                          <span>Videos</span>
                      </a></li>
		<li>  <a class="" href="sta_numericals.html">
                       <i class="icon_table"></i>
                          <span>STA Numericals</span>
                      </a>
					  </li>
		  
		  
          <li class="sub-menu">
            <a href="javascript:;" class="">
                          <i class="icon_piechart"></i>
                          <span>Q&A</span>
                          <span class="menu-arrow arrow_carrot-right"></span>
                      </a>
            <ul class="sub">
              <li><a class="" href="pd_mcqs.html">PD MCQs</a></li>
              <li><a class="" href="pd_qa.html">Physical Design</a></li>
              <li><a class="" href="digital_electronics.html">Digital Electronics</a></li>
			  <li><a class="" href="cmos_fundamentals.html">CMOS Fundamentals</a></li>
			  <li><a class="" href="verilog.html">Verilog</a></li>
              <li><a class="" href="tcl.html">TCL Scripting</a></li>
              <li><a class="" href="perl.html">PERL Scripting</a></li>
            </ul>
          </li>
          <li>
		   <a class="" href="Extras.html">
                       <i class="icon_document_alt"></i>
                          <span>Extras</span>
                      </a></li>
        </ul>
        <!-- sidebar menu end-->
      </div>
    </aside>
    <!--sidebar end-->
	
	
	
	
	
	
	
	
	
	
	

    <!--main content start-->
    <section id="main-content">
      <section class="wrapper">
	  
        <!--overview start-->
        <div class="row">
          <div class="col-lg-12">
           
            <ol class="breadcrumb">
              <li><i class="fa fa-home"></i><a href="index.html">Home</a></li>
              <li><a href="index.html">PD</a></li>
			  <li><i class="fa fa-document"></i><a href="logic_synthesis.html">Logic Synthesis</a></li>
            </ol>
          </div>
        </div>

        
          <!--/.col-->

        </div>
        <!--/.row-->


       
<!-- Services section -->

	
<div class="unselectable">










<div>


</head>
<body>

 <style>
body  {
  background-image: url("img/1231.JPG");
  background-repeat: repeat;
  background-attachment: fixed;
}
</style>






<!-- Today status end -->

<a name="1"></a>

        <div class="row">
		
		

		<!--/col-->
		 
          <div class="col-md-2"  style="position:sticky; 
		  top:60px;">
            	  <div class="row">
  <div class="panel panel-default col-sm-14">
<div class="emptyBlocks"></div>

    <div class="panel-heading"><b>Content on this page</b></div>
    <div class="panel-body"><div class="sidebar">
      <a href="#1"><li>What is synthesis?</li></a>
<a href="#2"><li>Goals of synthesis</li></a>
<a href="#3"><li>Synthesis Flow</li></a>
<a href="#4"><li>Synthsis (input & output)</li></a>
<a href="#5"><li>HDL file gen. & lib setup</li></a>
<a href="#6"><li>Reading files</li></a>
<a href="#7"><li>Design envi. Constraints </li></a>
<a href="#8">&nbsp&nbsp&nbsp&nbsp -Timing paths</a><br>
<a href="#9">&nbsp&nbsp&nbsp&nbsp -Constraints </a><br>
<a href="#10">&nbsp&nbsp&nbsp&nbsp -Timing Constraints </a><br>
<a href="#11">&nbsp&nbsp&nbsp&nbsp -Clock</a><br>
<a href="#12">&nbsp&nbsp&nbsp&nbsp -IO Timing</a><br>
<a href="#13">&nbsp&nbsp&nbsp&nbsp -Combinational Delay</a><br>
<a href="#14">&nbsp&nbsp&nbsp&nbsp -Timing Exceptions</a><br>
<a href="#15">&nbsp&nbsp&nbsp&nbsp -Area</a><br>
<a href="#16"><li>Compile</li></a>
<a href="#17">&nbsp&nbsp&nbsp&nbsp -Compile Strategies</a><br>
<a href="#18">&nbsp&nbsp&nbsp&nbsp -Optimization</a><br>
<a href="#19">&nbsp&nbsp&nbsp&nbsp -Opt. Techniques</a><br>
<a href="#20">&nbsp&nbsp&nbsp&nbsp -Boundary Opt.</a><br>
<a href="#21">&nbsp&nbsp&nbsp&nbsp -Ungrouping</a><br>
<a href="#22"><li>Generate Reports</li></a>
<a href="#23"><li>Write files<br></li></a><br>
    </div>
  </div>
</div>
  </div>
	 <!--/social-box-->
          </div> 

          <div class="col-lg-8 col-md-6">
            <div class="panel panel-default">
              <div class="panel-heading" style="position:sticky; 
		  top:60px;">
		  
                <i class="fa fa-flag-o red"></i><h2><b>Logic Synthesis </h2></b>
				
                
				
              </div>
              <div class="panel-body">
                <table class="table bootstrap-datatable countries">
                  <thead>
                    <tr>
                      <th></th>
                      <th></th>
                      
                    </tr>
                  </thead>
                  <tbody>
				  
				  
			

			 <style>
			 .bullets {
			 }
			 .bullets li {
			 list-style-type: square;
			 )
			</style>	  
				 <a name="1"></a> 
				  

				  
<h3><b>What is Synthesis?</b></h3>

<ul class="bullets">
<li >Synthesis is process of transferring higher level of abstraction (RTL) to implementable lower level of abstraction . It is the process of transforming RTL to gate-level netlist.
<li>Synthesis process can be optimized for Speed(timing)/Area/Testability (DFT)/Power(DFP)/Run time.
<li>Inputs : RTL, Technology libraries, Constraints (Environment, clocks, IO delays etc.).
<li>Outputs : Netlist , SDC, Reports etc.
<li>Design Compiler (DC) from Synopsys and RTL Compiler from Cadence are the tools widely used for synthesis.
<li>Synthesis is described as translation plus logic optimization plus mapping. In terms of the Synopsys tools, translation is performed during reading the files. Logic optimization and mapping are performed by the compile command.

</ul>


<div class="w3-example">
<h3><center>
Synthesis = Translation + Logic Optimization + Mapping 
<br><br> &nbsp
HDL > Generic Boolean logic > Optimize > Map > Netlist </h3>
</div>
<center>
<img src="images/synthesis/synth.JPG" alt="synthesis steps">
</center>
<a name="2"></a>
<BR><hr>
	

<h3><b>Goals of Synthesis</b></h3>
<ul class="bullets">
<li>To Get a Gate-level Netlist.
<li>Inserting Clock Gates.<a name="3"></a>
<li>Logic Optimization.
<li>Inserting DFT Logic.
<li>Logic Equivalence between RTL and Netlist should be maintained.

</ul>
<hr>
<h3><b>Synthesis Flow</b></h3>
<center><a name="4"></a>
<img src="images/synthesis/synthesisflow.JPG" alt="synthesis flow">
</center>


<hr>
<h3><b>Inputs and Outputs of Synthesis</b></h3>
<ul class="bullets">
<li><b>Inputs of Synthesis </b></li>
<ul class="bullets"> <li>RTL: HDL Files</ul>
<ul class="bullets"> <li>Libraries</ul>
<ul class="bullets"> <li>Constraints</ul>
<ul class="bullets"> <li>UPF (Power intent for power aware synthesis)
</ul>
</ul>


<ul class="bullets">
<li><b>Ouputs of Synthesis </b></li>
<ul class="bullets"> <li>Netlist</ul>
<ul class="bullets"> <li>Reports (QOR, Area, Timing etc.)</ul>
<ul class="bullets"> <li>UPF: Unified Power Format</ul>
</ul>
<br>	
<center><a name="5"></a>
<img src="images/synthesis/topographicalsynthesis.JPG" alt="topographical synthesis input">
</center><br>
<center>Inputs and Outputs in DC topographical mode</center>

<hr><h3><b>
HDL files generation & library setup</b></h3>

<ul class="bullets">
<li>HDL input files are written in VHDL or Verilog or SytemVerilog.
<li>HDL partitioning and coding style directly affect the synthesis and optimization process.<a name="6"></a>
<li>Libraries are based on the semiconductor technology used.
<li>There are different types of libraries with different definitions viz. link libraries(Libraries to link against), target libraries(your cell libarary), symbol libraries(Symbol libraries contain definitions of the graphic symbols that represent library cells in the design schematics.), synthetic libraries(DesignWare libraries) etc.

</ul>

<hr>
<h3><b>Reading files</b><br></h3>
There are two methods to read files into DC. One is to use analyze and elaborate commands; the other is to use read_file command.
<ul class="bullets"> <li><b>Analyze and Elaborate</b></li>
<ul class="bullets"> <li><b>Analyze command does the following:</b></li>
<ul class="bullets"> <li>Reads HDL source files and performs HDL syntax checking and Synopsys rule checking.</ul>
<ul class="bullets"> <li>Check files for errors without building generic logic for the design.</ul>
<ul class="bullets"> <li>Created HDL library objects in an intermediate form.</ul>
<ul class="bullets"> <li>Stores the intermediate files in a location specified by <b>define_design_lib</b> command.

</ul>
</ul>

<ul class="bullets"> <li><b>Elaborate command does the following:</b></li>

<ul class="bullets"> <li>Translates the design into its GTECH representation.</ul>
<ul class="bullets"> <li>Allows changing of parameter values defined in the source code.</ul>
<ul class="bullets"> <li>Replaces the HDL arithmetic operators in the code with the Design ware components.</ul>
<ul class="bullets"> <li>Performs link automatically.</ul>

</ul>
</ul>
<img src="images/synthesis/synthesisflow_analyze&elaborate.JPG" alt="logicsynthesis_analyze&elaborate">



<ul class="bullets"> <li><b>The read_file command does the following:</b></li>

<ul class="bullets"> <li>Performs the same operation as analyze and elaborate in one step.</ul>
<ul class="bullets"> <li>Does not create intermediate files for Verilog.</ul><a name="7"></a>
<ul class="bullets"> <li>Creates intermediate files for VHDL.</ul>
<ul class="bullets"> <li>Does not execute the link command automatically. Link has to be done manually after read_file command.</ul>
<ul class="bullets"> <li>Reads several different formats viz. VHDL, Verilog, system Verilog, ddc.
</ul></ul>
<hr>


<h3>
<b>Design environment Constraints </b><br></h3>

<ul class="bullets">
<li>Once the design have been read in, you need to define design environment and design constraints.
<li><b>Design environment:</b> It consists of Operating Conditions, Wire Load Models and System Interface requirements.
<li><b>Operating Conditions:</b> It consists of Process, voltage and temperature requirements. The effect each of these can have on the chip need to be considered during synthesis and timing analysis.
<ul class="bullets"> <li>Most libraries have default setting for operating conditions. Operating conditions can also be explicitly specified by using <b>set_operating_condition</b> command. Operating conditions are set in dc_setup.tcl file using set_operating_condition command.
</li></ul>
<li><b>Wire Load Models:</b> It allows DC to estimate the effect of wire length and fan out on resistance, capacitance and area of nets. DC uses these values to calculate wire delays. We use zero WLM when synthesis is done using DC.
<li>Wire load models are not needed when synthesis is done using DCT/DCG i.e. topographical mode. Net delays are estimated by virtual routing in DCT/DCG.
<li><b>System Interface:</b> The information regarding outside logic driving and receiving signals from your ASIC is captured through these constraints. It consists of Input drive strength (set_driving_cell), Capacitive load (set_load), output fan out load etc..
<li>report_lib, report_design are few of the commands to see the loaded environment constraints.

</ul>
<br>

<center><a name="8"></a>
<img src="images/synthesis/operating.JPG" alt="Operating, synthesis">
</center><br>
<center>Commands Used to Define the Design Environment</center>
<br><hr><br>
<h3>
<b>Timing Paths </b><br></h3><ul class="bullets">
<li>The timing analysis tool finds and analyses all of the timing paths in the design. Each timing path has a startpoint and an endpoint.
<li>The startpoint of a path is a clock pin of a sequential element or an input port of the design.
<li>The endpoint of a path is a data input pin of a sequential element or an output port of the design.
<li>There are four types of timing paths as shown in the below figure.
</ul>
<center>
<img src="images/synthesis/timingpath.JPG" alt="timingpaths">

</center><br>
<ul class="bullets">
<li>Path 1 starts at an input port and ends at the data input of a sequential element.
<li>Path 2 starts at the clock pin of a sequential element and ends at the data input of a sequential element.
<li>Path 3 starts at the clock pin of a sequential element and ends at an output port.
<li>Path 4 starts at an input port and ends at an output port.<br>
<br><li>Static timing analysis is a method of validating the timing performance of a design by checking all possible paths for timing violations under worst-case conditions. Setup and hold are most important timing checks performed.
<li><b>Setup:</b> The time for which the data should be stable before the active edge of the clock is called the setup time.
<li><b>Hold:</b> The time for which the data should be stable after the active edge of the clock is called the hold time.
<li>For all the timing paths slack is calculated while performing setup and hold timing checks. Formulas for slack calculations for setup and hold are given below.
<br><center> <b>Setup slack</b> = Data Required time – Data Arrival time
<br> <b>Hold Slack</b> = Data Arrival time – Data Required time</center>
</ul>
<br><hr>
	

<h3><b>
Timing Path Example </b></h3><center>
<img src="images/synthesis/reg2reg.JPG" alt="reg2reg">
<center>A timing path example for setup is given for a register to register path</center>
<br></center><center><a name="9"></a>
<img src="images/synthesis/setupcheck.JPG" alt="synthesis steps">
<center>Waveform for setup timing check.
</center></center>
<hr>
<br>
<h3><b>Constraints </b></h3>
<ul class="bullets">
<li>When Design Compiler optimizes your design, it uses two types of constraints:</li>
<ul class="bullets"> <li>Design Rule Constraints: The logic library defines these implicit constraints. These constraints are required for a design to function correctly. They apply to any design that uses the library. By default, design rule constraints have a higher priority than optimization constraints.
<li>Optimization Constraints: You define these explicit constraints. Optimization constraints apply to the design on which you are working for the duration of the dc_shell session and represent the design’s goals. During optimization, Design Compiler attempts to meet these goals, but no design rules are violated by the process. To optimize a design correctly, you must set realistic constraints.
</ul><li>Design Compiler tries to meet both design rule constraints and optimization constraints, but design rule constraints take precedence
</ul>
<h3><b>Major Design Rule Constraints</b></h3>
<center>
<img src="images/synthesis/majordrc.JPG" alt="logic synthesis">
</center>
<br>
<h3><b>Major Design Optimization Constraints</b></h3>
<center>
<img src="images/synthesis/majordpc.JPG" alt="major design optimization">
</center>
<br>
<ul class="bullets">
<li>By default, Design Compiler prioritizes costs in the following order:
<ol><li><b>Design rule costs</b></li>
<ul><li>Connection class</li>
<li>Multiple port nets</li>
<li>Maximum transition time</li>
<li>Maximum fanout</li>
<li>Maximum capacitance</li>
<li>Cell degradation</li></ul>

<li><b>Optimization costs</b></li>
<ul class="bullets"> <li>Maximum delay</li>
<li>Minimum delay</li>
<li>Maximum power</li><a name="10"></a>
<li>Maximum area</li></li></ul></ol>
<li>The goal of Design Compiler is to meet all constraints. However, by default, it gives precedence to design rule constraints because design rule constraints are functional requirements for designs. Using the default priority, Design Compiler fixes design rule violations even at the expense of violating your delay or area constraints.
</ul>
<hr>	

<h3><b>Timing Constraints</b></h3>
<ul class="bullets"> <li>To accurately set up timing constraints, you need to specify the following:</li>
<ul><li>Clocks
<li>I/O Timing requirements
<li>Combinational path delay requirements
<li>Timing exceptions</ul>
<a name="11"></a>
<li><b>CLOCKS:</b> To define a clock create_clock command is used, and <b>create_generated_clock</b> command is used to define internally generated clock. Few specifications of clock include clock source, clock period, duty cycle, clock name etc.
<li>A create clock and divide by 2 generated clock example is given below. </li></ul>

<div class="w3-example">

create_clock -name SYSCLK_NAME -period 2 -waveform {0 1} [get_ports SYSCLK]<br>
create_generated_clock -name DIVIDE -source [get_ports SYSCLK] divide_by 2 [get_pins FF1/Q]

</div>
<center>
<img src="images/synthesis/clkd.JPG" alt="clock divide">
</center>
<hr>
<ul class="bullets">
<li><b>Clock network effects</b> should also be specified for the clocks defined. Clock latency, uncertainty and transition time are few of the clock network effects.
<li><b>Clock latency:</b> Latency is the amount of time it takes for the clock signal to be propagated from the original clock source to the sequential elements in the design. It consists of two components, source latency and network latency. Source latency is the delay from the original clock source to the clock definition point in the design. Network latency is the delay from the clock definition point to the register clock pin.
</ul>
<center>
<img src="images/synthesis/clocklatency.JPG" alt="clock latency">
</center>

<b>
Diagram explaining clock latency, uncertainty and transition time.
</b>
<center>
<img src="images/synthesis/clocklatencyuncertaintytransition.JPG" alt="clock latency">
</center>
<ul class="bullets">
<li><b>Uncertainty:</b> Uncertainty is the maximum difference between the arrival of clock signals at registers. This is also called skew. The larger the skew, the more difficult it is to meet the timing constraints.	
<li><b>Transition time:</b> Transition time is the amount of time it takes for a signal to change from logic low to logic high (rise time), or from logic high to logic low (fall time). The transition time of a signal at an input of a cell affects the delay to the output of the cell and the transition time of the output signal.
<li><a name="12"></a><b>set_clock_latency, set_clock_uncertainty and set_clock_transition </b>commands are used to specify latency, uncertainty and transition time respectively.
<li><b>get_clocks</b> command gives the list of clocks defined in the current design.
<li><b>report_clocks</b> command gives the details of the clocks defined in the current design.
</ul>
	
<hr>
<h3><b>IO Timing</b></h3>
<ul class="bullets"> <li>Need to specify timing requirements for input and output ports, otherwise DC assumes the signal arrives at input port at time 0 and does not constraint any path that end at output port.
<li>The <b>set_input_delay</b> and <b>set_ouput_delay</b> commands are used to constraint input and output port delays.
<li>The <b>set_input_delay</b> command is used to specify how much time is used by external logic. DC then calculated how much time is left for internal logic and tries to meet it.
<br>&nbsp&nbsp&nbsp&nbsp <b>set_input_delay 4.5 -clock CLK1 [get_ports IN1]</b>
<br>&nbsp&nbsp&nbsp&nbsp <b>set_input_delay 2.3 -clock CLK2 -add_delay [get_ports IN1}</b><a name="13"></a>
<li>The <b>set_ouput_delay</b> command is used to specify how much time the external logic needs. DC then calculated how much time is left for internal logic and tries to meet it.
<br>&nbsp&nbsp&nbsp&nbsp <b>set_output_delay 4.3 -clock CLK1 [get_ports OUT1]</b>
</ul>
<hr>
<h3><b>Combinational Delay</b></h3>
<ul class="bullets"> <li>To constraint a purely combinational path <b>set_max_delay</b> and <b>set_min_delay</b> commands can be used.
<li><b>set_max_delay</b> command allows you to specify the maximum delay of a timing path I.e. from a startpoint to endpoint. DC will try to make the path less than the specified delay value.
<b>set_max_delay 10.0 -to [get_ports Y]</b><a name="14"></a>
<li><b>set_min_delay</b> command allows you to specify minimum delay of a timing path. If a path violates the requirement given in a set_min_delay command, DC tries to meet the path by adding delays (buffers).
<b>set_min_delay 10.0 -from [get_ports {A B}] -to [get_ports Z]</b>
</ul><hr>
<h3><b>Timing Exceptions</b></h3>
<ul class="bullets"> <li>A <b>false path</b> is a logic path in the design that exists but should not be analysed for timing. A false path is a point-to-point timing exception that removes all timing constraints from a path, which prevents errors from being reported but does not stop delay calculation. DC command used for setting a false path is set_false_path. This command is useful in constraining asynchronous paths and logically false paths. 
&nbsp&nbsp&nbsp&nbsp <br><b>set_false_path -from [get_clocks CLKA] -to [get_clocks CLKB]
&nbsp&nbsp&nbsp&nbsp <br>set_false_path -from [get_clocks CLKB] -to [get_clocks CLKA]</b><a name="15"></a>
<li>The <b>set_multicycle_path</b> is used to specify that more than one clock cycle is required for a timing path i.e. from startpoint to the endpoint.
&nbsp&nbsp&nbsp&nbsp<br> <b>set_multicycle_path 10 -setup -to [get_pins FF1/D]</b>
</ul><hr>
<h3><b>Area</b></h3>
<ul class="bullets"> <li>DC will perform minimal area optimization unless an area constraint is set. Area can be constraint using <b>set_max_area</b> command.
<li>Most cases have a zero max area constraint, in this case DC tries to achieve the best possible area with the impact on run time.<a name="16"></a>
<li>Another option that may provide an optimal run time and good quality of results is to set the maximum area to around 90 % of the minimum area.
&nbsp&nbsp&nbsp&nbsp<br><b> set_max_area X</b>
</ul>
<hr>
<h3><b>Compile</b></h3>
<ul class="bullets"> <li>The process of optimization is done through compile (compile_ultra). Optimization consists of three steps viz. Architectural, Logic level and Gate level optimization. Optimization is based on HDL coding style and constraints set.
<li><b>Architectural:</b> This phase includes tasks such as sharing common sub expressions, sharing resources and selecting Design ware components. After this optimization, the design is represented in GTECH format.
<li><b>Logic level:</b> It can be described as a Boolean equation manipulation. It can be sub divided into two processes viz. Structuring and Flattening.
<li><b>Gate Level:</b> It is during this stage the logic is actually converted to gates. This optimization has four processes viz. Mapping, Delay Optimization, Design Rule Fixing and Area Optimization.
<li>Different compile command options can be used for the design specific requirements.
<li>Few tips for better quality results are:
<ul class="bullets"> <li>Ungroup unnecessary hierarchies.
<li>Ungroup smaller blocks to allow shared optimization across boundaries.
<li>Use group_path command to isolate IO paths.<a name="17"></a></b>
<li>Setting timing exceptions by using wildcards can impact run time, try to avoid it as much as possible.</ul>
<li>Example of compile ultra: <b>compile_ultra -gate_clock -scan -no_autoungroup -no_seq_output_inversion -spg</b>
</ul><hr>
<h3><b>Compile Strategies</b></h3>
<ul class="bullets"> <li>Compile strategies in Design Compiler to compile hierarchical designs in either wire load mode or topographical mode:
<li><b>Top-Down Compilation:</b> The top-level design and all its subdesigns are compiled together.
<li><b>Bottom-Up Compilation:</b> The individual subdesigns are compiled separately, starting from the bottom of the hierarchy and proceeding up through the levels of the hierarchy until the top-level design is compiled.
<li><b>Mixed Compile:</b> The top-down or bottom-up strategy, whichever is most appropriate, is applied to the individual subdesigns.
</b></ul>
<center><a name="18"></a>
<img src="images/synthesis/compilestrategy.JPG" alt="synthesis in physical design">
</center><hr>
<h3><b>DC optimization flow</b></h3>
<center><a name="19"></a>
<img src="images/synthesis/dcoptflow.JPG" alt="synthesis in physical design">
</center><hr>
<h3><b>Optimization Techniques</b></h3>
<ul class="bullets"> <li>A sub design can be preserved during optimization by using the set_dont_touch command.
<li>The group_path command can be used to create path groups. The group_path command allows you to
<ul class="bullets"> <li>Control the optimization of your design
<li>Optimize near-critical paths
<li>Optimize all paths <br>

<img src="images/synthesis/opt.jpg" alt="synthesis in physical design">

<li>To indicate that the path from input in3 to FF1 is the highest-priority path, use the following command to create a high-priority path group:
    &nbsp&nbsp&nbsp&nbsp	<br><b>group_path -name group3 -from in3 -to FF1/D -weight 2.5 –critical_range 0.1</b>
</ul>
<br>
<li>Design Compiler supports two methods for calculating the maximum delay cost:
<ul class="bullets"> <li>Worst Negative Slack Method (default behavior)
<li>Critical Range Negative Slack Method
<br> &nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp
<img src="images/synthesis/eq1.JPG" alt="synthesis in physical design">
<br>&nbsp&nbsp
m is the number of path groups.<br>
&nbsp&nbsp vi is the worst violator in the i th path group.<br>
&nbsp&nbsp wi is the weight assigned to the i th path group (the default is 1.0).</ul></ul>
<ul class="bullets">
<li>Using the critical range negative slack method, the equation for the maximum delay cost is:<br>
&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp<img src="images/synthesis/eq2.JPG" alt="synthesis in physical design">
<h6>
 &nbsp&nbsp &nbsp&nbsp &nbsp&nbsp &nbsp&nbspm is the number of path groups.<br>
 &nbsp&nbsp &nbsp&nbsp&nbsp&nbsp &nbsp&nbsp	n is the number of paths in the critical range in the path group.<br><a name="20"></a>
 &nbsp&nbsp &nbsp&nbsp&nbsp&nbsp &nbsp&nbsp	vij is a violator within the critical range of the i th path group.<br>
 &nbsp&nbsp &nbsp&nbsp&nbsp&nbsp &nbsp&nbsp	wi is the weight assigned to the i th path group.
</h6>
</ul>
</ul>
</ul><hr>
<h3><b>Boundary Optimization</b></h3>
<img src="images/synthesis/opt1.JPG" alt="optimization"><br><br><a name="21"></a>
<img src="images/synthesis/opt2.JPG" alt="optimization">

<hr>


<h3><b>Ungrouping</b></h3>
<ul class="bullets"> <li>
Ungrouping merges sub-designs of a given level of the hierarchy into the parent cell or design. It removes hierarchical boundaries and allows Design Compiler to improve timing by reducing the levels of logic and to improve area by sharing logic.
</li></ul><center><a name="22"></a>
<img src="images/synthesis/grouping.JPG" alt="grouping in logic synthesis"></center>
<hr>
<h3><b>Generate Reports</b></h3>
<ul class="bullets"> <li><b>check_timing:</b> This command checks for constraint problems such as undefined clocking, undefined input arrival times and undefined output constraints.
<li><b>report_qor:</b> This command reports timing-path group and cell count details, along with current design statistics such as combinational, noncombinational, and total area. The command also reports static power, design rule violations, and compile-time details.
<li><b>report_constraint:</b> This command tells you whether the design meets the timing, area, power, and design rule constraints.
<li><b>report_timing:</b> This command provides detailed, point-by-point information on the clock paths and data paths that have the worst slack, along with the delay and slack calculation. You can control the scope of the design that is reported, the number of paths to report, and the types of path information that are included in the report. This information is very helpful in determining the cause of timing violations and how to fix them.
<li><a name="23"></a><b>check_mv_design</b> command checks the designs multivoltage constraints, electrical isolation requirements, and connection rules. 
<li><b>report_clock_timing:</b> It reports the clock latency, transition time and skew characteristics at specified clock pins of sequential elements in the network.
</ul>

<hr>
<h3><b>Write Files</b></h3>
<ul class="bullets"> <li>Once the design is successfully compiled and verified after analyses, the next and final step is to write out the files. Write command is used for writing out the required files viz. netlist.
<br><b>write -fromat [verilog | ddc | VHDL] -hierarchy -output [name]</b>
</hr>				  
				  
				  
				  
				  
				  
				  
				  
				  
				  
				  
                  </tbody>
                </table>
                
              </div>

            </div>

          </div>
          
		  
		  
		  
	
		  
		
		  
 		  
 <div class="col-md-2" style="position:sticky; 
		  top:-1120px;">
            	  <div class="row">
  <div class="panel panel-default col-sm-14">
<div class="emptyBlocks"></div>

    
    <div class="panel-body"><div class="sidebar">









<center><a href="pd_qa.html" ><span class="icon_download_alt"></span> <img src="images/book.jpg"></a>	</center>
	
      
<BR>
            <div class="btn-row">
                  <div class="btn-group-vertical">
				  
                    <a href="digital_electronics.html"><button class="btn btn-default" type="button">Digital Electronics Q&A </button></a>
                    <a href="pd_mcqs.html"><button class="btn btn-default" type="button"> Physical Design MCQs </button></a>
					<a href="sta_numericals.html"><button class="btn btn-default" type="button"> STA Numericals</button></a>
                    <a href="pd_verification.html"><button class="btn btn-default" type="button"> PD Verification</button></a>
				  </div>
                </div>

				
				

		
				
    </div>
	
  </div>
</div>



















 <div class="panel-group wrap" id="accordion" role="tablist" aria-multiselectable="true">
      <div class="panel">
        <div class="panel-heading" role="tab" id="headingOne">
          <h4 class="panel-title">
        <a role="button" data-toggle="collapse" data-parent="#accordion" href="#collapseOne" aria-expanded="true" aria-controls="collapseOne">
          Logic Synthesis
        </a>
      </h4> </div>
        <div id="collapseOne" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingOne">  <div class="panel-body">
       <ul class="bullets">
<li>What is synthesis?</li>
<li>Goals of synthesis</li>
<li>Synthesis Flow</li>
<li>Synthesis (input & output)</li>
<li>HDL file gen. & lib setup</li>
<li>Reading files</li>
<li>Design envi. Constraints </li>
<li>Compile</li>
<li>Generate Reports</li>
<li>Write files<br></li>
</ul><center><a class="btn btn-danger" href="logic_synthesis.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->

      <div class="panel">
        <div class="panel-heading" role="tab" id="headingTwo">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapseTwo" aria-expanded="false" aria-controls="collapseTwo">
          PD Inputs
        </a>
      </h4>
        </div>
        <div id="collapseTwo" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingTwo">
          <div class="panel-body">       <ul class="bullets">
<li>Netlist(.v or .vhd)</li>
<li>Constraints</li>
<li>Liberty Timing File(.lib or .db)</li>
<li>Library Exchange Format(LEF)</li>
<li>Technology Related files</li>
<li>TLU+ File</li>
<li>Milkyway Library</li>
<li>Power Specification File</li>
<li>Optimization Directives</li>
<li>Design Exchange Formats</li>
<li>Clock Tree Constraints/ Specification</li>
<li>IO Information File</li></ul>
<center><a class="btn btn-danger" href="pd_inputs.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->

      <div class="panel">
        <div class="panel-heading" role="tab" id="headingThree">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapseThree" aria-expanded="false" aria-controls="collapseThree">
          FloorPlan
        </a>
      </h4>
        </div>
        
		<div id="collapseThree" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingThree">
          <div class="panel-body"><ul class="bullets">
<li>import design</li>
<li>sanity checks</li>
<li>partitioning (flat and hierarchy)</li>
<li>objectives of floorplan</li>
<li>Inputs of floorplan</li>
<li>Floorplan flowchart</li>
<li>Floorplan Techniques</li>
<li>Terminologies and definitions  </li>
<li>Steps in FloorPlan </li>
<li>Utilization</li>
<li>IO Placement</li>
<li>Macro Placement</li>
<li>Macro Placement Tips</li>
<li>Blockages (soft,hard,partial)</li>
<li>Halo/keepout margin</li>
<li>Issues arises due to bad floor-plan)</li>
<li>FloorPlan Qualifications</li>
<li>FloorPlan Output</li></ul>
<center><a class="btn btn-danger" href="floorplan.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->

      <div class="panel">
        <div class="panel-heading" role="tab" id="headingFour">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapseFour" aria-expanded="false" aria-controls="collapseFour">
          PowerPlan
        </a>
      </h4>
        </div>
        <div id="collapseFour" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingFour">
          <div class="panel-body"><ul class="bullets">
<li>levels of power distribution </li>
<li>Power Management</li>
<li>Powerplanning involves</li>
<li>Inputs of powerplan</li>
<li>Properties of ideal powerplan</li>
<li>Power Information </li>
<li>PowerPlan calculations</li>
<li>Sub-Block configuration</li>
<li>fullchip configuration</li>
<li>UPF Content</li>
<li>Isolation Cell</li>
<li>Level Shifters</li>
<li>Retention Registers</li>
<li>Power Switches</li>
<li>Types of Power dissipation</li>
<li>IR Drop</li>
<li>Electromigration</li></ul>
<center><a class="btn btn-danger" href="powerplan.html" ><span class="icon_download_alt"></span> Go To page </a></center>

          </div>
        </div>
      </div>
      <!-- end of panel -->

 <div class="panel">
        <div class="panel-heading" role="tab" id="headingFour">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapseFive" aria-expanded="false" aria-controls="collapseFour">
          Placement
        </a>
      </h4>
        </div>
        <div id="collapseFive" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingFive">
          <div class="panel-body"><ul class="bullets">
<li>Pre-Placement</li>
<li>Pre-Placement Optimization</li>
<li>Placement</li>
<li>Placement Objectives</li>
<li>Goals of Placement</li>
<li>Inputs of Placement</li>
<li>Checks Before placement </li>
<li>Placement Methods(Timing & Congestion)</li>
<li>Placement Steps</li>
<li>Placement Optimization </li>
<li>Placement Qualifications</li>
<li>Placement Outputs</li></ul>
<center><a class="btn btn-danger" href="placement.html" ><span class="icon_download_alt"></span> Go To page </a></center>

          </div>
        </div>
      </div>
      <!-- end of panel -->

 <div class="panel">
        <div class="panel-heading" role="tab" id="heading8">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse8" aria-expanded="false" aria-controls="collapseFour">
          CTS
        </a>
      </h4>
        </div>
        <div id="collapse8" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading8">
          <div class="panel-body"><ul class="bullets">
<li>Pre-CTS Optimization</li></a>
<li>CTS</li></a>
<li>Diff b/w HFNS & CTS</li></a>
<li>Diff b/w Clock & normal buffer</li></a>
<li>CTS inputs</li></a>
<li>CTS Goals</li></a>
<li>Clock latency</li></a>
<li>Clock problems </li></a>
<li>Main concerns for Clock design </li></a>
<li>Clock Skew  </li></a>
<li>Clock Jitter</li></a>
<li>CTS Pre requisites</li></a>
<li>CTS Objects</li></a>
<li>CTS Flow</li></a>
<li>Clock Tree Reference</li></a>
<li>Clock Tree Exceptions</li></a>
<li>CTS Algorithm</li></a>
<li>Analyze the Clock tree</li></a>
<li>Post CTS Optimization</li></a>
<li>CTS Outputs</li></ul>
<center><a class="btn btn-danger" href="cts.html" ><span class="icon_download_alt"></span> Go To page </a></center>

          </div>
        </div>
      </div>
      <!-- end of panel -->

 <div class="panel">
        <div class="panel-heading" role="tab" id="headingsix">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapsesix" aria-expanded="false" aria-controls="collapseFour">
          Routing
        </a>
      </h4>
        </div>
        <div id="collapsesix" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingsix">
          <div class="panel-body"><ul class="bullets">
<li>Importance of Routing as Technology Shrinks</li>
<li>Routing Objectives</li>
<li>Routing</li>
<li>Routing Inputs</li>
<li>Routing Goals</li>
<li>Routing constraints</li>
<li>Routing Flow</li>
<li>Trial/Global Routing</li>
<li>Track Assignment</li>
<li>Detail/Nano Routing</li>
<li>Grid based Routing</li>
<li>Routing Preferences</li>
<li>Post Routing Optimization </li>
<li>Filler Cell Insertion</li>
<li>Metal Fill</li>
<li>Spare Cells Tie-up/ Tie-down</li></ul>
<center><a class="btn btn-danger" href="routing.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->

 <div class="panel">
        <div class="panel-heading" role="tab" id="headingseven">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapseseven" aria-expanded="false" aria-controls="collapseFour">
          STA
        </a>
      </h4>
        </div>
        <div id="collapseseven" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingseven">
          <div class="panel-body"><ul class="bullets">
<li>Diff b/w DTA & STA</li>
<li>Static Timing Analysis</li>
<li>main steps in STA</li>
<li>STA(input & output)</li>
<li>Timing Report</li>
<li>Clocked storage elements</li>
<li>Delays </li>
<li>Pins related to clock </li>
<li>Timing Arc</li>
<li>Timing Unate</li>
<li>Clock definitions in STA</li>
<li>Timing Paths </li>
<li>Timing Path Groups </li>
<li>Clock Latency </li>
<li>Insertion Delay </li>
<li>Clock Uncertainty</li>
<li>Clock Skew </li>
<li>Clock Jitter </li>
<li>Glitch</li>
<li>Pulse width</li>
<li>Duty Cycle </li>
<li>Transition/Slew</li>
<li>Asynchronous Path</li>
<li>Critical Path</li>
<li>Shortest Path </li>
<li>Clock Gating Path</li>
<li>Launch path </li>
<li>Arrival Path </li>
<li>Required Time</li>
<li>Common Path Pessimism(CPP/CRPR)</li>
<li>Slack </li>
<li>Setup and Hold time</li>
<li>Setup & hold time violations</li>
<li>Recovery Time</li>
<li>Removal Time </li>
<li>Recovery & Removal time violations</li>
<li>Single Cycle path </li>
<li>Multi Cycle Path </li>
<li>Half Cycle Path</li>
<li>False Path</li>
<li>Clock Domain Crossing(CDC) </li>
<li>Clock Domain Synchronization Scheme</li>
<li>Bottleneck Analysis</li>
<li>Multi-VT Cells(HVT LVT SVT)</li>
<li>Time Borrowing/Stealing</li>
<li>Types of STA (PBA GBA)</li>
<li>Diff b/w PBA & GBA </li>
<li>Block based STA & Path based STA</li></ul>
<center><a class="btn btn-danger" href="sta.html" ><span class="icon_download_alt"></span> Go To page </a></center>

          </div>
        </div>
       
      </div>
      
      <!-- end of panel -->
<br>

 <div class="panel">
        <div class="panel-heading" role="tab" id="heading10">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse10" aria-expanded="false" aria-controls="collapseFour">
          Congestion Analysis
        </a>
      </h4>
        </div>
        <div id="collapse10" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading10">
          <div class="panel-body"><ul class="bullets">
<li>Congestion Analysis</li>
<li>Routing Congestion Analysis</li>
<li>Placement Cong. Analysis</li>
<li>Routing Congestion causes</li>
<li>Congestion Fixes</li>
<li>Global & local cong.</li>
<li>Congestion Profiles</li></ul>
<center><a class="btn btn-danger" href="congestion_analysis.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->
 <div class="panel">
        <div class="panel-heading" role="tab" id="heading11">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse11" aria-expanded="false" aria-controls="collapseFour">
          Power Analysis
        </a>
      </h4>
        </div>
        <div id="collapse11" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading11">
          <div class="panel-body"><ul class="bullets">
<li>Power Analysis</li>
<li>Leakeage Power</li>
<li>Switching Power</li>
<li>Short Circuit</li>
<li>Leakage/static Power </li>
<li>Static power Dissipation</li>
<li>Types of Static Leakage</li>
<li>Static Power Reduction Techniques </li>
<li>Dynamic/Switching Power </li>
<li>Dynamic Power calculation depends on </li>
<li>Types of Dynamic Power </li>
<li>Dynamic Power Reduction Techniques </li></ul>
<center><a class="btn btn-danger" href="power_analysis.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->
 <div class="panel">
        <div class="panel-heading" role="tab" id="heading12">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse12" aria-expanded="false" aria-controls="collapseFour">
          IR Analysis
        </a>
      </h4>
        </div>
        <div id="collapse12" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading12">
          <div class="panel-body"><ul class="bullets">
<li>IR Drop Analysis</li>
<li>Types of IR Drop & their methodologies </li>
<li>IR Drop Reasons </li>
<li>IR Drop Robustness Checks </li>
<li>IR Drop Impacts </li>
<li>IR Drop Remedies </li>
<li>Ldi/dt Effects </li></ul>
<center><a class="btn btn-danger" href="ir_analysis.html" ><span class="icon_download_alt"></span> Go To page </a></center>
 </div>
        </div>
      </div>
      <!-- end of panel -->
<br>
 <div class="panel">
        <div class="panel-heading" role="tab" id="heading13">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse13" aria-expanded="false" aria-controls="collapseFour">
          Issues in PD
        </a>
      </h4>
        </div>
        <div id="collapse13" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading13">
          <div class="panel-body"><ul class="bullets">
<li>Design Parasitics</li>
<li>Latch-Up </li>
<li>Electrostatic Discharge(ESD) </li>
<li>Electromigration </li>
<li>Antenna Effect </li>
<li>Crosstalk </li>
<li>Soft Errors </li>
<li>Sef Heating </li>
</ul>
<center><a class="btn btn-danger" href="pd_issues.html" ><span class="icon_download_alt"></span> Go To page </a></center>

    </div>
        </div>
      </div>
      <!-- end of panel -->
	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading14">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse14" aria-expanded="false" aria-controls="collapseFour">
          Cells in PD
        </a>
      </h4>
        </div>
        <div id="collapse14" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading14">
          <div class="panel-body"><ul class="bullets">
<li>Cells in PD</li>
<li>Standard Cells </li>
<li>ICG Cells </li>
<li>Well Taps </li>
<li>End Caps </li>
<li>Filler Cells </li>
<li>Decap Cells </li>
<li>ESD Clamp </li>
<li>Spare Cells</li>
<li>Tie Cells</li>
<li>Delay Cells</li>
<li>Metrology Cells </li></ul>
<center><a class="btn btn-danger" href="pd_cells.html" ><span class="icon_download_alt"></span> Go To page </a></center>

          </div>
        </div>
      </div>
      <!-- end of panel -->
	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading15">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse15" aria-expanded="false" aria-controls="collapseFour">
          IO Design
        </a>
      </h4>
        </div>
        <div id="collapse15" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading15">
          <div class="panel-body"><ul class="bullets">
<li>IO Pads</li>
<li>Types of IO Pads</li>
      </ul>
<center><a class="btn btn-danger" href="io_design.html" ><span class="icon_download_alt"></span> Go To page </a></center>


  </div>
        </div>
      </div>
      <!-- end of panel -->
	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading16">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse16" aria-expanded="false" aria-controls="collapseFour">
          Delay Models
        </a>
      </h4>
        </div>
        <div id="collapse16" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading16">
          <div class="panel-body"><ul class="bullets">
<li>Delay Calculation</li>
<li>Delay Models</li>
<li>Interconnect Delay Models<br> </li>
<li>Cell Delay Models</li>   </ul>     
<center><a class="btn btn-danger" href="delay_models.html" ><span class="icon_download_alt"></span> Go To page </a></center>
  
</div>
        </div>
      </div>
      <!-- end of panel -->
	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading17">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse17" aria-expanded="false" aria-controls="collapseFour">
          ECO
        </a>
      </h4>
        </div>
        <div id="collapse17" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading17">
          <div class="panel-body"><ul class="bullets">
<li>Engineering Change Order</li>
<li>Post Synthesis ECO </li>
<li>Post Route ECO </li>
<li>Post Silicon ECO </li>
<li>Metal Layer ECO Example </li></ul>
<center><a class="btn btn-danger" href="eco.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->
	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading18">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse18" aria-expanded="false" aria-controls="collapseFour">
          Types of Std cells
        </a>
      </h4>
        </div>
        <div id="collapse18" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading18">
          <div class="panel-body"><ul class="bullets">
<li>std cell library types</li></a>
<li>Classification wrt density and Vth </li> </ul>
<center><a class="btn btn-danger" href="std_cell_types.html" ><span class="icon_download_alt"></span> Go To page </a></center>
         </div>
        </div>
      </div>
      <!-- end of panel -->
<br>
	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading19">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse19" aria-expanded="false" aria-controls="collapseFour">
          DFM/DFY
        </a>
      </h4>
        </div>
        <div id="collapse19" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading19">
          <div class="panel-body"><ul class="bullets">
<li>The Discontinuity</li>
<li>Discontinuity: Classification</li>
<li>DFM/DFY </li>
<li>Yield Classification </li>
<li>Why DFM/DFY? </li>
<li>DFM/DFY Solution </li>
<li>Wire Spreading</li>
<li>metal Fill</li>
<li>CAA</li>
<li>CMP Aware-Design</li>
<li>Redundant Via</li>
<li>RET</li>
<li>Litho Process Check(LPC)</li>
<li>Layout Dependent Effects </li>
<li>Resolution Enhancement Techniques </li>
<li>Types of RET</li>
<li>Optical Proximity Correction(OPC)</li>
<li>Scattering Bars</li>
<li>Multiple Patterning</li>
<li>Phase-shift Masking </li>
<li>Off-Axis Illumination</li></ul>
<center><a class="btn btn-danger" href="dfm_dfy.html" ><span class="icon_download_alt"></span> Go To page </a></center>

          </div>
        </div>
      </div>
      <!-- end of panel -->	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading20">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse20" aria-expanded="false" aria-controls="collapseFour">
          MC/MM/OCV
        </a>
      </h4>
        </div>
        <div id="collapse20" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading20">
          <div class="panel-body"><ul class="bullets">
<li>Corners</li>
<li>Need for corner analysis</li>
<li>PVT Variations </li>
<li>Corner Analysis</li>
<li>PVT/RC Corners</li>
<li>Temperature Inversion</li>
<li>Cross Corner Analysis</li>
<li>Modes of Analysis</li>
<li>MC/MM Analysis</li>
<li>OCV</li>
<li>Derating</li>
<li>OCV Timing Checks</li>
<li>OCV Enhancements</li>
<li>AOCV </li>
<li>SSTA</li>
<li>CRPR/CPPR</li></ul>
          <center><a class="btn btn-danger" href="mc_mm_ocv.html" ><span class="icon_download_alt"></span> Go To page </a></center>

		  </div>
        </div>
      </div>
      <!-- end of panel -->
	 

    </div>
    <!-- end of #accordion -->




<div class="panel panel-default col-sm-14">
<div class="emptyBlocks"></div>
    <div class="panel-body"><div class="sidebar">
<div class="mobileShow"> <center>


</div></center>
    
<div class="mobileHide">
<center>

</center>
</div></div></div></div>




  </div>
  <!-- end of wrap -->


<style>
hr { 
  display: block;
  margin-top: 0.5em;
  margin-bottom: 0.5em;
  margin-left: auto;
  margin-right: auto;
  border-color: grey;
  border-width: 1px;
} 
</style>






<!-- end of container -->

  </div>
	 <!--/social-box-->
          </div> 	  
		  
		  
		  
		  
		  

		
            	  <div class="row">
  <div class="panel panel-default col-sm-14">
<div class="emptyBlocks"></div>

    <style>
body {
  margin: 0;
  font-family: 'Roboto';
  font-size: 14px;
  background: #455A64;
}



.container {
  max-width: 970px;
}


.wrap {
  box-shadow: 0px 2px 2px 0px rgba(0, 0, 0, 0.14), 0px 3px 1px -2px rgba(0, 2, 0, 0.2), 0px 1px 5px 0px rgba(0, 0, 0, 0.12);
  border-radius: 0px;
}

a:focus,
a:hover,
a:active {
  outline: 1;
  text-decoration: black;
}

.panel {
  border-width: 0 0 4px 0;
  border-style: solid;
  border-color: #696969;
  background: none;
  box-shadow: black;
}

.panel:last-child {
  border-bottom: none;
}

.panel-group > .panel:first-child .panel-heading {
  border-radius: 0px 0px 0 0;
}

.panel-group .panel {
  border-radius: 0;
}

.panel-group .panel + .panel {
  margin-top: 0;
}

.panel-heading {
  background-color: #black;
  border-radius: 0;
  border: none;
  color: #000000;
  padding: 0;
}

.panel-title a {
  display: block;
  color: #000000;
  padding: 0px;
  position: relative;
  font-size: 16px;
  font-weight: 400;
}

.panel-body {
  background: #fff;
}

.panel:last-child .panel-body {
  border-radius: 1 0 px px;
}

.panel:last-child .panel-heading {
  border-radius: 0 0 4px 4px;
  transition: border-radius 0.3s linear 0.2s;
}

.panel:last-child .panel-heading.active {
  border-radius: 0;
  transition: border-radius linear 0s;
}
/* #bs-collapse icon scale option */

.panel-heading a:before {
  position: absolute;
  font-family: 'Material Icons';
  right: px;
  top: 0px;
  font-size: 24px;
  transition: all 0.5s;
  transform: scale(1);
}

.panel-heading.active a:before {
  content: ' ';
  transition: all 0.9s;
  transform: scale(0);
}

#bs-collapse .panel-heading a:after {
  content: ' ';
  font-size: 24px;
  position: absolute;
  font-family: 'Material Icons';
  right: 5px;
  top: 10px;
  transform: scale(0);
  transition: all 0.5s;
}

#bs-collapse .panel-heading.active a:after {
  content: '\e909';
  transform: scale(1);
  transition: all 0.5s;
}
/* #accordion rotate icon option */

#accordion .panel-heading a:before {
  content: '\e316';
  font-size: 24px;
  position: absolute;
  font-family: 'Material Icons';
  right: 5px;
  top: 10px;
  transform: rotate(180deg);
  transition: all 0.5s;
}

#accordion .panel-heading.active a:before {
  transform: rotate(0deg);
  transition: all 0.5s;
}
	</style>
 

   
   



<script>
$(document).ready(function() {
  $('.collapse.in').prev('.panel-heading').addClass('active');
  $('#accordion, #bs-collapse')
    .on('show.bs.collapse', function(a) {
      $(a.target).prev('.panel-heading').addClass('active');
    })
    .on('hide.bs.collapse', function(a) {
      $(a.target).prev('.panel-heading').removeClass('active');
    });
});
</script>
				
				
				
				
    </div>
  </div>
</div>
  </div>
	 <!--/social-box-->
          </div> 
		  
		  
		  
		  
		  
	
		  
		

          <!--/col-->

        </div>




        <!-- statics end -->




        <!-- project team & activity start -->
        <div class="row">
          <div class="col-md- portlets">
            <!-- Widget -->
            <div class="panel panel-default">
              <div class="panel-heading">
                
				<div class="container">
                
        
</div>
	
	 
	  <div class="text-center">
       
          <!--
            All the links in the footer should remain intact.
            You can delete the links only if you purchased the pro version.
            Licensing information: https://bootstrapmade.com/license/
            Purchase the pro version form: https://bootstrapmade.com/buy/?theme=NiceAdmin
          -->
          
		 <center>



Copyright © 2021 <BR>

<div class="footer-wrapper">
                        
                       
                        <a class="footer-icon linkedin" href="https://www.linkedin.com/in/ferozchoudhary/" target="_blank">
                           <svg style="enable-background:new 0 0 64 64;" version="1.1" viewBox="0 0 64 64" xml:space="preserve" width="35px" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" fill="#0072FF">
                              <g>
                                 <path d="M8,54.7C8,55.4,8.6,56,9.3,56h9.3c0.7,0,1.3-0.6,1.3-1.3V23.9c0-0.7-0.6-1.3-1.3-1.3H9.3   c-0.7,0-1.3,0.6-1.3,1.3V54.7z"/>
                                 <path d="M46.6,22.3c-4.5,0-7.7,1.8-9.4,3.7c-0.4,0.4-1.1,0.1-1.1-0.5l0-1.6c0-0.7-0.6-1.3-1.3-1.3h-9.4   c-0.7,0-1.3,0.6-1.3,1.3c0.1,5.7,0,25.4,0,30.7c0,0.7,0.6,1.3,1.3,1.3h9.5c0.7,0,1.3-0.6,1.3-1.3V37.9c0-1,0-2,0.3-2.7c0.8-2,2.6-4.1,5.7-4.1c4.1,0,6,3.1,6,7.6v15.9c0,0.7,0.6,1.3,1.3,1.3h9.3c0.7,0,1.3-0.6,1.3-1.3V37.4C60,27.1,54.1,22.3,46.6,22.3z"/>
                                 <path d="M13.9,18.9L13.9,18.9c3.8,0,6.1-2.4,6.1-5.4C19.9,10.3,17.7,8,14,8c-3.7,0-6,2.3-6,5.4   C8,16.5,10.3,18.9,13.9,18.9z"/>
                              </g>
                           </svg>
                        </a>
                        <a class="footer-icon youtube" href="https://youtube.com/c/FerozAhmed_PhysicalDesign?sub_confirmation=1" target="_blank">
                           <svg width="35px" viewBox="0 0 32 32" xml:space="preserve" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
                              <g>
                                 <path d="M31.67,9.179c0,0-0.312-2.353-1.271-3.389c-1.217-1.358-2.58-1.366-3.205-1.443C22.717,4,16.002,4,16.002,4   h-0.015c0,0-6.715,0-11.191,0.347C4.171,4.424,2.809,4.432,1.591,5.79C0.633,6.826,0.32,9.179,0.32,9.179S0,11.94,0,14.701v2.588   c0,2.763,0.32,5.523,0.32,5.523s0.312,2.352,1.271,3.386c1.218,1.358,2.815,1.317,3.527,1.459C7.677,27.919,15.995,28,15.995,28   s6.722-0.012,11.199-0.355c0.625-0.08,1.988-0.088,3.205-1.446c0.958-1.034,1.271-3.386,1.271-3.386s0.32-2.761,0.32-5.523v-2.588   C31.99,11.94,31.67,9.179,31.67,9.179z" fill="#E02F2F"/>
                                 <polygon fill="#FFFFFF" points="12,10 12,22 22,16"/>
                              </g>
                           </svg>
                        </a>
						<a class="footer-icon facebook" href="https://www.facebook.com/zoref5619" target="_blank">
                           <svg version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" x="0px" y="0px" width="35px"
                              viewBox="0 0 512 512" fill="#385C8E" style="enable-background:new 0 0 512 512;" xml:space="preserve">
                              <g>
                                 <path d="M134.941,272.691h56.123v231.051c0,4.562,3.696,8.258,8.258,8.258h95.159c4.562,0,8.258-3.696,8.258-8.258V273.78h64.519c4.195,0,7.725-3.148,8.204-7.315l9.799-85.061c0.269-2.34-0.472-4.684-2.038-6.44c-1.567-1.757-3.81-2.763-6.164-2.763h-74.316V118.88c0-16.073,8.654-24.224,25.726-24.224c2.433,0,48.59,0,48.59,0c4.562,0,8.258-3.698,8.258-8.258V8.319c0-4.562-3.696-8.258-8.258-8.258h-66.965C309.622,0.038,308.573,0,307.027,0c-11.619,0-52.006,2.281-83.909,31.63c-35.348,32.524-30.434,71.465-29.26,78.217v62.352h-58.918c-4.562,0-8.258,3.696-8.258,8.258v83.975C126.683,268.993,130.379,272.691,134.941,272.691z"/>
                              </g>
                           </svg>
                        </a>
                        <a class="footer-icon instagram" href="https://www.instagram.com/rising_legend/" target="_blank">
                           <svg version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" x="0px" y="0px" width="35px"
                              viewBox="0 0 551.034 551.034" xml:space="preserve">
                              <g>
                                 <linearGradient id="SVGID_1_" gradientUnits="userSpaceOnUse" x1="275.517" y1="4.57" x2="275.517" y2="549.72" gradientTransform="matrix(1 0 0 -1 0 554)">
                                 <stop  offset="0" style="stop-color:#E09B3D"/>
                                 <stop  offset="0.3" style="stop-color:#C74C4D"/>
                                 <stop  offset="0.6" style="stop-color:#C21975"/>
                                 <stop  offset="1" style="stop-color:#7024C4"/>
                              </linearGradient>
                              <path class="insta-square" style="fill:url(#SVGID_1_);" d="M386.878,0H164.156C73.64,0,0,73.64,0,164.156v222.722
                                 c0,90.516,73.64,164.156,164.156,164.156h222.722c90.516,0,164.156-73.64,164.156-164.156V164.156
                                 C551.033,73.64,477.393,0,386.878,0z M495.6,386.878c0,60.045-48.677,108.722-108.722,108.722H164.156
                                 c-60.045,0-108.722-48.677-108.722-108.722V164.156c0-60.046,48.677-108.722,108.722-108.722h222.722
                                 c60.045,0,108.722,48.676,108.722,108.722L495.6,386.878L495.6,386.878z"/>
                              
                                 <linearGradient id="SVGID_2_" gradientUnits="userSpaceOnUse" x1="275.517" y1="4.57" x2="275.517" y2="549.72" gradientTransform="matrix(1 0 0 -1 0 554)">
                                 <stop  offset="0" style="stop-color:#E09B3D"/>
                                 <stop  offset="0.3" style="stop-color:#C74C4D"/>
                                 <stop  offset="0.6" style="stop-color:#C21975"/>
                                 <stop  offset="1" style="stop-color:#7024C4"/>
                              </linearGradient>
                              <path style="fill:url(#SVGID_2_);" d="M275.517,133C196.933,133,133,196.933,133,275.516s63.933,142.517,142.517,142.517
                                 S418.034,354.1,418.034,275.516S354.101,133,275.517,133z M275.517,362.6c-48.095,0-87.083-38.988-87.083-87.083
                                 s38.989-87.083,87.083-87.083c48.095,0,87.083,38.988,87.083,87.083C362.6,323.611,323.611,362.6,275.517,362.6z"/>
                              
                              <linearGradient id="SVGID_3_" gradientUnits="userSpaceOnUse" x1="418.31" y1="4.57" x2="418.31" y2="549.72" gradientTransform="matrix(1 0 0 -1 0 554)">
                                 <stop  offset="0" style="stop-color:#E09B3D"/>
                                 <stop  offset="0.3" style="stop-color:#C74C4D"/>
                                 <stop  offset="0.6" style="stop-color:#C21975"/>
                                 <stop  offset="1" style="stop-color:#7024C4"/>
                              </linearGradient>
                                 <circle style="fill:url(#SVGID_3_);" cx="418.31" cy="134.07" r="34.15"/>
                              </g>
                           </svg>
                        </a>
                     </div>

</div>

  </div>
	<center>	<img src="images/footer.jpg"><br>	</center><br>
<style>
body{
  background:#eee;
  
}
.main{
  display:flex;
  margin-top:10px;
  align-items:right;
  justify-content:right;
}
.footer-wrapper .footer-icon,
.footer-wrapper .footer-icon:visited {
  display: inline-block;
  background-color: #fff;
  width: 40px;
  height: 40px;
  border: 0;
  line-height: 60px;
  margin: 0 10px;
  text-align: center;
  position: relative;
  overflow: hidden;
  border-radius: 28%;
  box-shadow: 0 5px 15px -5px rgba(0,0,0,0.3);
  opacity: 0.99;
}
.footer-wrapper .footer-icon:before {
  content: '';
  width: 120%;
  height: 120%;
  position: absolute;
  -webkit-transform: rotate(45deg);
          transform: rotate(45deg);
}

.footer-wrapper .footer-icon,
.footer-wrapper .footer-icon:before,
.footer-wrapper .footer-icon svg{
  transition: all 0.35s;
  transition-timing-function: cubic-bezier(0.31, -0.105, 0.43, 1.59);
  outline: 0;
}
.footer-wrapper .footer-icon:before {
  top: 90%;
  left: -110%;
}
.footer-wrapper .footer-icon:focus,
.footer-wrapper .footer-icon:hover{
    background-color: transparent;
}
.footer-wrapper .footer-icon svg{
  -webkit-transform: scale(0.8);
          transform: scale(0.8);
  height: 30px;
  margin: auto;
  font-size: 0;
  text-align: center;
  position: absolute;
  top: 0;
  bottom: 0;
  left: 0;
  right: 0;
}
.footer-wrapper .footer-icon.facebook:before {
  background-color: #3b5998;
}


.footer-wrapper .footer-icon.telegram:before {
  background-color: #3cf;
}
.footer-wrapper .footer-icon.google:before {
  background-color: #dc4a38;
}
.footer-wrapper .footer-icon.linkedin:before{
  background-color: #0072FF;
}
.footer-wrapper .footer-icon.youtube:before {
  background-color: #E02F2F;
}
.footer-wrapper .footer-icon.youtube:hover svg g path,
.footer-wrapper .footer-icon.youtube:focus svg g path {
  fill:#fff;
}
.footer-wrapper .footer-icon.youtube:hover svg g polygon,
.footer-wrapper .footer-icon.youtube:focus svg g polygon {
  fill:#E02F2F;
}

.footer-wrapper .footer-icon.instagram:before {
    background-color: #C21975;
}
/* .footer-wrapper .footer-icon.instagram:hover svg,
.footer-wrapper .footer-icon.instagram:focus svg {
  filter: invert(200%) sepia(50%) saturate(1) hue-rotate(100deg) brightness(100%) 
 fill : #FFF;
}*/
.footer-icon.instagram:hover svg{
	fill : #FFF;
}

.footer-wrapper .footer-icon:focus:before,
.footer-wrapper .footer-icon:hover:before {
  top: -10%;
  left: -10%;
}
.footer-wrapper .footer-icon:focus svg,
.footer-wrapper .footer-icon:hover svg 
{
  fill:#fff;
  color: #fff;
  -webkit-transform: scale(1);
  transform: scale(1);
}
</style>		
				</div>
                <div class="widget-icons pull-right">
               
                </div>
                <div class="clearfix"></div>
              </div>

              
        <!-- project team & activity end -->


      </section>
     
		 
		 </a></center>
        
      </div>
    </section>
    <!--main content end-->
  </section>
  <!-- container section start -->















  
  
	<!-- /Services section -->
	
	
	
	<style>
body {
  font-family: Arial, Helvetica, sans-serif;
  font-size: 30px;
}

#myBtn {
  display: none;
  position: fixed;
  bottom: 20px;
  right: 30px;
  z-index: 99;
  font-size: 38px;
  border: none;
  outline: none;
  background-color: transparent;
  color: white;
  cursor: pointer;
  padding: 0px;
  border-radius: 8px;
}

#myBtn:hover {
  background-color: #555;
}
</style>


<button onclick="topFunction()" id="myBtn" title="Go to top">&#x1F51D;</button>
	<script>
//Get the button
var mybutton = document.getElementById("myBtn");

// When the user scrolls down 20px from the top of the document, show the button
window.onscroll = function() {scrollFunction()};

function scrollFunction() {
  if (document.body.scrollTop > 20 || document.documentElement.scrollTop > 20) {
    mybutton.style.display = "block";
  } else {
    mybutton.style.display = "none";
  }
}

// When the user clicks on the button, scroll to the top of the document
function topFunction() {
  document.body.scrollTop = 0;
  document.documentElement.scrollTop = 0;
}
</script>
	
	
	
	
	
		
	
	
	


			  
					  
					  
					  
                  </tbody>
                </table>
              </div>

            </div>

          </div>
          

      </section>
     
	
	
	 
	 
    </section>
    <!--main content end-->
  </section>
  <!-- container section start -->

  <!-- javascripts -->


  <script src="js/jquery-1.8.3.min.js"></script>
  <!-- bootstrap -->
  <script src="js/bootstrap.min.js"></script>
  <!-- nice scroll -->
  <script src="js/jquery.scrollTo.min.js"></script>
  <script src="js/jquery.nicescroll.js" type="text/javascript"></script>
  <!-- charts scripts -->
 
  
    <!--custome script for all page-->
    <script src="js/scripts.js"></script>
    <!-- custom script for this page-->

    <script src="js/jquery.slimscroll.min.js"></script>
   
	
	

</body>

</html>
