Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     1980 LCs used as LUT4 only
Info:      162 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      514 LCs used as DFF only
Info: Packing carries..
Info:        0 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 12.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 581)
Info: promoting processor.PC.outAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [reset] (fanout 40)
Info: promoting processor.id_ex_reg.data_out_SB_DFFSR_Q_9_R [reset] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_I3_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting processor.PC.outAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        0 LCs used to legalise carry chains.
Info: Checksum: 0xd11b5414

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x2cfe26e0

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2658/ 5280    50%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     4/    8    50%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial placement for remaining 2689 cells.
Info:   initial placement placed 500/2689 cells
Info:   initial placement placed 1000/2689 cells
Info:   initial placement placed 1500/2689 cells
Info:   initial placement placed 2000/2689 cells
Info:   initial placement placed 2500/2689 cells
Info:   initial placement placed 2689/2689 cells
Info: Initial placement time 1.52s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 2945, wirelen = 72056
Info:   at iteration #5: temp = 0.062500, timing cost = 2760, wirelen = 72411
Info:   at iteration #10: temp = 0.001953, timing cost = 3215, wirelen = 71754
Info:   at iteration #15: temp = 0.001153, timing cost = 4014, wirelen = 70064
Info:   at iteration #20: temp = 0.000757, timing cost = 2938, wirelen = 68331
Info:   at iteration #25: temp = 0.000496, timing cost = 2726, wirelen = 67863
Info:   at iteration #30: temp = 0.000402, timing cost = 3154, wirelen = 65624
Info:   at iteration #35: temp = 0.000328, timing cost = 2863, wirelen = 64569
Info:   at iteration #40: temp = 0.000281, timing cost = 3154, wirelen = 62569
Info:   at iteration #45: temp = 0.000253, timing cost = 3215, wirelen = 61260
Info:   at iteration #50: temp = 0.000217, timing cost = 2863, wirelen = 59591
Info:   at iteration #55: temp = 0.000196, timing cost = 3352, wirelen = 57402
Info:   at iteration #60: temp = 0.000177, timing cost = 2578, wirelen = 54805
Info:   at iteration #65: temp = 0.000160, timing cost = 3094, wirelen = 54198
Info:   at iteration #70: temp = 0.000144, timing cost = 2452, wirelen = 51476
Info:   at iteration #75: temp = 0.000137, timing cost = 3475, wirelen = 48516
Info:   at iteration #80: temp = 0.000130, timing cost = 3009, wirelen = 46949
Info:   at iteration #85: temp = 0.000124, timing cost = 2865, wirelen = 44163
Info:   at iteration #90: temp = 0.000112, timing cost = 3127, wirelen = 41225
Info:   at iteration #95: temp = 0.000112, timing cost = 2601, wirelen = 39251
Info:   at iteration #100: temp = 0.000106, timing cost = 3226, wirelen = 37491
Info:   at iteration #105: temp = 0.000096, timing cost = 2706, wirelen = 34958
Info:   at iteration #110: temp = 0.000096, timing cost = 2769, wirelen = 32720
Info:   at iteration #115: temp = 0.000091, timing cost = 3364, wirelen = 31402
Info:   at iteration #120: temp = 0.000082, timing cost = 2443, wirelen = 30320
Info:   at iteration #125: temp = 0.000082, timing cost = 2962, wirelen = 27828
Info:   at iteration #130: temp = 0.000078, timing cost = 2546, wirelen = 26636
Info:   at iteration #135: temp = 0.000074, timing cost = 2263, wirelen = 25345
Info:   at iteration #140: temp = 0.000070, timing cost = 2697, wirelen = 24034
Info: Legalising relative constraints...
Info:     moved 0 cells, 0 unplaced (after legalising chains)
Info:   at iteration #145: temp = 0.000067, timing cost = 2273, wirelen = 23092
Info:   at iteration #150: temp = 0.000060, timing cost = 2152, wirelen = 21883
Info:   at iteration #155: temp = 0.000057, timing cost = 2474, wirelen = 20994
Info:   at iteration #160: temp = 0.000054, timing cost = 1958, wirelen = 20172
Info:   at iteration #165: temp = 0.000047, timing cost = 2606, wirelen = 19670
Info:   at iteration #170: temp = 0.000044, timing cost = 2499, wirelen = 18622
Info:   at iteration #175: temp = 0.000040, timing cost = 2404, wirelen = 18100
Info:   at iteration #180: temp = 0.000036, timing cost = 2001, wirelen = 17582
Info:   at iteration #185: temp = 0.000033, timing cost = 2260, wirelen = 16883
Info:   at iteration #190: temp = 0.000031, timing cost = 2091, wirelen = 16298
Info:   at iteration #195: temp = 0.000020, timing cost = 2100, wirelen = 15721
Info:   at iteration #200: temp = 0.000016, timing cost = 2142, wirelen = 14916
Info:   at iteration #205: temp = 0.000010, timing cost = 2114, wirelen = 14475
Info:   at iteration #210: temp = 0.000004, timing cost = 2040, wirelen = 14247
Info:   at iteration #215: temp = 0.000002, timing cost = 2090, wirelen = 14140
Info:   at iteration #220: temp = 0.000001, timing cost = 2085, wirelen = 14104
Info:   at iteration #225: temp = 0.000000, timing cost = 2092, wirelen = 14086
Info:   at iteration #230: temp = 0.000000, timing cost = 2093, wirelen = 14086
Info:   at iteration #235: temp = 0.000000, timing cost = 2094, wirelen = 14077
Info:   at iteration #237: temp = 0.000000, timing cost = 2093, wirelen = 14075 
Info: SA placement time 43.82s

Info: Max frequency for clock               'clk': 20.69 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 21.77 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET   -> posedge clk              : 39.85 ns
Info: Max delay posedge $PACKER_GND_NET   -> posedge clk_proc_$glb_clk: 30.74 ns
Info: Max delay posedge clk               -> posedge $PACKER_GND_NET  : 24.06 ns
Info: Max delay posedge clk               -> <async>                  : 7.69 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 41.40 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge $PACKER_GND_NET  : 29.18 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 53.52 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [ 29810,  32332) |+
Info: [ 32332,  34854) | 
Info: [ 34854,  37376) |*+
Info: [ 37376,  39898) |**+
Info: [ 39898,  42420) |***+
Info: [ 42420,  44942) |***+
Info: [ 44942,  47464) |********+
Info: [ 47464,  49986) |******+
Info: [ 49986,  52508) |***+
Info: [ 52508,  55030) |**************+
Info: [ 55030,  57552) |*********+
Info: [ 57552,  60074) |**************+
Info: [ 60074,  62596) |*****************+
Info: [ 62596,  65118) |****************************+
Info: [ 65118,  67640) |*********************+
Info: [ 67640,  70162) |********************+
Info: [ 70162,  72684) |****************+
Info: [ 72684,  75206) |***********+
Info: [ 75206,  77728) |**********************************+
Info: [ 77728,  80250) |************************************************************ 
Info: Checksum: 0xe997167e

Info: Routing..
Info: Setting up routing queue.
Info: Routing 8799 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       22        977 |   22   977 |      7830|       0.18       0.18|
Info:       2000 |      150       1849 |  128   872 |      7029|       0.20       0.39|
Info:       3000 |      369       2630 |  219   781 |      6308|       0.21       0.60|
Info:       4000 |      774       3225 |  405   595 |      5806|       0.25       0.85|
Info:       5000 |      922       4077 |  148   852 |      5026|       0.30       1.15|
Info:       6000 |     1085       4914 |  163   837 |      4280|       0.49       1.64|
Info:       7000 |     1378       5621 |  293   707 |      3695|       0.42       2.06|
Info:       8000 |     1629       6370 |  251   749 |      3100|       0.49       2.55|
Info:       9000 |     1858       7141 |  229   771 |      2462|       0.43       2.98|
Info:      10000 |     2116       7883 |  258   742 |      1851|       0.50       3.48|
Info:      11000 |     2480       8519 |  364   636 |      1476|       0.66       4.14|
Info:      12000 |     2935       9064 |  455   545 |      1161|       0.70       4.83|
Info:      13000 |     3418       9581 |  483   517 |       969|       0.85       5.69|
Info:      14000 |     3914      10085 |  496   504 |       779|       0.65       6.34|
Info:      15000 |     4332      10667 |  418   582 |       420|       0.49       6.84|
Info:      15819 |     4563      11256 |  231   589 |         0|       0.62       7.46|
Info: Routing complete.
Info: Router1 time 7.46s
Info: Checksum: 0x958d4a1d

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_30_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net data_out[1] budget 2.422000 ns (16,11) -> (15,12)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  4.8  9.2    Net processor.addr_adder_mux.input1_SB_LUT4_O_20_I2_SB_LUT4_O_I2 budget -1.849000 ns (15,12) -> (10,24)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_I0_LC.I0
Info:  1.3 10.5  Source processor.addr_adder_mux.input1_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_I0_LC.O
Info:  3.7 14.2    Net processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I2 budget -0.187000 ns (10,24) -> (10,16)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_LC.I2
Info:  1.2 15.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_LC.O
Info:  4.2 19.6    Net processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_O budget 0.889000 ns (10,16) -> (12,7)
Info:                Sink processor.alu_main.B_SB_LUT4_O_20_LC.I3
Info:  0.9 20.5  Source processor.alu_main.B_SB_LUT4_O_20_LC.O
Info:  3.0 23.4    Net processor.alu_mux_out[1] budget 0.464000 ns (12,7) -> (11,10)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 24.3  Source data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 26.1    Net data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 budget 1.011000 ns (11,10) -> (12,10)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 27.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 28.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 1.568000 ns (12,10) -> (12,11)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 29.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 32.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 1.038000 ns (12,11) -> (13,8)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 33.4  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 35.2    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2 budget 1.438000 ns (13,8) -> (14,9)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_LC.I2
Info:  1.2 36.4  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_LC.O
Info:  1.8 38.1    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D budget 1.535000 ns (14,9) -> (15,8)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_I2_LC.I3
Info:  0.9 39.0  Source processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_I2_LC.O
Info:  3.6 42.6    Net processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_I2_O budget 1.469000 ns (15,8) -> (10,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_LC.I2
Info:  1.2 43.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_LC.O
Info:  1.8 45.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_O budget 1.376000 ns (10,5) -> (9,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_O_SB_LUT4_I2_LC.I2
Info:  1.2 46.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_O_SB_LUT4_I2_LC.O
Info:  1.8 48.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_O_SB_LUT4_I2_O budget 1.594000 ns (9,4) -> (9,3)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info:  0.1 48.7  Setup data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info: 14.1 ns logic, 34.6 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_12_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[141] budget 0.650000 ns (9,21) -> (10,21)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_I3_SB_LUT4_O_LC.I0
Info:  1.3  4.4  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_I3_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_I3 budget 0.841000 ns (10,21) -> (9,22)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_LC.I3
Info:  0.9  7.1  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_LC.O
Info:  1.8  8.8    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_O budget -0.164000 ns (9,22) -> (10,23)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9  9.7  Source processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.7 13.4    Net processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1 budget 0.935000 ns (10,23) -> (11,15)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_I3_LC.I3
Info:  0.9 14.3  Source processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_I3_LC.O
Info:  2.4 16.7    Net processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_I3_O budget 0.788000 ns (11,15) -> (12,12)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_I2_LC.I3
Info:  0.9 17.6  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  3.0 20.6    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_I3 budget 0.453000 ns (12,12) -> (12,9)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_LC.I3
Info:  0.9 21.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_LC.O
Info:  1.8 23.2    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_O budget 0.858000 ns (12,9) -> (13,10)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 24.1  Source processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.1 27.1    Net processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 budget 1.156000 ns (13,10) -> (13,4)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_LC.I3
Info:  0.9 28.0  Source processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_LC.O
Info:  1.8 29.8    Net processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O budget 1.051000 ns (13,4) -> (13,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 31.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 32.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 1.430000 ns (13,5) -> (13,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 33.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.6 37.2    Net data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.639000 ns (13,5) -> (8,6)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 38.1  Source processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 39.8    Net processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I2 budget 1.376000 ns (8,6) -> (9,7)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_LC.I2
Info:  1.2 41.0  Source processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_LC.O
Info:  3.6 44.6    Net processor.ex_mem_reg.data_out_SB_DFF_Q_54_D budget 2.161000 ns (9,7) -> (13,14)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_54_DFFLC.I0
Info:  1.2 45.9  Setup processor.ex_mem_reg.data_out_SB_DFF_Q_54_DFFLC.I0
Info: 14.2 ns logic, 31.7 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge clk':
Info: curr total
Info:  0.1  0.1  Source processor.alu_main.dsp_inst.mac_inst_DSP.O_31
Info:  3.0  3.1    Net processor.alu_main.dsp_result[31] budget 3.994000 ns (0,10) -> (3,11)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2  4.3  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  6.0    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.439000 ns (3,11) -> (3,11)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9  6.9  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  8.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 budget -0.146000 ns (3,11) -> (3,11)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9  9.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 12.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 budget -0.675000 ns (3,11) -> (7,12)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 13.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.8 16.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 budget 1.034000 ns (7,12) -> (12,12)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:  1.2 17.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 19.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 0.340000 ns (12,12) -> (12,11)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 20.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 23.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 1.038000 ns (12,11) -> (13,8)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 24.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 26.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2 budget 1.438000 ns (13,8) -> (14,9)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_LC.I2
Info:  1.2 27.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_LC.O
Info:  1.8 29.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D budget 1.535000 ns (14,9) -> (15,8)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_I2_LC.I3
Info:  0.9 30.2  Source processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_I2_LC.O
Info:  3.6 33.8    Net processor.ex_mem_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_I2_O budget 1.469000 ns (15,8) -> (10,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_LC.I2
Info:  1.2 35.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_LC.O
Info:  1.8 36.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_O budget 1.376000 ns (10,5) -> (9,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_O_SB_LUT4_I2_LC.I2
Info:  1.2 38.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_O_SB_LUT4_I2_LC.O
Info:  1.8 39.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_O_SB_LUT4_I2_O budget 1.594000 ns (9,4) -> (9,3)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info:  0.1 39.9  Setup data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info: 12.2 ns logic, 27.7 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source processor.alu_main.dsp_inst.mac_inst_DSP.O_31
Info:  3.0  3.1    Net processor.alu_main.dsp_result[31] budget 3.994000 ns (0,10) -> (3,11)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2  4.3  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  6.0    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.439000 ns (3,11) -> (3,11)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9  6.9  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  8.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 budget -0.146000 ns (3,11) -> (3,11)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9  9.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 12.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 budget -0.675000 ns (3,11) -> (7,12)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 13.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.8 16.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 budget 1.034000 ns (7,12) -> (12,12)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:  1.2 17.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 19.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 0.340000 ns (12,12) -> (12,11)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 20.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 23.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 1.038000 ns (12,11) -> (13,8)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 24.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 26.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2 budget 1.438000 ns (13,8) -> (14,9)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_LC.I2
Info:  1.2 27.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_LC.O
Info:  1.8 29.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D budget 2.919000 ns (14,9) -> (15,10)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_79_DFFLC.I0
Info:  1.2 30.5  Setup processor.ex_mem_reg.data_out_SB_DFF_Q_79_DFFLC.I0
Info: 10.0 ns logic, 20.5 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_30_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net data_out[1] budget 2.422000 ns (16,11) -> (15,12)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  4.8  9.2    Net processor.addr_adder_mux.input1_SB_LUT4_O_20_I2_SB_LUT4_O_I2 budget -1.849000 ns (15,12) -> (10,24)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_I0_LC.I0
Info:  1.3 10.5  Source processor.addr_adder_mux.input1_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_I0_LC.O
Info:  3.7 14.2    Net processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I2 budget -0.187000 ns (10,24) -> (10,16)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_LC.I2
Info:  1.2 15.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_LC.O
Info:  4.2 19.6    Net processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_O budget 0.889000 ns (10,16) -> (12,7)
Info:                Sink processor.alu_main.B_SB_LUT4_O_20_LC.I3
Info:  0.9 20.5  Source processor.alu_main.B_SB_LUT4_O_20_LC.O
Info:  4.6 25.1    Net processor.alu_mux_out[1] budget 8.424000 ns (12,7) -> (0,10)
Info:                Sink processor.alu_main.dsp_inst.mac_inst_DSP.B_1
Info:  0.1 25.2  Setup processor.alu_main.dsp_inst.mac_inst_DSP.B_1
Info: 6.1 ns logic, 19.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.O
Info:  6.8  8.2    Net led[4]$SB_IO_OUT budget 81.943001 ns (8,5) -> (6,31)
Info:                Sink led[4]$sb_io.D_OUT_0
Info: 1.4 ns logic, 6.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_30_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net data_out[1] budget 2.422000 ns (16,11) -> (15,12)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  4.8  9.2    Net processor.addr_adder_mux.input1_SB_LUT4_O_20_I2_SB_LUT4_O_I2 budget -1.849000 ns (15,12) -> (10,24)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_I0_LC.I0
Info:  1.3 10.5  Source processor.addr_adder_mux.input1_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_I0_LC.O
Info:  3.7 14.2    Net processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I2 budget -0.187000 ns (10,24) -> (10,16)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_LC.I2
Info:  1.2 15.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_LC.O
Info:  4.2 19.6    Net processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_O budget 0.889000 ns (10,16) -> (12,7)
Info:                Sink processor.alu_main.B_SB_LUT4_O_20_LC.I3
Info:  0.9 20.5  Source processor.alu_main.B_SB_LUT4_O_20_LC.O
Info:  2.4 22.9    Net processor.alu_mux_out[1] budget 1.770000 ns (12,7) -> (13,4)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_LC.I2
Info:  1.2 24.1  Source processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_LC.O
Info:  1.8 25.9    Net processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O budget 1.051000 ns (13,4) -> (13,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 27.1  Source data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 28.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 1.430000 ns (13,5) -> (13,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 29.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.6 33.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.639000 ns (13,5) -> (8,6)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 34.2  Source processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 35.9    Net processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I2 budget 1.376000 ns (8,6) -> (9,7)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_LC.I2
Info:  1.2 37.1  Source processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_LC.O
Info:  3.6 40.7    Net processor.ex_mem_reg.data_out_SB_DFF_Q_54_D budget 2.161000 ns (9,7) -> (13,14)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_54_DFFLC.I0
Info:  1.2 42.0  Setup processor.ex_mem_reg.data_out_SB_DFF_Q_54_DFFLC.I0
Info: 12.6 ns logic, 29.4 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_12_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[141] budget 0.650000 ns (9,21) -> (10,21)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_I3_SB_LUT4_O_LC.I0
Info:  1.3  4.4  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_I3_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_I3 budget 0.841000 ns (10,21) -> (9,22)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_LC.I3
Info:  0.9  7.1  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_LC.O
Info:  1.8  8.8    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_O budget -0.164000 ns (9,22) -> (10,23)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9  9.7  Source processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.7 13.4    Net processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1 budget 0.935000 ns (10,23) -> (11,15)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_I3_LC.I3
Info:  0.9 14.3  Source processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_I3_LC.O
Info:  3.0 17.2    Net processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_I3_O budget 0.843000 ns (11,15) -> (13,16)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_I2_LC.I3
Info:  0.9 18.1  Source processor.addr_adder_mux.input1_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  1.8 19.9    Net processor.addr_adder_mux.input1_SB_LUT4_O_4_I1_SB_LUT4_I1_I3 budget 1.579000 ns (13,16) -> (13,16)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_4_I1_SB_LUT4_I1_LC.I3
Info:  0.9 20.7  Source processor.addr_adder_mux.input1_SB_LUT4_O_4_I1_SB_LUT4_I1_LC.O
Info:  4.9 25.7    Net processor.addr_adder_mux.input1_SB_LUT4_O_4_I1_SB_LUT4_I1_O budget 1.150000 ns (13,16) -> (5,8)
Info:                Sink processor.alu_main.B_SB_LUT4_O_5_LC.I3
Info:  0.9 26.5  Source processor.alu_main.B_SB_LUT4_O_5_LC.O
Info:  3.5 30.0    Net processor.alu_mux_out[5] budget 7.576000 ns (5,8) -> (0,10)
Info:                Sink processor.alu_main.dsp_inst.mac_inst_DSP.B_5
Info:  0.1 30.1  Setup processor.alu_main.dsp_inst.mac_inst_DSP.B_5
Info: 8.0 ns logic, 22.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_12_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[141] budget 0.650000 ns (9,21) -> (10,21)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_I3_SB_LUT4_O_LC.I0
Info:  1.3  4.4  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_I3_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_I3 budget 0.841000 ns (10,21) -> (9,22)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_LC.I3
Info:  0.9  7.1  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_LC.O
Info:  1.8  8.8    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_O budget -0.164000 ns (9,22) -> (10,23)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9  9.7  Source processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.7 13.4    Net processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1 budget 0.935000 ns (10,23) -> (11,15)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_I3_LC.I3
Info:  0.9 14.3  Source processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_I3_LC.O
Info:  2.4 16.7    Net processor.addr_adder_mux.input1_SB_LUT4_O_20_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_I3_O budget 0.788000 ns (11,15) -> (12,12)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_I2_LC.I3
Info:  0.9 17.6  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  3.0 20.6    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_I3 budget 0.453000 ns (12,12) -> (12,9)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_LC.I3
Info:  0.9 21.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_LC.O
Info:  3.0 24.4    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_O budget 0.183000 ns (12,9) -> (10,7)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 25.3  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 27.0    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.973000 ns (10,7) -> (11,6)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_LC.I2
Info:  1.2 28.2  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_LC.O
Info:  1.8 30.0    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O budget 0.013000 ns (11,6) -> (11,5)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_67_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 30.9  Source processor.ex_mem_reg.data_out_SB_DFF_Q_67_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 32.6    Net processor.ex_mem_reg.data_out_SB_DFF_Q_67_D_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 1.560000 ns (11,5) -> (10,5)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 33.8  Source processor.ex_mem_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 36.8    Net processor.ex_mem_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.864000 ns (10,5) -> (10,9)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 37.7  Source processor.ex_mem_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 39.4    Net processor.ex_mem_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_O_I3 budget 1.594000 ns (10,9) -> (11,9)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_O_LC.I3
Info:  0.9 40.3  Source processor.ex_mem_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_O_LC.O
Info:  2.8 43.1    Net processor.ex_mem_reg.data_out_SB_DFF_Q_51_D budget 1.478000 ns (11,9) -> (15,9)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_I0_LC.I3
Info:  0.9 44.0  Source processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_I0_LC.O
Info:  3.6 47.6    Net processor.ex_mem_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_I0_O budget 1.171000 ns (15,9) -> (10,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_LC.I3
Info:  0.9 48.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_LC.O
Info:  1.8 50.2    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_O budget 1.376000 ns (10,5) -> (9,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_O_SB_LUT4_I2_LC.I2
Info:  1.2 51.4  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_O_SB_LUT4_I2_LC.O
Info:  1.8 53.2    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_O_SB_LUT4_I2_O budget 1.594000 ns (9,4) -> (9,3)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info:  0.1 53.3  Setup data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info: 16.0 ns logic, 37.3 ns routing

Info: Max frequency for clock               'clk': 20.54 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 21.80 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET   -> posedge clk              : 39.85 ns
Info: Max delay posedge $PACKER_GND_NET   -> posedge clk_proc_$glb_clk: 30.54 ns
Info: Max delay posedge clk               -> posedge $PACKER_GND_NET  : 25.17 ns
Info: Max delay posedge clk               -> <async>                  : 8.23 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 41.98 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge $PACKER_GND_NET  : 30.14 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 53.35 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [ 29985,  32490) |+
Info: [ 32490,  34995) |+
Info: [ 34995,  37500) |+
Info: [ 37500,  40005) |**+
Info: [ 40005,  42510) |**+
Info: [ 42510,  45015) |****+
Info: [ 45015,  47520) |******+
Info: [ 47520,  50025) |****+
Info: [ 50025,  52530) |*+
Info: [ 52530,  55035) |*+
Info: [ 55035,  57540) |********+
Info: [ 57540,  60045) |******************+
Info: [ 60045,  62550) |***************+
Info: [ 62550,  65055) |****************************+
Info: [ 65055,  67560) |******************+
Info: [ 67560,  70065) |*****************+
Info: [ 70065,  72570) |****************+
Info: [ 72570,  75075) |********+
Info: [ 75075,  77580) |********************+
Info: [ 77580,  80085) |************************************************************ 
