$date
	Tue Oct 15 15:14:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_bytecell $end
$var wire 8 ! outp [7:0] $end
$var reg 8 " inp [7:0] $end
$var reg 1 # op $end
$var reg 1 $ sel $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
b0 "
bz !
$end
#5
bx !
1$
#10
b10101010 "
#15
bz !
1#
#20
b11001100 "
#25
b11001100 !
b11110000 "
0#
#30
bz !
0$
#35
