Release 14.7 par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

ECE207196434::  Thu Oct 12 11:08:43 2017

par -w -intstyle ise -ol high -mt off ICAP_test_map.ncd ICAP_test.ncd
ICAP_test.pcf 


Constraints file: ICAP_test.pcf.
Loading device for application Rf_Device from file '5vlx50.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "ICAP_test" is an NCD, version 3.2, device xc5vlx50, package ff676, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3%
   Number of ICAPs                           1 out of 2      50%
   Number of External IOBs                   4 out of 440     1%
      Number of LOCed IOBs                   0 out of 4       0%

   Number of RAMB36_EXPs                     2 out of 48      4%
   Number of Slices                         13 out of 7200    1%
   Number of Slice Registers                21 out of 28800   1%
      Number used as Flip Flops             21
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                     27 out of 28800   1%
   Number of Slice LUT-Flip Flop pairs      29 out of 28800   1%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 

Starting Router


Phase  1  : 287 unrouted;      REAL time: 4 secs 

Phase  2  : 174 unrouted;      REAL time: 4 secs 

Phase  3  : 15 unrouted;      REAL time: 4 secs 

Phase  4  : 15 unrouted; (Setup:0, Hold:24087, Component Switching Limit:0)     REAL time: 6 secs 

Updating file: ICAP_test.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:24488, Component Switching Limit:0)     REAL time: 6 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:24488, Component Switching Limit:0)     REAL time: 6 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:24488, Component Switching Limit:0)     REAL time: 6 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:24488, Component Switching Limit:0)     REAL time: 6 secs 
WARNING:Route:522 - Unusually high hold time violation detected among 3 connections.The router will continue and try to
   fix it 
	CFG:I -> IS_CFG:D1 -2177
	CFG:I -> DONE_OBUF:D1 -2174
	CFG:I -> CE:A2 -2035


Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 6 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 6 secs 
Total REAL time to Router completion: 6 secs 
Total CPU time to Router completion: 6 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           CLK_BUFGP | BUFGCTRL_X0Y0| No   |   13 |  0.229     |  1.802      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  COMP "DONE" OFFSET = OUT 20 ns AFTER COMP | MAXDELAY    |    11.279ns|     8.721ns|       0|           0
   "CLK"                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH  | SETUP       |    15.926ns|     4.074ns|       0|           0
  50% INPUT_JITTER 0.005 ns                 | HOLD        |     0.545ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TIMEGRP "inputs" OFFSET = IN 20 ns VALID  | SETUP       |    16.080ns|     3.920ns|       0|           0
  20 ns BEFORE COMP "CLK" "RISING"          | HOLD        |     0.570ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 7 secs 
Total CPU time to PAR completion: 7 secs 

Peak Memory Usage:  424 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 0

Writing design to file ICAP_test.ncd



PAR done!
