

RP/0/RP0/CPU0:NKI-1-DR#show controllers gigabitEthernet * phy 
RP/0/RP0/CPU0:NKI-1-DR#terminal  monitor 
Thu Mar  9 15:38:51.860 BKK
RP/0/RP0/CPU0:NKI-1-DR#terminal length 0
Thu Mar  9 15:38:55.266 BKK
RP/0/RP0/CPU0:NKI-1-DR#show controllers gigabitEthernet * phy 
Thu Mar  9 15:39:00.453 BKK

int Gige/0/0/0: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920183      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 38 33 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 82 
        0x60:   00 00 08 AF F4 55 D3 07 2C 93 E2 2D ED 86 9B B7 
        0x70:   22 93 73 00 00 00 00 00 00 00 00 00 E8 9D B1 00 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 54.60 C
                Supply voltage: 31668 in units of 100uVolt
                Tx bias: 13700 in units of 2uAmp
                Tx power: 2 dBm (14888 in units of 0.1 uW)
                Rx power: -14 dBm (312 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: None
        No active alarms
        No active warnings
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0000
        Alarm Status: 0000
        Warning Status: 0000

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   24 1C 7C 9E 01 9C 00 00 01 3F 00 00 00 00 00 00 
        0x70:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/1: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920184      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 38 34 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 83 
        0x60:   00 00 08 2E 7C C8 13 1C 76 8F 12 D6 1E 3C 01 D1 
        0x70:   8E B5 3C 00 00 00 00 00 00 00 00 00 40 7B 96 41 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 52.52 C
                Supply voltage: 31746 in units of 100uVolt
                Tx bias: 9825 in units of 2uAmp
                Tx power: 2 dBm (15673 in units of 0.1 uW)
                Rx power: -11 dBm (592 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: None
        No active alarms
        No active warnings
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0000
        Alarm Status: 0000
        Warning Status: 0000

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   24 1C 7C EC 01 97 00 00 00 6E 00 00 00 00 00 00 
        0x70:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/2: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920185      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 38 35 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 84 
        0x60:   00 00 08 83 21 27 3D 56 79 8A 5F 63 67 90 8E 57 
        0x70:   88 54 3E 00 00 00 00 00 00 00 00 00 4B E4 25 64 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 53.53 C
                Supply voltage: 31668 in units of 100uVolt
                Tx bias: 11600 in units of 2uAmp
                Tx power: 1 dBm (13782 in units of 0.1 uW)
                Rx power: -12 dBm (499 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: None
        No active alarms
        No active warnings
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0000
        Alarm Status: 0000
        Warning Status: 0000

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   23 B3 7C 9E 01 97 00 00 00 07 00 00 00 00 00 00 
        0x70:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/3: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920186      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 38 36 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 85 
        0x60:   00 00 08 0F 07 26 71 79 DB 79 94 71 B2 8F 17 30 
        0x70:   E4 E1 B3 00 00 00 00 00 00 00 00 00 4F 26 39 39 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 54.192 C
                Supply voltage: 31668 in units of 100uVolt
                Tx bias: 12575 in units of 2uAmp
                Tx power: 1 dBm (13870 in units of 0.1 uW)
                Rx power: -25 dBm (27 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: None
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0000
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   24 EF 7C EC 01 90 00 00 00 20 00 00 00 00 00 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/4: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920187      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 38 37 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 86 
        0x60:   00 00 08 A2 69 E0 B3 8E CB A2 03 E6 9E E3 39 4E 
        0x70:   E7 96 C4 00 00 00 00 00 00 00 00 00 38 5A 2E F0 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 52.180 C
                Supply voltage: 31746 in units of 100uVolt
                Tx bias: 9644 in units of 2uAmp
                Tx power: 1 dBm (14084 in units of 0.1 uW)
                Rx power: -6 dBm (2150 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: None
        No active alarms
        No active warnings
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0000
        Alarm Status: 0000
        Warning Status: 0000

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   24 85 7C 9E 01 9E 00 00 08 FE 00 00 00 00 00 00 
        0x70:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/5: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920188      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 38 38 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 87 
        0x60:   00 00 08 AB 11 43 61 24 B6 87 4C C6 EA F4 18 F5 
        0x70:   1F 9E 65 00 00 00 00 00 00 00 00 00 C6 91 8E 6C 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 53.184 C
                Supply voltage: 31746 in units of 100uVolt
                Tx bias: 10225 in units of 2uAmp
                Tx power: 3 dBm (17912 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   24 EF 7C EC 01 AD 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/6: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920189      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 38 39 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 88 
        0x60:   00 00 08 50 69 20 30 44 40 49 E1 F4 02 D4 58 7B 
        0x70:   7B 66 03 00 00 00 00 00 00 00 00 00 C4 CD 86 57 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 51.54 C
                Supply voltage: 31668 in units of 100uVolt
                Tx bias: 10575 in units of 2uAmp
                Tx power: 2 dBm (15763 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   23 4B 7C 9E 01 93 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/0/7: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920190      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 39 30 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 80 
        0x60:   00 00 08 0F 34 1D 2B A3 60 0A EC E0 8D 41 D3 C2 
        0x70:   76 88 70 00 00 00 00 00 00 00 00 00 0D DD B4 2E 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 51.180 C
                Supply voltage: 31668 in units of 100uVolt
                Tx bias: 9750 in units of 2uAmp
                Tx power: 1 dBm (13492 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   24 1C 7C 9E 01 A4 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6077c204    Value : 0x0 
 1.2 FPGA Address : 0x6077c204    Value : 0x0 
 2.1 FPGA Address : 0x6077c200    Value : 0x0 
 2.2 FPGA Address : 0x6077c200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/1/0: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/1/1: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920191      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 39 31 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 81 
        0x60:   00 00 08 DB 74 61 D4 3C 09 22 5B 95 8F 38 0D 16 
        0x70:   14 E6 BB 00 00 00 00 00 00 00 00 00 87 34 E9 15 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 54.60 C
                Supply voltage: 32214 in units of 100uVolt
                Tx bias: 10600 in units of 2uAmp
                Tx power: 1 dBm (13662 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   24 85 7E C0 00 89 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/1/2: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920192      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 39 32 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 82 
        0x60:   00 00 08 E8 1B 16 F7 B5 62 0F 20 38 B7 71 C5 19 
        0x70:   21 FE E7 00 00 00 00 00 00 00 00 00 78 90 BB D7 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 54.60 C
                Supply voltage: 32214 in units of 100uVolt
                Tx bias: 10400 in units of 2uAmp
                Tx power: 2 dBm (16365 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   25 59 7F 0E 01 A1 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/1/3: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920193      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 39 33 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 83 
        0x60:   00 00 08 DF E3 E0 40 EB 2E 9C DF CD 08 F5 96 C1 
        0x70:   EE 95 E1 00 00 00 00 00 00 00 00 00 40 04 15 2A 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 54.192 C
                Supply voltage: 32136 in units of 100uVolt
                Tx bias: 11294 in units of 2uAmp
                Tx power: 2 dBm (15689 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   24 EF 7E C0 01 97 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/1/4: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920194      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 39 34 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 84 
        0x60:   00 00 08 28 B3 97 6E A8 EF E3 8C 48 84 88 E9 9F 
        0x70:   AA E4 93 00 00 00 00 00 00 00 00 00 8E 50 20 7F 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 53.184 C
                Supply voltage: 32058 in units of 100uVolt
                Tx bias: 13700 in units of 2uAmp
                Tx power: 1 dBm (12174 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   24 85 7E 72 01 9C 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6081e204    Value : 0x0 
 1.2 FPGA Address : 0x6081e204    Value : 0x0 
 2.1 FPGA Address : 0x6081e200    Value : 0x0 
 2.2 FPGA Address : 0x6081e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/0: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920195      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 39 35 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 85 
        0x60:   00 00 08 A1 80 42 8D 62 35 AB 46 CB E4 69 9E EF 
        0x70:   91 EB E9 00 00 00 00 00 00 00 00 00 47 05 71 C9 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 50.60 C
                Supply voltage: 32214 in units of 100uVolt
                Tx bias: 9700 in units of 2uAmp
                Tx power: 1 dBm (12639 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   24 85 7E 72 01 90 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/1: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920196      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 39 36 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 86 
        0x60:   00 00 08 40 6B 95 B4 00 53 38 4B 3D 22 07 46 C1 
        0x70:   95 63 55 00 00 00 00 00 00 00 00 00 69 70 85 A5 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 51.54 C
                Supply voltage: 32058 in units of 100uVolt
                Tx bias: 12094 in units of 2uAmp
                Tx power: 1 dBm (12296 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   24 1C 7E 24 01 A4 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/2: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920197      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 39 37 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 87 
        0x60:   00 00 08 0C BF 03 0E 47 A9 C8 B9 99 D6 45 FD 94 
        0x70:   66 1C 81 00 00 00 00 00 00 00 00 00 35 DB 7F ED 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 53.53 C
                Supply voltage: 32136 in units of 100uVolt
                Tx bias: 10550 in units of 2uAmp
                Tx power: 2 dBm (16682 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   26 98 7E 24 01 A5 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/3: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920198      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 39 38 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 88 
        0x60:   00 00 08 D0 BE 1E E9 B1 35 B7 6C FB CE 9B C0 04 
        0x70:   C8 2D 40 00 00 00 00 00 00 00 00 00 FB 49 CE AE 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 49.70 C
                Supply voltage: 32058 in units of 100uVolt
                Tx bias: 9275 in units of 2uAmp
                Tx power: 1 dBm (12414 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   24 EF 7D D6 01 AF 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/4: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/5: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/6: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/2/7: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x6082e204    Value : 0x0 
 1.2 FPGA Address : 0x6082e204    Value : 0x0 
 2.1 FPGA Address : 0x6082e200    Value : 0x0 
 2.2 FPGA Address : 0x6082e200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/0: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/1: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/2: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920199      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 31 39 39 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 89 
        0x60:   00 00 08 C1 47 1F 78 EB CA 0A 8C AE 8E 10 D5 33 
        0x70:   AB 59 3F 00 00 00 00 00 00 00 00 00 D3 F3 FA 79 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 53.184 C
                Supply voltage: 32214 in units of 100uVolt
                Tx bias: 9625 in units of 2uAmp
                Tx power: 2 dBm (17093 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   26 98 7E 72 01 9F 00 00 04 FF 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/3: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920200      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 32 30 30 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 78 
        0x60:   00 00 08 E4 EE 22 CC 2A EE 59 FA DD D8 2C C3 B3 
        0x70:   7A 73 7B 00 00 00 00 00 00 00 00 00 D6 4B C4 C5 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 52.180 C
                Supply voltage: 32214 in units of 100uVolt
                Tx bias: 9319 in units of 2uAmp
                Tx power: 2 dBm (17264 in units of 0.1 uW)
                Rx power: -4 dBm (2860 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: None
        No active alarms
        No active warnings
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0000
        Alarm Status: 0000
        Warning Status: 0000

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   25 C3 7E 72 01 93 00 00 0B EA 00 00 00 00 00 00 
        0x70:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/4: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920201      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 32 30 31 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 79 
        0x60:   00 00 08 EC B8 15 F4 00 C1 E7 B5 22 68 A3 CF 39 
        0x70:   86 B3 C5 00 00 00 00 00 00 00 00 00 64 F2 04 C5 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 53.184 C
                Supply voltage: 32136 in units of 100uVolt
                Tx bias: 10625 in units of 2uAmp
                Tx power: 1 dBm (13275 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   25 59 7E 72 01 A2 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/5: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 80 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 16/04/09
        Vendor name: Spectrum        
        Vendor OUI: 36965
        Vendor Part Number (PN): SPSF125150080DC 
        Vendor Rev: A   
        Vendor SN (SN): SG46920202      
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented:
                SW RX LOS Monitoring
                Alarm/Warning Flags
        Diagnostic monitoring implemented:
                Internally Calibrated
                Digital Diagnostic Monitoring
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 50 FF 
        0x10:   00 00 00 00 53 70 65 63 74 72 75 6D 20 20 20 20 
        0x20:   20 20 20 20 00 00 90 65 53 50 53 46 31 32 35 31 
        0x30:   35 30 30 38 30 44 43 20 41 20 20 20 06 0E 00 13 
        0x40:   00 1A 00 00 53 47 34 36 39 32 30 32 30 32 20 20 
        0x50:   20 20 20 20 31 36 30 34 30 39 20 20 68 90 01 7A 
        0x60:   00 00 08 38 31 DF A8 AE 87 1D 75 71 25 83 FE 03 
        0x70:   32 5D 13 00 00 00 00 00 00 00 00 00 65 95 76 AA 
        0x80:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        0x90:   FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF 
        State: Enabled
        Environmental Information - raw values
                Temperature: 53.184 C
                Supply voltage: 32136 in units of 100uVolt
                Tx bias: 11425 in units of 2uAmp
                Tx power: 2 dBm (15120 in units of 0.1 uW)
                Rx power: <-40 dBm (<1 in units of 0.1 uW)

        Transceiver: Enabled
        SW TX Fault: unavailable
        SW LOS: Active
        List of active alarm(s):
                RX Power Low
        List of active warning(s):
        RX Power Low
        Version Identifier (VID): V01 
        Product Identifier (PID): GLC-ZX-SM           
        Part Number (PN): 10-2293-01
        CLEI: WDUIAADBAA

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 256

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: 0200
        Alarm Status: 0040
        Warning Status: 0040

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +110.000        +095.000         -42.000         -45.000
   Voltage         V     003.6000        003.5000        003.0500        003.0000
   Bias Current   mA     090.0000        080.0000        003.0000        002.0000
   Transmit power mW     005.0119        003.9811        000.7943        000.6310
   Receive power  mW     000.6310        000.5012        000.0032        000.0025
        Diagnostics contents (hex):
        0x00:   6E 00 D3 00 5F 00 D6 00 8C A0 75 30 88 B8 77 24 
        0x10:   AF C8 03 E8 9C 40 05 DC C3 C7 18 A6 9B 83 1F 07 
        0x20:   18 A6 00 19 13 94 00 20 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 3F 80 00 00 00 00 00 00 01 00 00 00 
        0x50:   01 00 00 00 01 00 00 00 01 00 00 00 00 00 00 2E 
        0x60:   25 C3 7E C0 01 A1 00 00 00 00 00 00 00 00 02 00 
        0x70:   00 40 00 00 00 40 00 00 00 00 00 00 00 00 00 00 
        0x80:   57 44 55 49 41 41 44 42 41 41 31 30 2D 32 32 39 
        0x90:   33 2D 30 31 56 30 31 20 CA D8 55 00 00 00 00 7D 
        0xA0:   00 00 00 00 00 00 00 00 0D 95 19 80 28 00 3E B9 
        0xB0:   62 62 80 DC 1C 94 0E 29 0B 02 0F 7D 00 00 AA AA 
        0xC0:   47 4C 43 2D 5A 58 2D 53 4D 20 20 20 20 20 20 20 
        0xD0:   20 20 20 20 00 00 00 00 00 00 00 00 00 00 00 E2 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 F4 F0 FF F0 00 00 00 02 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/6: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        50 micron-multimode fiber supported length: 550 m
        62.5 micron-multimode fiber supported length: 550 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/04/14
        Vendor name: CISCO-FINISAR   
        Vendor OUI: 36965
        Vendor Part Number (PN): FTLF1318P2BCL-C2
        Vendor Rev: A   
        Vendor SN (SN): FNS14161A5J     
        Options implemented:
                LOS Signal
                TX Disable Signal
        Enhanced options implemented: none
        Diagnostic monitoring implemented:
        Idprom contents (hex):
        0x00:   03 04 07 00 00 00 02 00 00 00 00 01 0D 00 0A 64 
        0x10:   37 37 00 00 43 49 53 43 4F 2D 46 49 4E 49 53 41 
        0x20:   52 20 20 20 00 00 90 65 46 54 4C 46 31 33 31 38 
        0x30:   50 32 42 43 4C 2D 43 32 41 20 20 20 05 1E 00 AB 
        0x40:   00 12 00 00 46 4E 53 31 34 31 36 31 41 35 4A 20 
        0x50:   20 20 20 20 31 30 30 34 31 34 20 20 08 00 00 C8 
        0x60:   00 00 02 F4 57 F3 38 E2 28 7D D9 B7 58 4C 56 05 
        0x70:   32 5E DF 00 00 00 00 00 00 00 00 00 C1 D0 45 8D 
        0x80:   09 AB 76 B8 0A 20 04 74 0B 57 DC FE 0C 3D 3B 0C 
        0x90:   0D 00 4C 63 0E 38 00 1B 04 00 00 4A 00 00 00 E8 
        State: Enabled
        Transceiver: Disabled
        SW TX Fault: unavailable
        SW LOS: unavailable
        Version Identifier (VID):     
        Product Identifier (PID):                     
        Part Number (PN):           
        CLEI:           

Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 0

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        Status/Control Register: ffff
        Alarm Status: 0000
        Warning Status: 0000

THRESHOLDS                                        
                    high alarm  high warning    low warning     low alarm       
   Temperature     C    +000.000        +000.000        +000.000        +000.000
   Voltage         V     000.0000        000.0000        000.0000        000.0000
   Bias Current   mA     000.0000        000.0000        000.0000        000.0000
   Transmit power mW     000.0000        000.0000        000.0000        000.0000
   Receive power  mW     000.0000        000.0000        000.0000        000.0000
        Diagnostics contents (hex):
        0x00:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x10:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x20:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x30:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x40:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x50:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x60:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 FF FF 
        0x70:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x80:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0x90:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xA0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xB0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xC0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xD0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xE0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
        0xF0:   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 


 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/3/7: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607d3204    Value : 0x0 
 1.2 FPGA Address : 0x607d3204    Value : 0x0 
 2.1 FPGA Address : 0x607d3200    Value : 0x0 
 2.2 FPGA Address : 0x607d3200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/4/0: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE ZX (17)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 76 km
        Single mode fiber supported length: 255 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/14
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-Z        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/4/1: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE T (1a)
        Connector: reserved
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Copper supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/09/20
        Vendor name: OEM             
        Vendor OUI: 0
        Vendor Part Number (PN): GLC-T           
        Vendor Rev: 1.00
        Vendor SN (SN): GT1L121         
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented: none
        Diagnostic monitoring implemented: none
        Idprom contents (hex):
        0x00:   03 04 0D 00 00 00 08 00 00 00 00 01 0D 00 00 00 
        0x10:   00 00 64 00 4F 45 4D 20 20 20 20 20 20 20 20 20 
        0x20:   20 20 20 20 00 00 00 00 47 4C 43 2D 54 20 20 20 
        0x30:   20 20 20 20 20 20 20 20 31 2E 30 30 00 00 00 85 
        0x40:   00 1A 00 00 47 54 31 4C 31 32 31 20 20 20 20 20 
        0x50:   20 20 20 20 31 30 30 39 32 30 20 20 00 00 00 52 
        0x60:   00 00 11 CA 06 B9 57 7E F1 50 15 E7 A2 15 8A B4 
        0x70:   DE D7 A2 E3 22 00 00 00 00 00 54 A1 D5 CA BC 71 
        0x80:   03 04 0D 00 00 00 08 00 00 00 00 01 0D 00 00 00 
        0x90:   00 00 64 00 4F 45 4D 20 20 20 20 20 20 20 20 20 
        State: Enabled
Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 0

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        SFP PHY Registers
         Register 0x0 :   1140  7949  141   cc2   de1   0     4     2801
         Register 0x8 :   0     f00   4000  0     0     0     0     f000
         Register 0x10:   78    8100  0     0     c68   0     0     0   
         Register 0x18:   4100  0     2     8084  0     0     0     0   

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/4/2: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE T (1a)
        Connector: reserved
        Encoding: 8B10B
        Bit Rate: 1300 Mbps
        Copper supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/09/20
        Vendor name: OEM             
        Vendor OUI: 0
        Vendor Part Number (PN): GLC-T           
        Vendor Rev: 1.00
        Vendor SN (SN): GT1L122         
        Options implemented:
                LOS Signal
                TX Fault Signal
                TX Disable Signal
        Enhanced options implemented: none
        Diagnostic monitoring implemented: none
        Idprom contents (hex):
        0x00:   03 04 0D 00 00 00 08 00 00 00 00 01 0D 00 00 00 
        0x10:   00 00 64 00 4F 45 4D 20 20 20 20 20 20 20 20 20 
        0x20:   20 20 20 20 00 00 00 00 47 4C 43 2D 54 20 20 20 
        0x30:   20 20 20 20 20 20 20 20 31 2E 30 30 00 00 00 85 
        0x40:   00 1A 00 00 47 54 31 4C 31 32 32 20 20 20 20 20 
        0x50:   20 20 20 20 31 30 30 39 32 30 20 20 00 00 00 53 
        0x60:   00 00 11 B5 67 9E F9 87 0B A7 F7 7F 97 2D 1A 4A 
        0x70:   7C BD 27 35 BF 00 00 00 00 00 2B EF 4E B4 7F 5C 
        0x80:   03 04 0D 00 00 00 08 00 00 00 00 01 0D 00 00 00 
        0x90:   00 00 64 00 4F 45 4D 20 20 20 20 20 20 20 20 20 
        State: Enabled
Phased Initialization
        Phase Reached: 4
        Phase Exit Code: Success 0
        Phase Read Offset: 0

Socket Verification
        Compatibility: Compatibility passed
        Security: Security passed

        SFP PHY Registers
         Register 0x0 :   1140  7949  141   cc2   de1   0     4     2801
         Register 0x8 :   0     f00   4000  0     0     0     0     f000
         Register 0x10:   78    8100  0     0     c68   0     0     0   
         Register 0x18:   4100  0     2     8084  0     0     0     0   

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/4/3: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/4/4: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607fd204    Value : 0x0 
 1.2 FPGA Address : 0x607fd204    Value : 0x0 
 2.1 FPGA Address : 0x607fd200    Value : 0x0 
 2.2 FPGA Address : 0x607fd200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/0: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/1: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/2: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/3: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/4: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/5: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/6: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

int Gige/0/5/7: 
        ID: SFP
        Extended ID: 4
        Xcvr Type: GE LX (14)
        Connector: LC
        Encoding: 8B10B
        Bit Rate: 1200 Mbps
        Single mode fiber supported length: 10 km
        Single mode fiber supported length: 100 m
        Upper bit rate limit: not specified
        Lower bit rate limit: not specified
        Date code (yy/mm/dd): 10/07/13
        Vendor name: OEM             
        Vendor OUI: 36965
        Vendor Part Number (PN): SFP-GE-L        
        Vendor Rev: 

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0

 Link flapped at  
 Link State changed to down  
 1.1 FPGA Address : 0x607cf204    Value : 0x0 
 1.2 FPGA Address : 0x607cf204    Value : 0x0 
 2.1 FPGA Address : 0x607cf200    Value : 0x0 
 2.2 FPGA Address : 0x607cf200    Value : 0x0 
 3.1. Serdes PCS status Register1 (0x230001): 0x       0 
 3.2. Serdes PCS status Register1 (0x230001): 0x       0 
 4.1. Serdes PCS status Register2 (0x230008): 0x       0 
 4.2. Serdes PCS status Register2 (0x230008): 0x       0 
 5.1.Frequency status status Register (0x238126): 0x       0  
 5.2.Frequency status status Register (0x238126): 0x       0  
 6.1.10G Serdes status Register (0x238127): 0x       0 
 6.2.10G Serdes status Register (0x238127): 0x       0 
 7.1. Reg (0x238300): 0x       0 
 7.2. Reg (0x238300): 0x       0 
 8.1. Reg (0x23fe26): 0x       0 
 8.2. Reg (0x23fe26): 0x       0 
 9.1. PHY XGXS status 1 reg(0x240001) : 0x       0 
 9.2. PHY XGXS status 1 reg(0x240001) : 0x       0 
 10.1. PHY XGXS status 2 reg (0x240008): 0x       0 
 10.2. PHY XGXS status 2 reg (0x240008): 0x       0 
 11.1.PHY XGXS Lane status reg (0x240018) : 0x       0  
 11.2.PHY XGXS Lane status reg (0x240018) : 0x       0  
 12.1. reg (0x248009) : 0x       0  
 12.2. reg (0x248009) : 0x       0  
 13.1. reg (0x230020) : 0x       0  
 13.2. reg (0x230020) : 0x       0  
 14.1. reg (0x230021) : 0x       0 
 14.2. reg (0x230021) : 0x       0 
 15.1. reg (0x23820A) : 0x       0 
 15.2. reg (0x23820A) : 0x       0
RP/0/RP0/CPU0:NKI-1-DR#exit
