// Seed: 231851554
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output tri1 id_1;
  logic id_4 = id_2;
  if (1) begin : LABEL_0
    assign id_3 = id_4;
  end else assign id_1 = 1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd70,
    parameter id_3 = 32'd21
) (
    _id_1,
    id_2
);
  output wire id_2;
  output wire _id_1;
  logic _id_3;
  ;
  wire [-1 : (  id_3  )] id_4;
  assign id_3 = id_3;
  logic [1 : id_1] id_5;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
