/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [14:0] _01_;
  reg [19:0] _02_;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [13:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_2z[4] ? in_data[8] : celloutsig_0_2z[5];
  assign celloutsig_0_8z = in_data[9] | celloutsig_0_2z[1];
  assign celloutsig_0_15z = celloutsig_0_12z ^ celloutsig_0_14z;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 20'h00000;
    else _02_ <= in_data[67:48];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_2z[1], celloutsig_0_4z, celloutsig_0_1z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 15'h0000;
    else _01_ <= in_data[21:7];
  assign celloutsig_1_13z = celloutsig_1_3z[4:1] / { 1'h1, celloutsig_1_10z[5:3] };
  assign celloutsig_1_17z = { celloutsig_1_16z[13], celloutsig_1_8z } / { 1'h1, in_data[134:132] };
  assign celloutsig_0_4z = { celloutsig_0_2z[4:1], celloutsig_0_1z } / { 1'h1, celloutsig_0_2z[3:0] };
  assign celloutsig_0_10z = { _02_[15:0], celloutsig_0_2z, celloutsig_0_3z } > { _01_[13:12], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_12z = { _00_[6:1], celloutsig_0_11z } > { _00_[5:0], celloutsig_0_11z };
  assign celloutsig_1_4z = in_data[181:153] > { celloutsig_1_0z[8:2], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_0z[5:1], celloutsig_1_5z, celloutsig_1_2z } > { in_data[140:139], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_15z = in_data[145:122] > { in_data[117:99], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_12z = celloutsig_1_0z[10:0] <= { in_data[183:179], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_9z = ! { _00_[5:4], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_13z = ! { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_7z = ! { celloutsig_1_3z[3:0], celloutsig_1_5z };
  assign celloutsig_1_9z = ! { in_data[125], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_16z = { celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_13z, _00_ } || { celloutsig_0_2z[2:1], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_1_5z = celloutsig_1_3z[6:1] || { celloutsig_1_3z[7:5], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_1z = _02_[19] & ~(_02_[19]);
  assign celloutsig_1_16z = { in_data[144:132], celloutsig_1_9z } % { 1'h1, in_data[170:163], celloutsig_1_12z, celloutsig_1_13z };
  assign celloutsig_1_0z = in_data[191:180] % { 1'h1, in_data[135:125] };
  assign celloutsig_1_1z = in_data[105:102] % { 1'h1, in_data[174:172] };
  assign celloutsig_1_3z = celloutsig_1_0z[8:0] % { 1'h1, in_data[137:134], celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_0z[5:3], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_4z } % { 1'h1, celloutsig_1_3z };
  assign celloutsig_0_2z = in_data[52:47] % { 1'h1, _02_[4:0] };
  assign celloutsig_0_11z = ~ celloutsig_0_4z[4:1];
  assign celloutsig_1_8z = ~ { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_14z = & { celloutsig_0_10z, _02_[15:5] };
  assign celloutsig_1_18z = ~^ { celloutsig_1_3z[7:6], celloutsig_1_15z };
  assign celloutsig_0_3z = ^ in_data[53:44];
  assign celloutsig_1_19z = ~((celloutsig_1_18z & celloutsig_1_17z[2]) | celloutsig_1_12z);
  assign celloutsig_1_2z = ~((celloutsig_1_0z[8] & celloutsig_1_0z[7]) | celloutsig_1_1z[0]);
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
