Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Mar 15 15:47:44 2018
| Host         : DESKTOP-NC1PH61 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RAT_wrapper_timing_summary_routed.rpt -rpx RAT_wrapper_timing_summary_routed.rpx
| Design       : RAT_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: msseg1/my_clk/tmp_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.210       -0.999                      8                  664        0.125        0.000                      0                  664        3.750        0.000                       0                   125  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.210       -0.999                      8                  656        0.125        0.000                      0                  656        3.750        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.734        0.000                      0                    8        1.175        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -0.210ns,  Total Violation       -0.999ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_file1/signal_name_reg_0_31_6_6/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 4.142ns (43.483%)  route 5.384ns (56.517%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.613     5.134    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.588 r  CPU/prog_rom1/ram_1024_x_18/DOADO[3]
                         net (fo=16, routed)          1.361     8.949    CPU/reg_file1/signal_name_reg_0_31_0_0/DPRA0
    SLICE_X56Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.073 f  CPU/reg_file1/signal_name_reg_0_31_0_0/DP/O
                         net (fo=2, routed)           0.947    10.020    CPU/prog_rom1/DY_OUT[0]
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.144 r  CPU/prog_rom1/minusOp_inferred__0_carry_i_1/O
                         net (fo=7, routed)           0.335    10.478    CPU/reg_file1/ps_reg[0]_1
    SLICE_X59Y5          LUT2 (Prop_lut2_I1_O)        0.124    10.602 r  CPU/reg_file1/signal_name_reg_0_31_0_0_i_22/O
                         net (fo=1, routed)           0.000    10.602    CPU/reg_file1/signal_name_reg_0_31_0_0_i_22_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.026 f  CPU/reg_file1/signal_name_reg_0_31_0_0_i_16/O[1]
                         net (fo=6, routed)           1.068    12.094    CPU/cf1/ps_reg[0][1]
    SLICE_X59Y9          LUT6 (Prop_lut6_I1_O)        0.303    12.397 r  CPU/cf1/flag_i_30/O
                         net (fo=4, routed)           0.326    12.723    CPU/prog_rom1/flag_reg_20
    SLICE_X59Y8          LUT6 (Prop_lut6_I1_O)        0.124    12.847 r  CPU/prog_rom1/signal_name_reg_0_31_6_6_i_6/O
                         net (fo=1, routed)           0.426    13.273    CPU/prog_rom1/signal_name_reg_0_31_6_6_i_6_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.124    13.397 r  CPU/prog_rom1/signal_name_reg_0_31_6_6_i_4/O
                         net (fo=3, routed)           0.538    13.936    CPU/prog_rom1/signal_name_reg_0_31_6_6_i_4_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.124    14.060 r  CPU/prog_rom1/signal_name_reg_0_31_6_6_i_3/O
                         net (fo=1, routed)           0.000    14.060    CPU/prog_rom1/signal_name_reg_0_31_6_6_i_3_n_0
    SLICE_X57Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    14.277 r  CPU/prog_rom1/signal_name_reg_0_31_6_6_i_1/O
                         net (fo=2, routed)           0.382    14.659    CPU/reg_file1/signal_name_reg_0_31_6_6/D
    SLICE_X56Y7          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.452    14.793    CPU/reg_file1/signal_name_reg_0_31_6_6/WCLK
    SLICE_X56Y7          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_6_6/DP/CLK
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X56Y7          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.582    14.449    CPU/reg_file1/signal_name_reg_0_31_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -14.659    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.198ns  (required time - arrival time)
  Source:                 CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_file1/signal_name_reg_0_31_4_4/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.713ns  (logic 4.355ns (44.838%)  route 5.358ns (55.162%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.613     5.134    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.588 r  CPU/prog_rom1/ram_1024_x_18/DOADO[3]
                         net (fo=16, routed)          1.361     8.949    CPU/reg_file1/signal_name_reg_0_31_0_0/DPRA0
    SLICE_X56Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.073 f  CPU/reg_file1/signal_name_reg_0_31_0_0/DP/O
                         net (fo=2, routed)           0.947    10.020    CPU/prog_rom1/DY_OUT[0]
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.144 r  CPU/prog_rom1/minusOp_inferred__0_carry_i_1/O
                         net (fo=7, routed)           0.335    10.478    CPU/reg_file1/ps_reg[0]_1
    SLICE_X59Y5          LUT2 (Prop_lut2_I1_O)        0.124    10.602 r  CPU/reg_file1/signal_name_reg_0_31_0_0_i_22/O
                         net (fo=1, routed)           0.000    10.602    CPU/reg_file1/signal_name_reg_0_31_0_0_i_22_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.208 r  CPU/reg_file1/signal_name_reg_0_31_0_0_i_16/O[3]
                         net (fo=4, routed)           0.987    12.195    CPU/cf1/ps_reg[0][3]
    SLICE_X59Y8          LUT6 (Prop_lut6_I1_O)        0.306    12.501 r  CPU/cf1/signal_name_reg_0_31_4_4_i_10/O
                         net (fo=1, routed)           0.347    12.848    CPU/prog_rom1/flag_reg_17
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.124    12.972 r  CPU/prog_rom1/signal_name_reg_0_31_4_4_i_6/O
                         net (fo=1, routed)           0.295    13.267    CPU/prog_rom1/signal_name_reg_0_31_4_4_i_6_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I1_O)        0.124    13.391 r  CPU/prog_rom1/signal_name_reg_0_31_4_4_i_4/O
                         net (fo=3, routed)           0.547    13.939    CPU/prog_rom1/signal_name_reg_0_31_4_4_i_4_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I5_O)        0.124    14.063 r  CPU/prog_rom1/signal_name_reg_0_31_4_4_i_3/O
                         net (fo=1, routed)           0.000    14.063    CPU/prog_rom1/signal_name_reg_0_31_4_4_i_3_n_0
    SLICE_X57Y8          MUXF7 (Prop_muxf7_I1_O)      0.245    14.308 r  CPU/prog_rom1/signal_name_reg_0_31_4_4_i_1/O
                         net (fo=2, routed)           0.539    14.846    CPU/reg_file1/signal_name_reg_0_31_4_4/D
    SLICE_X56Y7          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.452    14.793    CPU/reg_file1/signal_name_reg_0_31_4_4/WCLK
    SLICE_X56Y7          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_4_4/SP/CLK
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X56Y7          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.382    14.649    CPU/reg_file1/signal_name_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -14.846    
  -------------------------------------------------------------------
                         slack                                 -0.198    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_file1/signal_name_reg_0_31_2_2/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 4.177ns (43.976%)  route 5.321ns (56.024%))
  Logic Levels:           8  (CARRY4=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.613     5.134    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.588 r  CPU/prog_rom1/ram_1024_x_18/DOADO[3]
                         net (fo=16, routed)          1.361     8.949    CPU/reg_file1/signal_name_reg_0_31_0_0/DPRA0
    SLICE_X56Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.073 f  CPU/reg_file1/signal_name_reg_0_31_0_0/DP/O
                         net (fo=2, routed)           0.947    10.020    CPU/prog_rom1/DY_OUT[0]
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.144 r  CPU/prog_rom1/minusOp_inferred__0_carry_i_1/O
                         net (fo=7, routed)           0.376    10.520    CPU/alu1/ps_reg[0]_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    11.104 r  CPU/alu1/minusOp_inferred__0_carry/O[2]
                         net (fo=1, routed)           0.796    11.900    CPU/alu1/minusOp_inferred__0_carry_n_5
    SLICE_X62Y5          LUT6 (Prop_lut6_I0_O)        0.302    12.202 r  CPU/alu1/signal_name_reg_0_31_2_2_i_10/O
                         net (fo=1, routed)           0.302    12.504    CPU/prog_rom1/flag_reg_22
    SLICE_X62Y6          LUT6 (Prop_lut6_I4_O)        0.124    12.628 r  CPU/prog_rom1/signal_name_reg_0_31_2_2_i_6/O
                         net (fo=1, routed)           0.650    13.278    CPU/prog_rom1/signal_name_reg_0_31_2_2_i_6_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124    13.402 r  CPU/prog_rom1/signal_name_reg_0_31_2_2_i_4/O
                         net (fo=3, routed)           0.365    13.767    CPU/prog_rom1/signal_name_reg_0_31_2_2_i_4_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I5_O)        0.124    13.891 r  CPU/prog_rom1/signal_name_reg_0_31_2_2_i_3/O
                         net (fo=1, routed)           0.000    13.891    CPU/prog_rom1/signal_name_reg_0_31_2_2_i_3_n_0
    SLICE_X57Y5          MUXF7 (Prop_muxf7_I1_O)      0.217    14.108 r  CPU/prog_rom1/signal_name_reg_0_31_2_2_i_1/O
                         net (fo=2, routed)           0.524    14.632    CPU/reg_file1/signal_name_reg_0_31_2_2/D
    SLICE_X56Y4          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_2_2/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.453    14.794    CPU/reg_file1/signal_name_reg_0_31_2_2/WCLK
    SLICE_X56Y4          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_2_2/DP/CLK
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X56Y4          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.582    14.450    CPU/reg_file1/signal_name_reg_0_31_2_2/DP
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.154ns  (required time - arrival time)
  Source:                 CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_file1/signal_name_reg_0_31_1_1/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.639ns  (logic 4.275ns (44.354%)  route 5.364ns (55.646%))
  Logic Levels:           8  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.613     5.134    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.588 f  CPU/prog_rom1/ram_1024_x_18/DOADO[13]
                         net (fo=74, routed)          1.576     9.164    CPU/prog_rom1/opcode_hi_5[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.152     9.316 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_36/O
                         net (fo=2, routed)           0.831    10.147    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_36_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I1_O)        0.326    10.473 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_14/O
                         net (fo=7, routed)           0.646    11.119    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_14_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.243 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_9/O
                         net (fo=40, routed)          1.170    12.414    CPU/scr_ram1/signal_name_reg_0_255_1_1/A1
    SLICE_X56Y3          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.381    12.795 r  CPU/scr_ram1/signal_name_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.795    CPU/scr_ram1/signal_name_reg_0_255_1_1/OA
    SLICE_X56Y3          MUXF7 (Prop_muxf7_I1_O)      0.214    13.009 r  CPU/scr_ram1/signal_name_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000    13.009    CPU/scr_ram1/signal_name_reg_0_255_1_1/O1
    SLICE_X56Y3          MUXF8 (Prop_muxf8_I1_O)      0.088    13.097 r  CPU/scr_ram1/signal_name_reg_0_255_1_1/F8/O
                         net (fo=3, routed)           0.495    13.592    CPU/prog_rom1/data_out[1]
    SLICE_X57Y4          LUT6 (Prop_lut6_I0_O)        0.319    13.911 r  CPU/prog_rom1/signal_name_reg_0_31_1_1_i_3/O
                         net (fo=1, routed)           0.000    13.911    CPU/prog_rom1/signal_name_reg_0_31_1_1_i_3_n_0
    SLICE_X57Y4          MUXF7 (Prop_muxf7_I1_O)      0.217    14.128 r  CPU/prog_rom1/signal_name_reg_0_31_1_1_i_1/O
                         net (fo=2, routed)           0.645    14.773    CPU/reg_file1/signal_name_reg_0_31_1_1/D
    SLICE_X56Y4          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_1_1/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.453    14.794    CPU/reg_file1/signal_name_reg_0_31_1_1/WCLK
    SLICE_X56Y4          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_1_1/DP/CLK
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X56Y4          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.413    14.619    CPU/reg_file1/signal_name_reg_0_31_1_1/DP
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -14.773    
  -------------------------------------------------------------------
                         slack                                 -0.154    

Slack (VIOLATED) :        -0.098ns  (required time - arrival time)
  Source:                 CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_file1/signal_name_reg_0_31_4_4/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 4.355ns (45.498%)  route 5.217ns (54.502%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.613     5.134    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.588 r  CPU/prog_rom1/ram_1024_x_18/DOADO[3]
                         net (fo=16, routed)          1.361     8.949    CPU/reg_file1/signal_name_reg_0_31_0_0/DPRA0
    SLICE_X56Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.073 f  CPU/reg_file1/signal_name_reg_0_31_0_0/DP/O
                         net (fo=2, routed)           0.947    10.020    CPU/prog_rom1/DY_OUT[0]
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.144 r  CPU/prog_rom1/minusOp_inferred__0_carry_i_1/O
                         net (fo=7, routed)           0.335    10.478    CPU/reg_file1/ps_reg[0]_1
    SLICE_X59Y5          LUT2 (Prop_lut2_I1_O)        0.124    10.602 r  CPU/reg_file1/signal_name_reg_0_31_0_0_i_22/O
                         net (fo=1, routed)           0.000    10.602    CPU/reg_file1/signal_name_reg_0_31_0_0_i_22_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.208 r  CPU/reg_file1/signal_name_reg_0_31_0_0_i_16/O[3]
                         net (fo=4, routed)           0.987    12.195    CPU/cf1/ps_reg[0][3]
    SLICE_X59Y8          LUT6 (Prop_lut6_I1_O)        0.306    12.501 r  CPU/cf1/signal_name_reg_0_31_4_4_i_10/O
                         net (fo=1, routed)           0.347    12.848    CPU/prog_rom1/flag_reg_17
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.124    12.972 r  CPU/prog_rom1/signal_name_reg_0_31_4_4_i_6/O
                         net (fo=1, routed)           0.295    13.267    CPU/prog_rom1/signal_name_reg_0_31_4_4_i_6_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I1_O)        0.124    13.391 r  CPU/prog_rom1/signal_name_reg_0_31_4_4_i_4/O
                         net (fo=3, routed)           0.547    13.939    CPU/prog_rom1/signal_name_reg_0_31_4_4_i_4_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I5_O)        0.124    14.063 r  CPU/prog_rom1/signal_name_reg_0_31_4_4_i_3/O
                         net (fo=1, routed)           0.000    14.063    CPU/prog_rom1/signal_name_reg_0_31_4_4_i_3_n_0
    SLICE_X57Y8          MUXF7 (Prop_muxf7_I1_O)      0.245    14.308 r  CPU/prog_rom1/signal_name_reg_0_31_4_4_i_1/O
                         net (fo=2, routed)           0.398    14.706    CPU/reg_file1/signal_name_reg_0_31_4_4/D
    SLICE_X56Y7          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_4_4/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.452    14.793    CPU/reg_file1/signal_name_reg_0_31_4_4/WCLK
    SLICE_X56Y7          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_4_4/DP/CLK
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X56Y7          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.423    14.608    CPU/reg_file1/signal_name_reg_0_31_4_4/DP
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -14.706    
  -------------------------------------------------------------------
                         slack                                 -0.098    

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_file1/signal_name_reg_0_31_5_5/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.578ns  (logic 4.825ns (50.377%)  route 4.753ns (49.623%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.613     5.134    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.588 r  CPU/prog_rom1/ram_1024_x_18/DOADO[3]
                         net (fo=16, routed)          1.361     8.949    CPU/reg_file1/signal_name_reg_0_31_0_0/DPRA0
    SLICE_X56Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.073 f  CPU/reg_file1/signal_name_reg_0_31_0_0/DP/O
                         net (fo=2, routed)           0.947    10.020    CPU/prog_rom1/DY_OUT[0]
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.144 r  CPU/prog_rom1/minusOp_inferred__0_carry_i_1/O
                         net (fo=7, routed)           0.463    10.606    CPU/prog_rom1/flag_reg_2
    SLICE_X60Y6          LUT2 (Prop_lut2_I0_O)        0.124    10.730 r  CPU/prog_rom1/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    10.730    CPU/alu1/S[0]
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.243 r  CPU/alu1/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    11.243    CPU/alu1/minusOp_carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.566 r  CPU/alu1/minusOp_carry__0/O[1]
                         net (fo=2, routed)           0.515    12.082    CPU/prog_rom1/ps_reg[0]_5[1]
    SLICE_X62Y8          LUT6 (Prop_lut6_I5_O)        0.306    12.388 r  CPU/prog_rom1/signal_name_reg_0_31_5_5_i_10/O
                         net (fo=1, routed)           0.000    12.388    CPU/prog_rom1/signal_name_reg_0_31_5_5_i_10_n_0
    SLICE_X62Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    12.605 r  CPU/prog_rom1/signal_name_reg_0_31_5_5_i_7/O
                         net (fo=1, routed)           0.586    13.190    CPU/prog_rom1/signal_name_reg_0_31_5_5_i_7_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I5_O)        0.299    13.489 r  CPU/prog_rom1/signal_name_reg_0_31_5_5_i_4/O
                         net (fo=3, routed)           0.538    14.027    CPU/prog_rom1/signal_name_reg_0_31_5_5_i_4_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I5_O)        0.124    14.151 r  CPU/prog_rom1/signal_name_reg_0_31_5_5_i_3/O
                         net (fo=1, routed)           0.000    14.151    CPU/prog_rom1/signal_name_reg_0_31_5_5_i_3_n_0
    SLICE_X57Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    14.368 r  CPU/prog_rom1/signal_name_reg_0_31_5_5_i_1/O
                         net (fo=2, routed)           0.344    14.712    CPU/reg_file1/signal_name_reg_0_31_5_5/D
    SLICE_X56Y7          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_5_5/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.452    14.793    CPU/reg_file1/signal_name_reg_0_31_5_5/WCLK
    SLICE_X56Y7          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_5_5/DP/CLK
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X56Y7          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.413    14.618    CPU/reg_file1/signal_name_reg_0_31_5_5/DP
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -14.712    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.047ns  (required time - arrival time)
  Source:                 CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_file1/signal_name_reg_0_31_7_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.511ns  (logic 4.142ns (43.549%)  route 5.369ns (56.451%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.613     5.134    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.588 r  CPU/prog_rom1/ram_1024_x_18/DOADO[3]
                         net (fo=16, routed)          1.361     8.949    CPU/reg_file1/signal_name_reg_0_31_0_0/DPRA0
    SLICE_X56Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.073 f  CPU/reg_file1/signal_name_reg_0_31_0_0/DP/O
                         net (fo=2, routed)           0.947    10.020    CPU/prog_rom1/DY_OUT[0]
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.144 r  CPU/prog_rom1/minusOp_inferred__0_carry_i_1/O
                         net (fo=7, routed)           0.335    10.478    CPU/reg_file1/ps_reg[0]_1
    SLICE_X59Y5          LUT2 (Prop_lut2_I1_O)        0.124    10.602 r  CPU/reg_file1/signal_name_reg_0_31_0_0_i_22/O
                         net (fo=1, routed)           0.000    10.602    CPU/reg_file1/signal_name_reg_0_31_0_0_i_22_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.026 f  CPU/reg_file1/signal_name_reg_0_31_0_0_i_16/O[1]
                         net (fo=6, routed)           1.068    12.094    CPU/cf1/ps_reg[0][1]
    SLICE_X59Y9          LUT6 (Prop_lut6_I1_O)        0.303    12.397 r  CPU/cf1/flag_i_30/O
                         net (fo=4, routed)           0.576    12.973    CPU/prog_rom1/flag_reg_20
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.124    13.097 r  CPU/prog_rom1/signal_name_reg_0_31_7_7_i_7/O
                         net (fo=1, routed)           0.149    13.246    CPU/prog_rom1/signal_name_reg_0_31_7_7_i_7_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I3_O)        0.124    13.370 r  CPU/prog_rom1/signal_name_reg_0_31_7_7_i_4/O
                         net (fo=3, routed)           0.585    13.955    CPU/prog_rom1/signal_name_reg_0_31_7_7_i_4_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I5_O)        0.124    14.079 r  CPU/prog_rom1/signal_name_reg_0_31_7_7_i_3/O
                         net (fo=1, routed)           0.000    14.079    CPU/prog_rom1/signal_name_reg_0_31_7_7_i_3_n_0
    SLICE_X55Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    14.296 r  CPU/prog_rom1/signal_name_reg_0_31_7_7_i_1/O
                         net (fo=2, routed)           0.349    14.645    CPU/reg_file1/signal_name_reg_0_31_7_7/D
    SLICE_X56Y7          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_7_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.452    14.793    CPU/reg_file1/signal_name_reg_0_31_7_7/WCLK
    SLICE_X56Y7          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_7_7/DP/CLK
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X56Y7          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.433    14.598    CPU/reg_file1/signal_name_reg_0_31_7_7/DP
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -14.645    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (VIOLATED) :        -0.017ns  (required time - arrival time)
  Source:                 CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_file1/signal_name_reg_0_31_7_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.511ns  (logic 4.142ns (43.549%)  route 5.369ns (56.451%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.613     5.134    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.588 r  CPU/prog_rom1/ram_1024_x_18/DOADO[3]
                         net (fo=16, routed)          1.361     8.949    CPU/reg_file1/signal_name_reg_0_31_0_0/DPRA0
    SLICE_X56Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.073 f  CPU/reg_file1/signal_name_reg_0_31_0_0/DP/O
                         net (fo=2, routed)           0.947    10.020    CPU/prog_rom1/DY_OUT[0]
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.144 r  CPU/prog_rom1/minusOp_inferred__0_carry_i_1/O
                         net (fo=7, routed)           0.335    10.478    CPU/reg_file1/ps_reg[0]_1
    SLICE_X59Y5          LUT2 (Prop_lut2_I1_O)        0.124    10.602 r  CPU/reg_file1/signal_name_reg_0_31_0_0_i_22/O
                         net (fo=1, routed)           0.000    10.602    CPU/reg_file1/signal_name_reg_0_31_0_0_i_22_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.026 f  CPU/reg_file1/signal_name_reg_0_31_0_0_i_16/O[1]
                         net (fo=6, routed)           1.068    12.094    CPU/cf1/ps_reg[0][1]
    SLICE_X59Y9          LUT6 (Prop_lut6_I1_O)        0.303    12.397 r  CPU/cf1/flag_i_30/O
                         net (fo=4, routed)           0.576    12.973    CPU/prog_rom1/flag_reg_20
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.124    13.097 r  CPU/prog_rom1/signal_name_reg_0_31_7_7_i_7/O
                         net (fo=1, routed)           0.149    13.246    CPU/prog_rom1/signal_name_reg_0_31_7_7_i_7_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I3_O)        0.124    13.370 r  CPU/prog_rom1/signal_name_reg_0_31_7_7_i_4/O
                         net (fo=3, routed)           0.585    13.955    CPU/prog_rom1/signal_name_reg_0_31_7_7_i_4_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I5_O)        0.124    14.079 r  CPU/prog_rom1/signal_name_reg_0_31_7_7_i_3/O
                         net (fo=1, routed)           0.000    14.079    CPU/prog_rom1/signal_name_reg_0_31_7_7_i_3_n_0
    SLICE_X55Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    14.296 r  CPU/prog_rom1/signal_name_reg_0_31_7_7_i_1/O
                         net (fo=2, routed)           0.349    14.645    CPU/reg_file1/signal_name_reg_0_31_7_7/D
    SLICE_X56Y7          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.452    14.793    CPU/reg_file1/signal_name_reg_0_31_7_7/WCLK
    SLICE_X56Y7          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_7_7/SP/CLK
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X56Y7          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.403    14.628    CPU/reg_file1/signal_name_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -14.645    
  -------------------------------------------------------------------
                         slack                                 -0.017    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_file1/signal_name_reg_0_31_6_6/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 4.142ns (43.483%)  route 5.384ns (56.517%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.613     5.134    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.588 r  CPU/prog_rom1/ram_1024_x_18/DOADO[3]
                         net (fo=16, routed)          1.361     8.949    CPU/reg_file1/signal_name_reg_0_31_0_0/DPRA0
    SLICE_X56Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.073 f  CPU/reg_file1/signal_name_reg_0_31_0_0/DP/O
                         net (fo=2, routed)           0.947    10.020    CPU/prog_rom1/DY_OUT[0]
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.144 r  CPU/prog_rom1/minusOp_inferred__0_carry_i_1/O
                         net (fo=7, routed)           0.335    10.478    CPU/reg_file1/ps_reg[0]_1
    SLICE_X59Y5          LUT2 (Prop_lut2_I1_O)        0.124    10.602 r  CPU/reg_file1/signal_name_reg_0_31_0_0_i_22/O
                         net (fo=1, routed)           0.000    10.602    CPU/reg_file1/signal_name_reg_0_31_0_0_i_22_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.026 f  CPU/reg_file1/signal_name_reg_0_31_0_0_i_16/O[1]
                         net (fo=6, routed)           1.068    12.094    CPU/cf1/ps_reg[0][1]
    SLICE_X59Y9          LUT6 (Prop_lut6_I1_O)        0.303    12.397 r  CPU/cf1/flag_i_30/O
                         net (fo=4, routed)           0.326    12.723    CPU/prog_rom1/flag_reg_20
    SLICE_X59Y8          LUT6 (Prop_lut6_I1_O)        0.124    12.847 r  CPU/prog_rom1/signal_name_reg_0_31_6_6_i_6/O
                         net (fo=1, routed)           0.426    13.273    CPU/prog_rom1/signal_name_reg_0_31_6_6_i_6_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.124    13.397 r  CPU/prog_rom1/signal_name_reg_0_31_6_6_i_4/O
                         net (fo=3, routed)           0.538    13.936    CPU/prog_rom1/signal_name_reg_0_31_6_6_i_4_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.124    14.060 r  CPU/prog_rom1/signal_name_reg_0_31_6_6_i_3/O
                         net (fo=1, routed)           0.000    14.060    CPU/prog_rom1/signal_name_reg_0_31_6_6_i_3_n_0
    SLICE_X57Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    14.277 r  CPU/prog_rom1/signal_name_reg_0_31_6_6_i_1/O
                         net (fo=2, routed)           0.382    14.659    CPU/reg_file1/signal_name_reg_0_31_6_6/D
    SLICE_X56Y7          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.452    14.793    CPU/reg_file1/signal_name_reg_0_31_6_6/WCLK
    SLICE_X56Y7          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_6_6/SP/CLK
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X56Y7          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.360    14.671    CPU/reg_file1/signal_name_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -14.659    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/zf1/flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.897ns  (logic 4.732ns (47.814%)  route 5.165ns (52.186%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.613     5.134    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.588 r  CPU/prog_rom1/ram_1024_x_18/DOADO[3]
                         net (fo=16, routed)          1.361     8.949    CPU/reg_file1/signal_name_reg_0_31_0_0/DPRA0
    SLICE_X56Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.073 f  CPU/reg_file1/signal_name_reg_0_31_0_0/DP/O
                         net (fo=2, routed)           0.947    10.020    CPU/prog_rom1/DY_OUT[0]
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.144 r  CPU/prog_rom1/minusOp_inferred__0_carry_i_1/O
                         net (fo=7, routed)           0.463    10.606    CPU/prog_rom1/flag_reg_2
    SLICE_X60Y6          LUT2 (Prop_lut2_I0_O)        0.124    10.730 r  CPU/prog_rom1/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    10.730    CPU/alu1/S[0]
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.243 r  CPU/alu1/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    11.243    CPU/alu1/minusOp_carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.566 f  CPU/alu1/minusOp_carry__0/O[1]
                         net (fo=2, routed)           0.515    12.082    CPU/prog_rom1/ps_reg[0]_5[1]
    SLICE_X62Y8          LUT6 (Prop_lut6_I5_O)        0.306    12.388 f  CPU/prog_rom1/signal_name_reg_0_31_5_5_i_10/O
                         net (fo=1, routed)           0.000    12.388    CPU/prog_rom1/signal_name_reg_0_31_5_5_i_10_n_0
    SLICE_X62Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    12.605 f  CPU/prog_rom1/signal_name_reg_0_31_5_5_i_7/O
                         net (fo=1, routed)           0.586    13.190    CPU/prog_rom1/signal_name_reg_0_31_5_5_i_7_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I5_O)        0.299    13.489 f  CPU/prog_rom1/signal_name_reg_0_31_5_5_i_4/O
                         net (fo=3, routed)           0.618    14.108    CPU/prog_rom1/signal_name_reg_0_31_5_5_i_4_n_0
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.124    14.232 r  CPU/prog_rom1/flag_i_4/O
                         net (fo=1, routed)           0.675    14.906    CPU/prog_rom1/flag_i_4_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I2_O)        0.124    15.030 r  CPU/prog_rom1/flag_i_1/O
                         net (fo=1, routed)           0.000    15.030    CPU/zf1/flag_reg_1
    SLICE_X55Y8          FDRE                                         r  CPU/zf1/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.451    14.792    CPU/zf1/clk_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  CPU/zf1/flag_reg/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y8          FDRE (Setup_fdre_C_D)        0.031    15.048    CPU/zf1/flag_reg
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -15.030    
  -------------------------------------------------------------------
                         slack                                  0.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 CPU/pc1/pc1/out_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/prog_rom1/ram_1024_x_18/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.397%)  route 0.226ns (61.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.566     1.449    CPU/pc1/pc1/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  CPU/pc1/pc1/out_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  CPU/pc1/pc1/out_temp_reg[4]/Q
                         net (fo=5, routed)           0.226     1.816    CPU/prog_rom1/Q[4]
    RAMB18_X2Y2          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.878     2.006    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                         clock pessimism             -0.497     1.509    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.692    CPU/prog_rom1/ram_1024_x_18
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 CPU/pc1/pc1/out_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/prog_rom1/ram_1024_x_18/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.681%)  route 0.254ns (64.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.565     1.448    CPU/pc1/pc1/clk_IBUF_BUFG
    SLICE_X55Y7          FDRE                                         r  CPU/pc1/pc1/out_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  CPU/pc1/pc1/out_temp_reg[6]/Q
                         net (fo=6, routed)           0.254     1.843    CPU/prog_rom1/Q[6]
    RAMB18_X2Y2          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.878     2.006    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.711    CPU/prog_rom1/ram_1024_x_18
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 CPU/pc1/pc1/out_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/prog_rom1/ram_1024_x_18/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.301%)  route 0.247ns (63.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.568     1.451    CPU/pc1/pc1/clk_IBUF_BUFG
    SLICE_X57Y6          FDRE                                         r  CPU/pc1/pc1/out_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  CPU/pc1/pc1/out_temp_reg[5]/Q
                         net (fo=4, routed)           0.247     1.840    CPU/prog_rom1/Q[5]
    RAMB18_X2Y2          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.878     2.006    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                         clock pessimism             -0.497     1.509    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.692    CPU/prog_rom1/ram_1024_x_18
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CPU/pc1/pc1/out_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc1/pc1/out_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    CPU/pc1/pc1/clk_IBUF_BUFG
    SLICE_X61Y5          FDRE                                         r  CPU/pc1/pc1/out_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CPU/pc1/pc1/out_temp_reg[3]/Q
                         net (fo=6, routed)           0.168     1.786    CPU/pc1/pc1/Q[3]
    SLICE_X61Y5          LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  CPU/pc1/pc1/out_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     1.831    CPU/pc1/pc1/p_0_in__0[3]
    SLICE_X61Y5          FDRE                                         r  CPU/pc1/pc1/out_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.864     1.991    CPU/pc1/pc1/clk_IBUF_BUFG
    SLICE_X61Y5          FDRE                                         r  CPU/pc1/pc1/out_temp_reg[3]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y5          FDRE (Hold_fdre_C_D)         0.091     1.568    CPU/pc1/pc1/out_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CPU/if1/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/if1/flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.592     1.475    CPU/if1/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  CPU/if1/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  CPU/if1/flag_reg/Q
                         net (fo=2, routed)           0.168     1.784    CPU/prog_rom1/i_flag_temp
    SLICE_X59Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.829 r  CPU/prog_rom1/flag_i_1__0/O
                         net (fo=1, routed)           0.000     1.829    CPU/if1/flag_reg_0
    SLICE_X59Y11         FDRE                                         r  CPU/if1/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.862     1.989    CPU/if1/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  CPU/if1/flag_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X59Y11         FDRE (Hold_fdre_C_D)         0.091     1.566    CPU/if1/flag_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CPU/cf1/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/cf1/flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.591     1.474    CPU/cf1/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  CPU/cf1/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  CPU/cf1/flag_reg/Q
                         net (fo=10, routed)          0.175     1.813    CPU/cf1/flag
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  CPU/cf1/flag_i_1/O
                         net (fo=1, routed)           0.000     1.858    CPU/cf1/flag_i_1_n_0
    SLICE_X60Y12         FDRE                                         r  CPU/cf1/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.860     1.987    CPU/cf1/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  CPU/cf1/flag_reg/C
                         clock pessimism             -0.513     1.474    
    SLICE_X60Y12         FDRE (Hold_fdre_C_D)         0.120     1.594    CPU/cf1/flag_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CPU/pc1/pc1/out_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/prog_rom1/ram_1024_x_18/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.787%)  route 0.366ns (72.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.568     1.451    CPU/pc1/pc1/clk_IBUF_BUFG
    SLICE_X57Y3          FDRE                                         r  CPU/pc1/pc1/out_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  CPU/pc1/pc1/out_temp_reg[1]/Q
                         net (fo=8, routed)           0.366     1.959    CPU/prog_rom1/Q[1]
    RAMB18_X2Y2          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.878     2.006    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                         clock pessimism             -0.497     1.509    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.692    CPU/prog_rom1/ram_1024_x_18
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CPU/pc1/pc1/out_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc1/pc1/out_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.595     1.478    CPU/pc1/pc1/clk_IBUF_BUFG
    SLICE_X62Y6          FDRE                                         r  CPU/pc1/pc1/out_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDRE (Prop_fdre_C_Q)         0.141     1.619 f  CPU/pc1/pc1/out_temp_reg[0]/Q
                         net (fo=9, routed)           0.173     1.792    CPU/prog_rom1/Q[0]
    SLICE_X62Y6          LUT6 (Prop_lut6_I0_O)        0.045     1.837 r  CPU/prog_rom1/out_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.837    CPU/pc1/pc1/D[0]
    SLICE_X62Y6          FDRE                                         r  CPU/pc1/pc1/out_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     1.993    CPU/pc1/pc1/clk_IBUF_BUFG
    SLICE_X62Y6          FDRE                                         r  CPU/pc1/pc1/out_temp_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X62Y6          FDRE (Hold_fdre_C_D)         0.092     1.570    CPU/pc1/pc1/out_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CPU/pc1/pc1/out_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc1/pc1/out_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    CPU/pc1/pc1/clk_IBUF_BUFG
    SLICE_X59Y4          FDRE                                         r  CPU/pc1/pc1/out_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CPU/pc1/pc1/out_temp_reg[7]/Q
                         net (fo=5, routed)           0.179     1.797    CPU/pc1/pc1/Q[7]
    SLICE_X59Y4          LUT5 (Prop_lut5_I0_O)        0.045     1.842 r  CPU/pc1/pc1/out_temp[7]_i_1/O
                         net (fo=1, routed)           0.000     1.842    CPU/pc1/pc1/p_0_in__0[7]
    SLICE_X59Y4          FDRE                                         r  CPU/pc1/pc1/out_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.864     1.991    CPU/pc1/pc1/clk_IBUF_BUFG
    SLICE_X59Y4          FDRE                                         r  CPU/pc1/pc1/out_temp_reg[7]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y4          FDRE (Hold_fdre_C_D)         0.091     1.568    CPU/pc1/pc1/out_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 CPU/pc1/pc1/out_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc1/pc1/out_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.760%)  route 0.187ns (47.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    CPU/pc1/pc1/clk_IBUF_BUFG
    SLICE_X60Y4          FDRE                                         r  CPU/pc1/pc1/out_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  CPU/pc1/pc1/out_temp_reg[2]/Q
                         net (fo=7, routed)           0.187     1.828    CPU/pc1/pc1/Q[2]
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.045     1.873 r  CPU/pc1/pc1/out_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.873    CPU/pc1/pc1/p_0_in__0[2]
    SLICE_X60Y4          FDRE                                         r  CPU/pc1/pc1/out_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.864     1.991    CPU/pc1/pc1/clk_IBUF_BUFG
    SLICE_X60Y4          FDRE                                         r  CPU/pc1/pc1/out_temp_reg[2]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X60Y4          FDRE (Hold_fdre_C_D)         0.121     1.598    CPU/pc1/pc1/out_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y2    CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y6    CPU/pc1/pc1/out_temp_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y3    CPU/pc1/pc1/out_temp_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y4    CPU/pc1/pc1/out_temp_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y5    CPU/pc1/pc1/out_temp_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y10   CPU/pc1/pc1/out_temp_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y6    CPU/pc1/pc1/out_temp_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y7    CPU/pc1/pc1/out_temp_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y4    CPU/pc1/pc1/out_temp_reg[7]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y4    CPU/reg_file1/signal_name_reg_0_31_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y4    CPU/reg_file1/signal_name_reg_0_31_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y4    CPU/reg_file1/signal_name_reg_0_31_2_2/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y4    CPU/reg_file1/signal_name_reg_0_31_2_2/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y4    CPU/reg_file1/signal_name_reg_0_31_3_3/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y4    CPU/reg_file1/signal_name_reg_0_31_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y6    CPU/scr_ram1/signal_name_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y6    CPU/scr_ram1/signal_name_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y6    CPU/scr_ram1/signal_name_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y3    CPU/scr_ram1/signal_name_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y9    CPU/scr_ram1/signal_name_reg_0_255_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y9    CPU/scr_ram1/signal_name_reg_0_255_3_3/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y9    CPU/scr_ram1/signal_name_reg_0_255_3_3/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y10   CPU/scr_ram1/signal_name_reg_0_255_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y10   CPU/scr_ram1/signal_name_reg_0_255_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y10   CPU/scr_ram1/signal_name_reg_0_255_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y10   CPU/scr_ram1/signal_name_reg_0_255_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y9    CPU/scr_ram1/signal_name_reg_0_255_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y9    CPU/scr_ram1/signal_name_reg_0_255_6_6/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y9    CPU/scr_ram1/signal_name_reg_0_255_6_6/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 CPU/cu1/ps_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.608ns (16.915%)  route 2.986ns (83.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.633     5.154    CPU/cu1/clk_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  CPU/cu1/ps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  CPU/cu1/ps_reg[1]/Q
                         net (fo=33, routed)          1.824     7.434    CPU/cu1/Q[1]
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.586 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          1.162     8.749    CPU/sp/AR[0]
    SLICE_X61Y9          FDCE                                         f  CPU/sp/data_out_sig_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.516    14.857    CPU/sp/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  CPU/sp/data_out_sig_reg[0]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y9          FDCE (Recov_fdce_C_CLR)     -0.613    14.483    CPU/sp/data_out_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 CPU/cu1/ps_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.608ns (17.696%)  route 2.828ns (82.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.633     5.154    CPU/cu1/clk_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  CPU/cu1/ps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  CPU/cu1/ps_reg[1]/Q
                         net (fo=33, routed)          1.824     7.434    CPU/cu1/Q[1]
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.586 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          1.004     8.590    CPU/sp/AR[0]
    SLICE_X61Y7          FDCE                                         f  CPU/sp/data_out_sig_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.517    14.858    CPU/sp/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  CPU/sp/data_out_sig_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X61Y7          FDCE (Recov_fdce_C_CLR)     -0.613    14.484    CPU/sp/data_out_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 CPU/cu1/ps_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.608ns (17.696%)  route 2.828ns (82.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.633     5.154    CPU/cu1/clk_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  CPU/cu1/ps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  CPU/cu1/ps_reg[1]/Q
                         net (fo=33, routed)          1.824     7.434    CPU/cu1/Q[1]
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.586 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          1.004     8.590    CPU/sp/AR[0]
    SLICE_X61Y7          FDCE                                         f  CPU/sp/data_out_sig_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.517    14.858    CPU/sp/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  CPU/sp/data_out_sig_reg[4]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X61Y7          FDCE (Recov_fdce_C_CLR)     -0.613    14.484    CPU/sp/data_out_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 CPU/cu1/ps_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.608ns (19.153%)  route 2.566ns (80.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.633     5.154    CPU/cu1/clk_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  CPU/cu1/ps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  CPU/cu1/ps_reg[1]/Q
                         net (fo=33, routed)          1.824     7.434    CPU/cu1/Q[1]
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.586 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.742     8.329    CPU/sp/AR[0]
    SLICE_X64Y7          FDCE                                         f  CPU/sp/data_out_sig_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    CPU/sp/clk_IBUF_BUFG
    SLICE_X64Y7          FDCE                                         r  CPU/sp/data_out_sig_reg[5]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y7          FDCE (Recov_fdce_C_CLR)     -0.569    14.515    CPU/sp/data_out_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 CPU/cu1/ps_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.608ns (19.153%)  route 2.566ns (80.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.633     5.154    CPU/cu1/clk_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  CPU/cu1/ps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  CPU/cu1/ps_reg[1]/Q
                         net (fo=33, routed)          1.824     7.434    CPU/cu1/Q[1]
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.586 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.742     8.329    CPU/sp/AR[0]
    SLICE_X64Y7          FDCE                                         f  CPU/sp/data_out_sig_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    CPU/sp/clk_IBUF_BUFG
    SLICE_X64Y7          FDCE                                         r  CPU/sp/data_out_sig_reg[7]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y7          FDCE (Recov_fdce_C_CLR)     -0.569    14.515    CPU/sp/data_out_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 CPU/cu1/ps_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.608ns (19.153%)  route 2.566ns (80.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.633     5.154    CPU/cu1/clk_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  CPU/cu1/ps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  CPU/cu1/ps_reg[1]/Q
                         net (fo=33, routed)          1.824     7.434    CPU/cu1/Q[1]
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.586 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.742     8.329    CPU/sp/AR[0]
    SLICE_X64Y7          FDCE                                         f  CPU/sp/data_out_sig_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    CPU/sp/clk_IBUF_BUFG
    SLICE_X64Y7          FDCE                                         r  CPU/sp/data_out_sig_reg[1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y7          FDCE (Recov_fdce_C_CLR)     -0.527    14.557    CPU/sp/data_out_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 CPU/cu1/ps_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.608ns (19.153%)  route 2.566ns (80.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.633     5.154    CPU/cu1/clk_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  CPU/cu1/ps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  CPU/cu1/ps_reg[1]/Q
                         net (fo=33, routed)          1.824     7.434    CPU/cu1/Q[1]
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.586 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.742     8.329    CPU/sp/AR[0]
    SLICE_X64Y7          FDCE                                         f  CPU/sp/data_out_sig_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    CPU/sp/clk_IBUF_BUFG
    SLICE_X64Y7          FDCE                                         r  CPU/sp/data_out_sig_reg[6]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y7          FDCE (Recov_fdce_C_CLR)     -0.527    14.557    CPU/sp/data_out_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 CPU/cu1/ps_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.608ns (20.020%)  route 2.429ns (79.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.633     5.154    CPU/cu1/clk_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  CPU/cu1/ps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  CPU/cu1/ps_reg[1]/Q
                         net (fo=33, routed)          1.824     7.434    CPU/cu1/Q[1]
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.586 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.605     8.191    CPU/sp/AR[0]
    SLICE_X62Y7          FDCE                                         f  CPU/sp/data_out_sig_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    CPU/sp/clk_IBUF_BUFG
    SLICE_X62Y7          FDCE                                         r  CPU/sp/data_out_sig_reg[2]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y7          FDCE (Recov_fdce_C_CLR)     -0.613    14.471    CPU/sp/data_out_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  6.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 CPU/cu1/ps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.186ns (17.207%)  route 0.895ns (82.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.566     1.449    CPU/cu1/clk_IBUF_BUFG
    SLICE_X57Y11         FDCE                                         r  CPU/cu1/ps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  CPU/cu1/ps_reg[0]/Q
                         net (fo=30, routed)          0.687     2.277    CPU/cu1/Q[0]
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.045     2.322 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.208     2.530    CPU/sp/AR[0]
    SLICE_X62Y7          FDCE                                         f  CPU/sp/data_out_sig_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.865     1.992    CPU/sp/clk_IBUF_BUFG
    SLICE_X62Y7          FDCE                                         r  CPU/sp/data_out_sig_reg[2]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X62Y7          FDCE (Remov_fdce_C_CLR)     -0.159     1.355    CPU/sp/data_out_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 CPU/cu1/ps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.186ns (16.454%)  route 0.944ns (83.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.566     1.449    CPU/cu1/clk_IBUF_BUFG
    SLICE_X57Y11         FDCE                                         r  CPU/cu1/ps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  CPU/cu1/ps_reg[0]/Q
                         net (fo=30, routed)          0.687     2.277    CPU/cu1/Q[0]
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.045     2.322 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.257     2.580    CPU/sp/AR[0]
    SLICE_X64Y7          FDCE                                         f  CPU/sp/data_out_sig_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.865     1.992    CPU/sp/clk_IBUF_BUFG
    SLICE_X64Y7          FDCE                                         r  CPU/sp/data_out_sig_reg[1]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X64Y7          FDCE (Remov_fdce_C_CLR)     -0.134     1.380    CPU/sp/data_out_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 CPU/cu1/ps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.186ns (16.454%)  route 0.944ns (83.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.566     1.449    CPU/cu1/clk_IBUF_BUFG
    SLICE_X57Y11         FDCE                                         r  CPU/cu1/ps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  CPU/cu1/ps_reg[0]/Q
                         net (fo=30, routed)          0.687     2.277    CPU/cu1/Q[0]
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.045     2.322 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.257     2.580    CPU/sp/AR[0]
    SLICE_X64Y7          FDCE                                         f  CPU/sp/data_out_sig_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.865     1.992    CPU/sp/clk_IBUF_BUFG
    SLICE_X64Y7          FDCE                                         r  CPU/sp/data_out_sig_reg[5]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X64Y7          FDCE (Remov_fdce_C_CLR)     -0.134     1.380    CPU/sp/data_out_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 CPU/cu1/ps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.186ns (16.454%)  route 0.944ns (83.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.566     1.449    CPU/cu1/clk_IBUF_BUFG
    SLICE_X57Y11         FDCE                                         r  CPU/cu1/ps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  CPU/cu1/ps_reg[0]/Q
                         net (fo=30, routed)          0.687     2.277    CPU/cu1/Q[0]
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.045     2.322 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.257     2.580    CPU/sp/AR[0]
    SLICE_X64Y7          FDCE                                         f  CPU/sp/data_out_sig_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.865     1.992    CPU/sp/clk_IBUF_BUFG
    SLICE_X64Y7          FDCE                                         r  CPU/sp/data_out_sig_reg[6]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X64Y7          FDCE (Remov_fdce_C_CLR)     -0.134     1.380    CPU/sp/data_out_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 CPU/cu1/ps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.186ns (16.454%)  route 0.944ns (83.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.566     1.449    CPU/cu1/clk_IBUF_BUFG
    SLICE_X57Y11         FDCE                                         r  CPU/cu1/ps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  CPU/cu1/ps_reg[0]/Q
                         net (fo=30, routed)          0.687     2.277    CPU/cu1/Q[0]
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.045     2.322 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.257     2.580    CPU/sp/AR[0]
    SLICE_X64Y7          FDCE                                         f  CPU/sp/data_out_sig_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.865     1.992    CPU/sp/clk_IBUF_BUFG
    SLICE_X64Y7          FDCE                                         r  CPU/sp/data_out_sig_reg[7]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X64Y7          FDCE (Remov_fdce_C_CLR)     -0.134     1.380    CPU/sp/data_out_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.429ns  (arrival time - required time)
  Source:                 CPU/cu1/ps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.186ns (13.955%)  route 1.147ns (86.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.566     1.449    CPU/cu1/clk_IBUF_BUFG
    SLICE_X57Y11         FDCE                                         r  CPU/cu1/ps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  CPU/cu1/ps_reg[0]/Q
                         net (fo=30, routed)          0.687     2.277    CPU/cu1/Q[0]
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.045     2.322 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.460     2.782    CPU/sp/AR[0]
    SLICE_X61Y7          FDCE                                         f  CPU/sp/data_out_sig_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.863     1.990    CPU/sp/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  CPU/sp/data_out_sig_reg[3]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X61Y7          FDCE (Remov_fdce_C_CLR)     -0.159     1.353    CPU/sp/data_out_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.429ns  (arrival time - required time)
  Source:                 CPU/cu1/ps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.186ns (13.955%)  route 1.147ns (86.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.566     1.449    CPU/cu1/clk_IBUF_BUFG
    SLICE_X57Y11         FDCE                                         r  CPU/cu1/ps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  CPU/cu1/ps_reg[0]/Q
                         net (fo=30, routed)          0.687     2.277    CPU/cu1/Q[0]
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.045     2.322 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.460     2.782    CPU/sp/AR[0]
    SLICE_X61Y7          FDCE                                         f  CPU/sp/data_out_sig_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.863     1.990    CPU/sp/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  CPU/sp/data_out_sig_reg[4]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X61Y7          FDCE (Remov_fdce_C_CLR)     -0.159     1.353    CPU/sp/data_out_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.504ns  (arrival time - required time)
  Source:                 CPU/cu1/ps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.186ns (13.206%)  route 1.222ns (86.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.566     1.449    CPU/cu1/clk_IBUF_BUFG
    SLICE_X57Y11         FDCE                                         r  CPU/cu1/ps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  CPU/cu1/ps_reg[0]/Q
                         net (fo=30, routed)          0.687     2.277    CPU/cu1/Q[0]
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.045     2.322 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.535     2.858    CPU/sp/AR[0]
    SLICE_X61Y9          FDCE                                         f  CPU/sp/data_out_sig_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.863     1.990    CPU/sp/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  CPU/sp/data_out_sig_reg[0]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X61Y9          FDCE (Remov_fdce_C_CLR)     -0.159     1.353    CPU/sp/data_out_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  1.504    





