\hypertarget{union__hw__smc__pmstat}{}\section{\+\_\+hw\+\_\+smc\+\_\+pmstat Union Reference}
\label{union__hw__smc__pmstat}\index{\+\_\+hw\+\_\+smc\+\_\+pmstat@{\+\_\+hw\+\_\+smc\+\_\+pmstat}}


H\+W\+\_\+\+S\+M\+C\+\_\+\+P\+M\+S\+T\+AT -\/ Power Mode Status register (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+smc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__smc__pmstat_1_1__hw__smc__pmstat__bitfields}{\+\_\+hw\+\_\+smc\+\_\+pmstat\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__smc__pmstat_afbe5cef171a775abe6f05c8970ac1eb8}{}\label{union__hw__smc__pmstat_afbe5cef171a775abe6f05c8970ac1eb8}

\item 
struct \hyperlink{struct__hw__smc__pmstat_1_1__hw__smc__pmstat__bitfields}{\+\_\+hw\+\_\+smc\+\_\+pmstat\+::\+\_\+hw\+\_\+smc\+\_\+pmstat\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__smc__pmstat_aff8ae29a355c72a7c92529d6610c1b1b}{}\label{union__hw__smc__pmstat_aff8ae29a355c72a7c92529d6610c1b1b}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+M\+C\+\_\+\+P\+M\+S\+T\+AT -\/ Power Mode Status register (RO) 

Reset value\+: 0x01U

P\+M\+S\+T\+AT is a read-\/only, one-\/hot register which indicates the current power mode of the system. This register is reset on Chip P\+OR not V\+L\+LS and by reset types that trigger Chip P\+OR not V\+L\+LS. It is unaffected by reset types that do not trigger Chip P\+OR not V\+L\+LS. See the Reset section details for more information. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+smc.\+h\end{DoxyCompactItemize}
