/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Oct 29 13:14:18 2015
 *                 Full Compile MD5 Checksum  e7a8666924d6f16d6c48f8d4180ae83b
 *                     (minus title and desc)
 *                 MD5 Checksum               60098f94fd56f39bea342d634b9c6b61
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     414
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_WOD_INTR2_A_H__
#define BCHP_WOD_INTR2_A_H__

/***************************************************************************
 *WOD_INTR2_A - WOD Interrupt Control 2 Registers
 ***************************************************************************/
#define BCHP_WOD_INTR2_A_HOST_STATUS             0x02346040 /* [RO] HOST interrupt Status Register */
#define BCHP_WOD_INTR2_A_HOST_SET                0x02346044 /* [WO] HOST interrupt Set Register */
#define BCHP_WOD_INTR2_A_HOST_CLEAR              0x02346048 /* [WO] HOST interrupt Clear Register */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS        0x0234604c /* [RO] HOST interrupt Mask Status Register */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET           0x02346050 /* [WO] HOST interrupt Mask Set Register */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR         0x02346054 /* [WO] HOST interrupt Mask Clear Register */
#define BCHP_WOD_INTR2_A_PCI_STATUS              0x02346058 /* [RO] PCI interrupt Status Register */
#define BCHP_WOD_INTR2_A_PCI_SET                 0x0234605c /* [WO] PCI interrupt Set Register */
#define BCHP_WOD_INTR2_A_PCI_CLEAR               0x02346060 /* [WO] PCI interrupt Clear Register */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS         0x02346064 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET            0x02346068 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR          0x0234606c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *HOST_STATUS - HOST interrupt Status Register
 ***************************************************************************/
/* WOD_INTR2_A :: HOST_STATUS :: reserved0 [31:23] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_reserved0_MASK                0xff800000
#define BCHP_WOD_INTR2_A_HOST_STATUS_reserved0_SHIFT               23

/* WOD_INTR2_A :: HOST_STATUS :: HARDWARE_EXCEPTION [22:22] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_HARDWARE_EXCEPTION_MASK       0x00400000
#define BCHP_WOD_INTR2_A_HOST_STATUS_HARDWARE_EXCEPTION_SHIFT      22
#define BCHP_WOD_INTR2_A_HOST_STATUS_HARDWARE_EXCEPTION_DEFAULT    0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: MEM_EXCEPTION [21:21] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_MEM_EXCEPTION_MASK            0x00200000
#define BCHP_WOD_INTR2_A_HOST_STATUS_MEM_EXCEPTION_SHIFT           21
#define BCHP_WOD_INTR2_A_HOST_STATUS_MEM_EXCEPTION_DEFAULT         0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_FEC_INPUT_CW_NO_SOF_AT_ALL [20:20] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_MASK 0x00100000
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_SHIFT 20
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_FEC_INPUT_CW_ORPHAN_DATA [19:19] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_INPUT_CW_ORPHAN_DATA_MASK 0x00080000
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_INPUT_CW_ORPHAN_DATA_SHIFT 19
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_INPUT_CW_ORPHAN_DATA_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_FEC_INPUT_CW_MISS_EOF [18:18] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_INPUT_CW_MISS_EOF_MASK 0x00040000
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_INPUT_CW_MISS_EOF_SHIFT 18
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_INPUT_CW_MISS_EOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_FEC_INPUT_CW_MISS_SOF [17:17] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_INPUT_CW_MISS_SOF_MASK 0x00020000
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_INPUT_CW_MISS_SOF_SHIFT 17
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_INPUT_CW_MISS_SOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_FEC_INPUT_CW_TOO_LONG [16:16] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_INPUT_CW_TOO_LONG_MASK 0x00010000
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_INPUT_CW_TOO_LONG_SHIFT 16
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_INPUT_CW_TOO_LONG_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_FEC_INPUT_CW_TOO_SHORT [15:15] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_INPUT_CW_TOO_SHORT_MASK 0x00008000
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_INPUT_CW_TOO_SHORT_SHIFT 15
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_INPUT_CW_TOO_SHORT_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_FECIF_BUF_OVFL [14:14] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FECIF_BUF_OVFL_MASK       0x00004000
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FECIF_BUF_OVFL_SHIFT      14
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FECIF_BUF_OVFL_DEFAULT    0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_TDI_OUT_BUF_OVFL [13:13] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_TDI_OUT_BUF_OVFL_MASK     0x00002000
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_TDI_OUT_BUF_OVFL_SHIFT    13
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_TDI_OUT_BUF_OVFL_DEFAULT  0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_OUT_OF_ORDER_PNT [12:12] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_OUT_OF_ORDER_PNT_MASK     0x00001000
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_OUT_OF_ORDER_PNT_SHIFT    12
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_OUT_OF_ORDER_PNT_DEFAULT  0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_OUT_OF_BOUND_PNT [11:11] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_OUT_OF_BOUND_PNT_MASK     0x00000800
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_OUT_OF_BOUND_PNT_SHIFT    11
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_OUT_OF_BOUND_PNT_DEFAULT  0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_FEC_FAIL [10:10] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_FAIL_MASK             0x00000400
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_FAIL_SHIFT            10
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_FEC_FAIL_DEFAULT          0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_CRC_FAIL [09:09] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_CRC_FAIL_MASK             0x00000200
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_CRC_FAIL_SHIFT            9
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_CRC_FAIL_DEFAULT          0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_TOO_MANY_NCP [08:08] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_TOO_MANY_NCP_MASK         0x00000100
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_TOO_MANY_NCP_SHIFT        8
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_TOO_MANY_NCP_DEFAULT      0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_TOO_MANY_ACTIVE_NCP [07:07] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_TOO_MANY_ACTIVE_NCP_MASK  0x00000080
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_TOO_MANY_ACTIVE_NCP_SHIFT 7
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_TOO_MANY_ACTIVE_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_TOO_MANY_NULL_NCP [06:06] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_TOO_MANY_NULL_NCP_MASK    0x00000040
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_TOO_MANY_NULL_NCP_SHIFT   6
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_TOO_MANY_NULL_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_TOO_MANY_ZBL_NCP [05:05] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_TOO_MANY_ZBL_NCP_MASK     0x00000020
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_TOO_MANY_ZBL_NCP_SHIFT    5
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_TOO_MANY_ZBL_NCP_DEFAULT  0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_PROF_UPDATE [04:04] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_PROF_UPDATE_MASK          0x00000010
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_PROF_UPDATE_SHIFT         4
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_PROF_UPDATE_DEFAULT       0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_DC_PROF_NOT_FOUND [03:03] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_DC_PROF_NOT_FOUND_MASK    0x00000008
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_DC_PROF_NOT_FOUND_SHIFT   3
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_DC_PROF_NOT_FOUND_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_PROF_MISMATCH [02:02] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_PROF_MISMATCH_MASK        0x00000004
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_PROF_MISMATCH_SHIFT       2
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_PROF_MISMATCH_DEFAULT     0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_PROF_NOT_FOUND [01:01] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_PROF_NOT_FOUND_MASK       0x00000002
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_PROF_NOT_FOUND_SHIFT      1
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_PROF_NOT_FOUND_DEFAULT    0x00000001

/* WOD_INTR2_A :: HOST_STATUS :: NCP_EXTRACTION_ERR [00:00] */
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_EXTRACTION_ERR_MASK       0x00000001
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_EXTRACTION_ERR_SHIFT      0
#define BCHP_WOD_INTR2_A_HOST_STATUS_NCP_EXTRACTION_ERR_DEFAULT    0x00000001

/***************************************************************************
 *HOST_SET - HOST interrupt Set Register
 ***************************************************************************/
/* WOD_INTR2_A :: HOST_SET :: reserved0 [31:23] */
#define BCHP_WOD_INTR2_A_HOST_SET_reserved0_MASK                   0xff800000
#define BCHP_WOD_INTR2_A_HOST_SET_reserved0_SHIFT                  23

/* WOD_INTR2_A :: HOST_SET :: HARDWARE_EXCEPTION [22:22] */
#define BCHP_WOD_INTR2_A_HOST_SET_HARDWARE_EXCEPTION_MASK          0x00400000
#define BCHP_WOD_INTR2_A_HOST_SET_HARDWARE_EXCEPTION_SHIFT         22
#define BCHP_WOD_INTR2_A_HOST_SET_HARDWARE_EXCEPTION_DEFAULT       0x00000001

/* WOD_INTR2_A :: HOST_SET :: MEM_EXCEPTION [21:21] */
#define BCHP_WOD_INTR2_A_HOST_SET_MEM_EXCEPTION_MASK               0x00200000
#define BCHP_WOD_INTR2_A_HOST_SET_MEM_EXCEPTION_SHIFT              21
#define BCHP_WOD_INTR2_A_HOST_SET_MEM_EXCEPTION_DEFAULT            0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_FEC_INPUT_CW_NO_SOF_AT_ALL [20:20] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_MASK 0x00100000
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_SHIFT 20
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_FEC_INPUT_CW_ORPHAN_DATA [19:19] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_INPUT_CW_ORPHAN_DATA_MASK 0x00080000
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_INPUT_CW_ORPHAN_DATA_SHIFT 19
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_INPUT_CW_ORPHAN_DATA_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_FEC_INPUT_CW_MISS_EOF [18:18] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_INPUT_CW_MISS_EOF_MASK   0x00040000
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_INPUT_CW_MISS_EOF_SHIFT  18
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_INPUT_CW_MISS_EOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_FEC_INPUT_CW_MISS_SOF [17:17] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_INPUT_CW_MISS_SOF_MASK   0x00020000
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_INPUT_CW_MISS_SOF_SHIFT  17
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_INPUT_CW_MISS_SOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_FEC_INPUT_CW_TOO_LONG [16:16] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_INPUT_CW_TOO_LONG_MASK   0x00010000
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_INPUT_CW_TOO_LONG_SHIFT  16
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_INPUT_CW_TOO_LONG_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_FEC_INPUT_CW_TOO_SHORT [15:15] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_INPUT_CW_TOO_SHORT_MASK  0x00008000
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_INPUT_CW_TOO_SHORT_SHIFT 15
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_INPUT_CW_TOO_SHORT_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_FECIF_BUF_OVFL [14:14] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FECIF_BUF_OVFL_MASK          0x00004000
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FECIF_BUF_OVFL_SHIFT         14
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FECIF_BUF_OVFL_DEFAULT       0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_TDI_OUT_BUF_OVFL [13:13] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_TDI_OUT_BUF_OVFL_MASK        0x00002000
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_TDI_OUT_BUF_OVFL_SHIFT       13
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_TDI_OUT_BUF_OVFL_DEFAULT     0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_OUT_OF_ORDER_PNT [12:12] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_OUT_OF_ORDER_PNT_MASK        0x00001000
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_OUT_OF_ORDER_PNT_SHIFT       12
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_OUT_OF_ORDER_PNT_DEFAULT     0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_OUT_OF_BOUND_PNT [11:11] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_OUT_OF_BOUND_PNT_MASK        0x00000800
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_OUT_OF_BOUND_PNT_SHIFT       11
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_OUT_OF_BOUND_PNT_DEFAULT     0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_FEC_FAIL [10:10] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_FAIL_MASK                0x00000400
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_FAIL_SHIFT               10
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_FEC_FAIL_DEFAULT             0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_CRC_FAIL [09:09] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_CRC_FAIL_MASK                0x00000200
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_CRC_FAIL_SHIFT               9
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_CRC_FAIL_DEFAULT             0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_TOO_MANY_NCP [08:08] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_TOO_MANY_NCP_MASK            0x00000100
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_TOO_MANY_NCP_SHIFT           8
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_TOO_MANY_NCP_DEFAULT         0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_TOO_MANY_ACTIVE_NCP [07:07] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_TOO_MANY_ACTIVE_NCP_MASK     0x00000080
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_TOO_MANY_ACTIVE_NCP_SHIFT    7
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_TOO_MANY_ACTIVE_NCP_DEFAULT  0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_TOO_MANY_NULL_NCP [06:06] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_TOO_MANY_NULL_NCP_MASK       0x00000040
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_TOO_MANY_NULL_NCP_SHIFT      6
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_TOO_MANY_NULL_NCP_DEFAULT    0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_TOO_MANY_ZBL_NCP [05:05] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_TOO_MANY_ZBL_NCP_MASK        0x00000020
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_TOO_MANY_ZBL_NCP_SHIFT       5
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_TOO_MANY_ZBL_NCP_DEFAULT     0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_PROF_UPDATE [04:04] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_PROF_UPDATE_MASK             0x00000010
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_PROF_UPDATE_SHIFT            4
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_PROF_UPDATE_DEFAULT          0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_DC_PROF_NOT_FOUND [03:03] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_DC_PROF_NOT_FOUND_MASK       0x00000008
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_DC_PROF_NOT_FOUND_SHIFT      3
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_DC_PROF_NOT_FOUND_DEFAULT    0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_PROF_MISMATCH [02:02] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_PROF_MISMATCH_MASK           0x00000004
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_PROF_MISMATCH_SHIFT          2
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_PROF_MISMATCH_DEFAULT        0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_PROF_NOT_FOUND [01:01] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_PROF_NOT_FOUND_MASK          0x00000002
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_PROF_NOT_FOUND_SHIFT         1
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_PROF_NOT_FOUND_DEFAULT       0x00000001

/* WOD_INTR2_A :: HOST_SET :: NCP_EXTRACTION_ERR [00:00] */
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_EXTRACTION_ERR_MASK          0x00000001
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_EXTRACTION_ERR_SHIFT         0
#define BCHP_WOD_INTR2_A_HOST_SET_NCP_EXTRACTION_ERR_DEFAULT       0x00000001

/***************************************************************************
 *HOST_CLEAR - HOST interrupt Clear Register
 ***************************************************************************/
/* WOD_INTR2_A :: HOST_CLEAR :: reserved0 [31:23] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_reserved0_MASK                 0xff800000
#define BCHP_WOD_INTR2_A_HOST_CLEAR_reserved0_SHIFT                23

/* WOD_INTR2_A :: HOST_CLEAR :: HARDWARE_EXCEPTION [22:22] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_HARDWARE_EXCEPTION_MASK        0x00400000
#define BCHP_WOD_INTR2_A_HOST_CLEAR_HARDWARE_EXCEPTION_SHIFT       22
#define BCHP_WOD_INTR2_A_HOST_CLEAR_HARDWARE_EXCEPTION_DEFAULT     0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: MEM_EXCEPTION [21:21] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_MEM_EXCEPTION_MASK             0x00200000
#define BCHP_WOD_INTR2_A_HOST_CLEAR_MEM_EXCEPTION_SHIFT            21
#define BCHP_WOD_INTR2_A_HOST_CLEAR_MEM_EXCEPTION_DEFAULT          0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_FEC_INPUT_CW_NO_SOF_AT_ALL [20:20] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_MASK 0x00100000
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_SHIFT 20
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_FEC_INPUT_CW_ORPHAN_DATA [19:19] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_INPUT_CW_ORPHAN_DATA_MASK 0x00080000
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_INPUT_CW_ORPHAN_DATA_SHIFT 19
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_INPUT_CW_ORPHAN_DATA_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_FEC_INPUT_CW_MISS_EOF [18:18] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_INPUT_CW_MISS_EOF_MASK 0x00040000
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_INPUT_CW_MISS_EOF_SHIFT 18
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_INPUT_CW_MISS_EOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_FEC_INPUT_CW_MISS_SOF [17:17] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_INPUT_CW_MISS_SOF_MASK 0x00020000
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_INPUT_CW_MISS_SOF_SHIFT 17
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_INPUT_CW_MISS_SOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_FEC_INPUT_CW_TOO_LONG [16:16] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_INPUT_CW_TOO_LONG_MASK 0x00010000
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_INPUT_CW_TOO_LONG_SHIFT 16
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_INPUT_CW_TOO_LONG_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_FEC_INPUT_CW_TOO_SHORT [15:15] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_INPUT_CW_TOO_SHORT_MASK 0x00008000
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_INPUT_CW_TOO_SHORT_SHIFT 15
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_INPUT_CW_TOO_SHORT_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_FECIF_BUF_OVFL [14:14] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FECIF_BUF_OVFL_MASK        0x00004000
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FECIF_BUF_OVFL_SHIFT       14
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FECIF_BUF_OVFL_DEFAULT     0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_TDI_OUT_BUF_OVFL [13:13] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_TDI_OUT_BUF_OVFL_MASK      0x00002000
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_TDI_OUT_BUF_OVFL_SHIFT     13
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_TDI_OUT_BUF_OVFL_DEFAULT   0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_OUT_OF_ORDER_PNT [12:12] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_OUT_OF_ORDER_PNT_MASK      0x00001000
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_OUT_OF_ORDER_PNT_SHIFT     12
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_OUT_OF_ORDER_PNT_DEFAULT   0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_OUT_OF_BOUND_PNT [11:11] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_OUT_OF_BOUND_PNT_MASK      0x00000800
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_OUT_OF_BOUND_PNT_SHIFT     11
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_OUT_OF_BOUND_PNT_DEFAULT   0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_FEC_FAIL [10:10] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_FAIL_MASK              0x00000400
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_FAIL_SHIFT             10
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_FEC_FAIL_DEFAULT           0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_CRC_FAIL [09:09] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_CRC_FAIL_MASK              0x00000200
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_CRC_FAIL_SHIFT             9
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_CRC_FAIL_DEFAULT           0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_TOO_MANY_NCP [08:08] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_TOO_MANY_NCP_MASK          0x00000100
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_TOO_MANY_NCP_SHIFT         8
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_TOO_MANY_NCP_DEFAULT       0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_TOO_MANY_ACTIVE_NCP [07:07] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_TOO_MANY_ACTIVE_NCP_MASK   0x00000080
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_TOO_MANY_ACTIVE_NCP_SHIFT  7
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_TOO_MANY_ACTIVE_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_TOO_MANY_NULL_NCP [06:06] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_TOO_MANY_NULL_NCP_MASK     0x00000040
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_TOO_MANY_NULL_NCP_SHIFT    6
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_TOO_MANY_NULL_NCP_DEFAULT  0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_TOO_MANY_ZBL_NCP [05:05] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_TOO_MANY_ZBL_NCP_MASK      0x00000020
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_TOO_MANY_ZBL_NCP_SHIFT     5
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_TOO_MANY_ZBL_NCP_DEFAULT   0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_PROF_UPDATE [04:04] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_PROF_UPDATE_MASK           0x00000010
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_PROF_UPDATE_SHIFT          4
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_PROF_UPDATE_DEFAULT        0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_DC_PROF_NOT_FOUND [03:03] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_DC_PROF_NOT_FOUND_MASK     0x00000008
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_DC_PROF_NOT_FOUND_SHIFT    3
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_DC_PROF_NOT_FOUND_DEFAULT  0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_PROF_MISMATCH [02:02] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_PROF_MISMATCH_MASK         0x00000004
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_PROF_MISMATCH_SHIFT        2
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_PROF_MISMATCH_DEFAULT      0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_PROF_NOT_FOUND [01:01] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_PROF_NOT_FOUND_MASK        0x00000002
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_PROF_NOT_FOUND_SHIFT       1
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_PROF_NOT_FOUND_DEFAULT     0x00000001

/* WOD_INTR2_A :: HOST_CLEAR :: NCP_EXTRACTION_ERR [00:00] */
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_EXTRACTION_ERR_MASK        0x00000001
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_EXTRACTION_ERR_SHIFT       0
#define BCHP_WOD_INTR2_A_HOST_CLEAR_NCP_EXTRACTION_ERR_DEFAULT     0x00000001

/***************************************************************************
 *HOST_MASK_STATUS - HOST interrupt Mask Status Register
 ***************************************************************************/
/* WOD_INTR2_A :: HOST_MASK_STATUS :: reserved0 [31:23] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_reserved0_MASK           0xff800000
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_reserved0_SHIFT          23

/* WOD_INTR2_A :: HOST_MASK_STATUS :: HARDWARE_EXCEPTION [22:22] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_HARDWARE_EXCEPTION_MASK  0x00400000
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_HARDWARE_EXCEPTION_SHIFT 22
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_HARDWARE_EXCEPTION_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: MEM_EXCEPTION [21:21] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_MEM_EXCEPTION_MASK       0x00200000
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_MEM_EXCEPTION_SHIFT      21
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_MEM_EXCEPTION_DEFAULT    0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_FEC_INPUT_CW_NO_SOF_AT_ALL [20:20] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_MASK 0x00100000
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_SHIFT 20
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_FEC_INPUT_CW_ORPHAN_DATA [19:19] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_INPUT_CW_ORPHAN_DATA_MASK 0x00080000
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_INPUT_CW_ORPHAN_DATA_SHIFT 19
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_INPUT_CW_ORPHAN_DATA_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_FEC_INPUT_CW_MISS_EOF [18:18] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_INPUT_CW_MISS_EOF_MASK 0x00040000
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_INPUT_CW_MISS_EOF_SHIFT 18
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_INPUT_CW_MISS_EOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_FEC_INPUT_CW_MISS_SOF [17:17] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_INPUT_CW_MISS_SOF_MASK 0x00020000
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_INPUT_CW_MISS_SOF_SHIFT 17
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_INPUT_CW_MISS_SOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_FEC_INPUT_CW_TOO_LONG [16:16] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_INPUT_CW_TOO_LONG_MASK 0x00010000
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_INPUT_CW_TOO_LONG_SHIFT 16
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_INPUT_CW_TOO_LONG_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_FEC_INPUT_CW_TOO_SHORT [15:15] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_INPUT_CW_TOO_SHORT_MASK 0x00008000
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_INPUT_CW_TOO_SHORT_SHIFT 15
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_INPUT_CW_TOO_SHORT_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_FECIF_BUF_OVFL [14:14] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FECIF_BUF_OVFL_MASK  0x00004000
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FECIF_BUF_OVFL_SHIFT 14
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FECIF_BUF_OVFL_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_TDI_OUT_BUF_OVFL [13:13] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_TDI_OUT_BUF_OVFL_MASK 0x00002000
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_TDI_OUT_BUF_OVFL_SHIFT 13
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_TDI_OUT_BUF_OVFL_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_OUT_OF_ORDER_PNT [12:12] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_OUT_OF_ORDER_PNT_MASK 0x00001000
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_OUT_OF_ORDER_PNT_SHIFT 12
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_OUT_OF_ORDER_PNT_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_OUT_OF_BOUND_PNT [11:11] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_OUT_OF_BOUND_PNT_MASK 0x00000800
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_OUT_OF_BOUND_PNT_SHIFT 11
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_OUT_OF_BOUND_PNT_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_FEC_FAIL [10:10] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_FAIL_MASK        0x00000400
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_FAIL_SHIFT       10
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_FEC_FAIL_DEFAULT     0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_CRC_FAIL [09:09] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_CRC_FAIL_MASK        0x00000200
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_CRC_FAIL_SHIFT       9
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_CRC_FAIL_DEFAULT     0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_TOO_MANY_NCP [08:08] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_TOO_MANY_NCP_MASK    0x00000100
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_TOO_MANY_NCP_SHIFT   8
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_TOO_MANY_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_TOO_MANY_ACTIVE_NCP [07:07] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_TOO_MANY_ACTIVE_NCP_MASK 0x00000080
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_TOO_MANY_ACTIVE_NCP_SHIFT 7
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_TOO_MANY_ACTIVE_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_TOO_MANY_NULL_NCP [06:06] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_TOO_MANY_NULL_NCP_MASK 0x00000040
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_TOO_MANY_NULL_NCP_SHIFT 6
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_TOO_MANY_NULL_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_TOO_MANY_ZBL_NCP [05:05] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_TOO_MANY_ZBL_NCP_MASK 0x00000020
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_TOO_MANY_ZBL_NCP_SHIFT 5
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_TOO_MANY_ZBL_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_PROF_UPDATE [04:04] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_PROF_UPDATE_MASK     0x00000010
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_PROF_UPDATE_SHIFT    4
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_PROF_UPDATE_DEFAULT  0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_DC_PROF_NOT_FOUND [03:03] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_DC_PROF_NOT_FOUND_MASK 0x00000008
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_DC_PROF_NOT_FOUND_SHIFT 3
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_DC_PROF_NOT_FOUND_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_PROF_MISMATCH [02:02] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_PROF_MISMATCH_MASK   0x00000004
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_PROF_MISMATCH_SHIFT  2
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_PROF_MISMATCH_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_PROF_NOT_FOUND [01:01] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_PROF_NOT_FOUND_MASK  0x00000002
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_PROF_NOT_FOUND_SHIFT 1
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_PROF_NOT_FOUND_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_STATUS :: NCP_EXTRACTION_ERR [00:00] */
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_EXTRACTION_ERR_MASK  0x00000001
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_EXTRACTION_ERR_SHIFT 0
#define BCHP_WOD_INTR2_A_HOST_MASK_STATUS_NCP_EXTRACTION_ERR_DEFAULT 0x00000001

/***************************************************************************
 *HOST_MASK_SET - HOST interrupt Mask Set Register
 ***************************************************************************/
/* WOD_INTR2_A :: HOST_MASK_SET :: reserved0 [31:23] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_reserved0_MASK              0xff800000
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_reserved0_SHIFT             23

/* WOD_INTR2_A :: HOST_MASK_SET :: HARDWARE_EXCEPTION [22:22] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_HARDWARE_EXCEPTION_MASK     0x00400000
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_HARDWARE_EXCEPTION_SHIFT    22
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_HARDWARE_EXCEPTION_DEFAULT  0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: MEM_EXCEPTION [21:21] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_MEM_EXCEPTION_MASK          0x00200000
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_MEM_EXCEPTION_SHIFT         21
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_MEM_EXCEPTION_DEFAULT       0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_FEC_INPUT_CW_NO_SOF_AT_ALL [20:20] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_MASK 0x00100000
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_SHIFT 20
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_FEC_INPUT_CW_ORPHAN_DATA [19:19] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_INPUT_CW_ORPHAN_DATA_MASK 0x00080000
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_INPUT_CW_ORPHAN_DATA_SHIFT 19
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_INPUT_CW_ORPHAN_DATA_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_FEC_INPUT_CW_MISS_EOF [18:18] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_INPUT_CW_MISS_EOF_MASK 0x00040000
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_INPUT_CW_MISS_EOF_SHIFT 18
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_INPUT_CW_MISS_EOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_FEC_INPUT_CW_MISS_SOF [17:17] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_INPUT_CW_MISS_SOF_MASK 0x00020000
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_INPUT_CW_MISS_SOF_SHIFT 17
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_INPUT_CW_MISS_SOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_FEC_INPUT_CW_TOO_LONG [16:16] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_INPUT_CW_TOO_LONG_MASK 0x00010000
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_INPUT_CW_TOO_LONG_SHIFT 16
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_INPUT_CW_TOO_LONG_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_FEC_INPUT_CW_TOO_SHORT [15:15] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_INPUT_CW_TOO_SHORT_MASK 0x00008000
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_INPUT_CW_TOO_SHORT_SHIFT 15
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_INPUT_CW_TOO_SHORT_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_FECIF_BUF_OVFL [14:14] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FECIF_BUF_OVFL_MASK     0x00004000
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FECIF_BUF_OVFL_SHIFT    14
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FECIF_BUF_OVFL_DEFAULT  0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_TDI_OUT_BUF_OVFL [13:13] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_TDI_OUT_BUF_OVFL_MASK   0x00002000
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_TDI_OUT_BUF_OVFL_SHIFT  13
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_TDI_OUT_BUF_OVFL_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_OUT_OF_ORDER_PNT [12:12] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_OUT_OF_ORDER_PNT_MASK   0x00001000
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_OUT_OF_ORDER_PNT_SHIFT  12
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_OUT_OF_ORDER_PNT_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_OUT_OF_BOUND_PNT [11:11] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_OUT_OF_BOUND_PNT_MASK   0x00000800
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_OUT_OF_BOUND_PNT_SHIFT  11
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_OUT_OF_BOUND_PNT_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_FEC_FAIL [10:10] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_FAIL_MASK           0x00000400
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_FAIL_SHIFT          10
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_FEC_FAIL_DEFAULT        0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_CRC_FAIL [09:09] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_CRC_FAIL_MASK           0x00000200
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_CRC_FAIL_SHIFT          9
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_CRC_FAIL_DEFAULT        0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_TOO_MANY_NCP [08:08] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_TOO_MANY_NCP_MASK       0x00000100
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_TOO_MANY_NCP_SHIFT      8
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_TOO_MANY_NCP_DEFAULT    0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_TOO_MANY_ACTIVE_NCP [07:07] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_TOO_MANY_ACTIVE_NCP_MASK 0x00000080
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_TOO_MANY_ACTIVE_NCP_SHIFT 7
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_TOO_MANY_ACTIVE_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_TOO_MANY_NULL_NCP [06:06] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_TOO_MANY_NULL_NCP_MASK  0x00000040
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_TOO_MANY_NULL_NCP_SHIFT 6
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_TOO_MANY_NULL_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_TOO_MANY_ZBL_NCP [05:05] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_TOO_MANY_ZBL_NCP_MASK   0x00000020
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_TOO_MANY_ZBL_NCP_SHIFT  5
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_TOO_MANY_ZBL_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_PROF_UPDATE [04:04] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_PROF_UPDATE_MASK        0x00000010
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_PROF_UPDATE_SHIFT       4
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_PROF_UPDATE_DEFAULT     0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_DC_PROF_NOT_FOUND [03:03] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_DC_PROF_NOT_FOUND_MASK  0x00000008
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_DC_PROF_NOT_FOUND_SHIFT 3
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_DC_PROF_NOT_FOUND_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_PROF_MISMATCH [02:02] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_PROF_MISMATCH_MASK      0x00000004
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_PROF_MISMATCH_SHIFT     2
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_PROF_MISMATCH_DEFAULT   0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_PROF_NOT_FOUND [01:01] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_PROF_NOT_FOUND_MASK     0x00000002
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_PROF_NOT_FOUND_SHIFT    1
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_PROF_NOT_FOUND_DEFAULT  0x00000001

/* WOD_INTR2_A :: HOST_MASK_SET :: NCP_EXTRACTION_ERR [00:00] */
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_EXTRACTION_ERR_MASK     0x00000001
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_EXTRACTION_ERR_SHIFT    0
#define BCHP_WOD_INTR2_A_HOST_MASK_SET_NCP_EXTRACTION_ERR_DEFAULT  0x00000001

/***************************************************************************
 *HOST_MASK_CLEAR - HOST interrupt Mask Clear Register
 ***************************************************************************/
/* WOD_INTR2_A :: HOST_MASK_CLEAR :: reserved0 [31:23] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_reserved0_MASK            0xff800000
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_reserved0_SHIFT           23

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: HARDWARE_EXCEPTION [22:22] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_HARDWARE_EXCEPTION_MASK   0x00400000
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_HARDWARE_EXCEPTION_SHIFT  22
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_HARDWARE_EXCEPTION_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: MEM_EXCEPTION [21:21] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_MEM_EXCEPTION_MASK        0x00200000
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_MEM_EXCEPTION_SHIFT       21
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_MEM_EXCEPTION_DEFAULT     0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_FEC_INPUT_CW_NO_SOF_AT_ALL [20:20] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_MASK 0x00100000
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_SHIFT 20
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_FEC_INPUT_CW_ORPHAN_DATA [19:19] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_INPUT_CW_ORPHAN_DATA_MASK 0x00080000
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_INPUT_CW_ORPHAN_DATA_SHIFT 19
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_INPUT_CW_ORPHAN_DATA_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_FEC_INPUT_CW_MISS_EOF [18:18] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_INPUT_CW_MISS_EOF_MASK 0x00040000
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_INPUT_CW_MISS_EOF_SHIFT 18
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_INPUT_CW_MISS_EOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_FEC_INPUT_CW_MISS_SOF [17:17] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_INPUT_CW_MISS_SOF_MASK 0x00020000
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_INPUT_CW_MISS_SOF_SHIFT 17
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_INPUT_CW_MISS_SOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_FEC_INPUT_CW_TOO_LONG [16:16] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_INPUT_CW_TOO_LONG_MASK 0x00010000
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_INPUT_CW_TOO_LONG_SHIFT 16
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_INPUT_CW_TOO_LONG_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_FEC_INPUT_CW_TOO_SHORT [15:15] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_INPUT_CW_TOO_SHORT_MASK 0x00008000
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_INPUT_CW_TOO_SHORT_SHIFT 15
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_INPUT_CW_TOO_SHORT_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_FECIF_BUF_OVFL [14:14] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FECIF_BUF_OVFL_MASK   0x00004000
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FECIF_BUF_OVFL_SHIFT  14
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FECIF_BUF_OVFL_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_TDI_OUT_BUF_OVFL [13:13] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_TDI_OUT_BUF_OVFL_MASK 0x00002000
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_TDI_OUT_BUF_OVFL_SHIFT 13
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_TDI_OUT_BUF_OVFL_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_OUT_OF_ORDER_PNT [12:12] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_OUT_OF_ORDER_PNT_MASK 0x00001000
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_OUT_OF_ORDER_PNT_SHIFT 12
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_OUT_OF_ORDER_PNT_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_OUT_OF_BOUND_PNT [11:11] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_OUT_OF_BOUND_PNT_MASK 0x00000800
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_OUT_OF_BOUND_PNT_SHIFT 11
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_OUT_OF_BOUND_PNT_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_FEC_FAIL [10:10] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_FAIL_MASK         0x00000400
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_FAIL_SHIFT        10
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_FEC_FAIL_DEFAULT      0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_CRC_FAIL [09:09] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_CRC_FAIL_MASK         0x00000200
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_CRC_FAIL_SHIFT        9
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_CRC_FAIL_DEFAULT      0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_TOO_MANY_NCP [08:08] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_TOO_MANY_NCP_MASK     0x00000100
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_TOO_MANY_NCP_SHIFT    8
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_TOO_MANY_NCP_DEFAULT  0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_TOO_MANY_ACTIVE_NCP [07:07] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_TOO_MANY_ACTIVE_NCP_MASK 0x00000080
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_TOO_MANY_ACTIVE_NCP_SHIFT 7
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_TOO_MANY_ACTIVE_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_TOO_MANY_NULL_NCP [06:06] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_TOO_MANY_NULL_NCP_MASK 0x00000040
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_TOO_MANY_NULL_NCP_SHIFT 6
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_TOO_MANY_NULL_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_TOO_MANY_ZBL_NCP [05:05] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_TOO_MANY_ZBL_NCP_MASK 0x00000020
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_TOO_MANY_ZBL_NCP_SHIFT 5
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_TOO_MANY_ZBL_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_PROF_UPDATE [04:04] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_PROF_UPDATE_MASK      0x00000010
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_PROF_UPDATE_SHIFT     4
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_PROF_UPDATE_DEFAULT   0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_DC_PROF_NOT_FOUND [03:03] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_DC_PROF_NOT_FOUND_MASK 0x00000008
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_DC_PROF_NOT_FOUND_SHIFT 3
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_DC_PROF_NOT_FOUND_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_PROF_MISMATCH [02:02] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_PROF_MISMATCH_MASK    0x00000004
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_PROF_MISMATCH_SHIFT   2
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_PROF_MISMATCH_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_PROF_NOT_FOUND [01:01] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_PROF_NOT_FOUND_MASK   0x00000002
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_PROF_NOT_FOUND_SHIFT  1
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_PROF_NOT_FOUND_DEFAULT 0x00000001

/* WOD_INTR2_A :: HOST_MASK_CLEAR :: NCP_EXTRACTION_ERR [00:00] */
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_EXTRACTION_ERR_MASK   0x00000001
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_EXTRACTION_ERR_SHIFT  0
#define BCHP_WOD_INTR2_A_HOST_MASK_CLEAR_NCP_EXTRACTION_ERR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* WOD_INTR2_A :: PCI_STATUS :: reserved0 [31:23] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_reserved0_MASK                 0xff800000
#define BCHP_WOD_INTR2_A_PCI_STATUS_reserved0_SHIFT                23

/* WOD_INTR2_A :: PCI_STATUS :: HARDWARE_EXCEPTION [22:22] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_HARDWARE_EXCEPTION_MASK        0x00400000
#define BCHP_WOD_INTR2_A_PCI_STATUS_HARDWARE_EXCEPTION_SHIFT       22
#define BCHP_WOD_INTR2_A_PCI_STATUS_HARDWARE_EXCEPTION_DEFAULT     0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: MEM_EXCEPTION [21:21] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_MEM_EXCEPTION_MASK             0x00200000
#define BCHP_WOD_INTR2_A_PCI_STATUS_MEM_EXCEPTION_SHIFT            21
#define BCHP_WOD_INTR2_A_PCI_STATUS_MEM_EXCEPTION_DEFAULT          0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_FEC_INPUT_CW_NO_SOF_AT_ALL [20:20] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_MASK 0x00100000
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_SHIFT 20
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_FEC_INPUT_CW_ORPHAN_DATA [19:19] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_INPUT_CW_ORPHAN_DATA_MASK 0x00080000
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_INPUT_CW_ORPHAN_DATA_SHIFT 19
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_INPUT_CW_ORPHAN_DATA_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_FEC_INPUT_CW_MISS_EOF [18:18] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_INPUT_CW_MISS_EOF_MASK 0x00040000
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_INPUT_CW_MISS_EOF_SHIFT 18
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_INPUT_CW_MISS_EOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_FEC_INPUT_CW_MISS_SOF [17:17] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_INPUT_CW_MISS_SOF_MASK 0x00020000
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_INPUT_CW_MISS_SOF_SHIFT 17
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_INPUT_CW_MISS_SOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_FEC_INPUT_CW_TOO_LONG [16:16] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_INPUT_CW_TOO_LONG_MASK 0x00010000
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_INPUT_CW_TOO_LONG_SHIFT 16
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_INPUT_CW_TOO_LONG_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_FEC_INPUT_CW_TOO_SHORT [15:15] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_INPUT_CW_TOO_SHORT_MASK 0x00008000
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_INPUT_CW_TOO_SHORT_SHIFT 15
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_INPUT_CW_TOO_SHORT_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_FECIF_BUF_OVFL [14:14] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FECIF_BUF_OVFL_MASK        0x00004000
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FECIF_BUF_OVFL_SHIFT       14
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FECIF_BUF_OVFL_DEFAULT     0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_TDI_OUT_BUF_OVFL [13:13] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_TDI_OUT_BUF_OVFL_MASK      0x00002000
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_TDI_OUT_BUF_OVFL_SHIFT     13
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_TDI_OUT_BUF_OVFL_DEFAULT   0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_OUT_OF_ORDER_PNT [12:12] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_OUT_OF_ORDER_PNT_MASK      0x00001000
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_OUT_OF_ORDER_PNT_SHIFT     12
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_OUT_OF_ORDER_PNT_DEFAULT   0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_OUT_OF_BOUND_PNT [11:11] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_OUT_OF_BOUND_PNT_MASK      0x00000800
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_OUT_OF_BOUND_PNT_SHIFT     11
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_OUT_OF_BOUND_PNT_DEFAULT   0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_FEC_FAIL [10:10] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_FAIL_MASK              0x00000400
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_FAIL_SHIFT             10
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_FEC_FAIL_DEFAULT           0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_CRC_FAIL [09:09] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_CRC_FAIL_MASK              0x00000200
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_CRC_FAIL_SHIFT             9
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_CRC_FAIL_DEFAULT           0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_TOO_MANY_NCP [08:08] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_TOO_MANY_NCP_MASK          0x00000100
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_TOO_MANY_NCP_SHIFT         8
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_TOO_MANY_NCP_DEFAULT       0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_TOO_MANY_ACTIVE_NCP [07:07] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_TOO_MANY_ACTIVE_NCP_MASK   0x00000080
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_TOO_MANY_ACTIVE_NCP_SHIFT  7
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_TOO_MANY_ACTIVE_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_TOO_MANY_NULL_NCP [06:06] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_TOO_MANY_NULL_NCP_MASK     0x00000040
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_TOO_MANY_NULL_NCP_SHIFT    6
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_TOO_MANY_NULL_NCP_DEFAULT  0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_TOO_MANY_ZBL_NCP [05:05] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_TOO_MANY_ZBL_NCP_MASK      0x00000020
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_TOO_MANY_ZBL_NCP_SHIFT     5
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_TOO_MANY_ZBL_NCP_DEFAULT   0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_PROF_UPDATE [04:04] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_PROF_UPDATE_MASK           0x00000010
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_PROF_UPDATE_SHIFT          4
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_PROF_UPDATE_DEFAULT        0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_DC_PROF_NOT_FOUND [03:03] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_DC_PROF_NOT_FOUND_MASK     0x00000008
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_DC_PROF_NOT_FOUND_SHIFT    3
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_DC_PROF_NOT_FOUND_DEFAULT  0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_PROF_MISMATCH [02:02] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_PROF_MISMATCH_MASK         0x00000004
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_PROF_MISMATCH_SHIFT        2
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_PROF_MISMATCH_DEFAULT      0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_PROF_NOT_FOUND [01:01] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_PROF_NOT_FOUND_MASK        0x00000002
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_PROF_NOT_FOUND_SHIFT       1
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_PROF_NOT_FOUND_DEFAULT     0x00000001

/* WOD_INTR2_A :: PCI_STATUS :: NCP_EXTRACTION_ERR [00:00] */
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_EXTRACTION_ERR_MASK        0x00000001
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_EXTRACTION_ERR_SHIFT       0
#define BCHP_WOD_INTR2_A_PCI_STATUS_NCP_EXTRACTION_ERR_DEFAULT     0x00000001

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* WOD_INTR2_A :: PCI_SET :: reserved0 [31:23] */
#define BCHP_WOD_INTR2_A_PCI_SET_reserved0_MASK                    0xff800000
#define BCHP_WOD_INTR2_A_PCI_SET_reserved0_SHIFT                   23

/* WOD_INTR2_A :: PCI_SET :: HARDWARE_EXCEPTION [22:22] */
#define BCHP_WOD_INTR2_A_PCI_SET_HARDWARE_EXCEPTION_MASK           0x00400000
#define BCHP_WOD_INTR2_A_PCI_SET_HARDWARE_EXCEPTION_SHIFT          22
#define BCHP_WOD_INTR2_A_PCI_SET_HARDWARE_EXCEPTION_DEFAULT        0x00000001

/* WOD_INTR2_A :: PCI_SET :: MEM_EXCEPTION [21:21] */
#define BCHP_WOD_INTR2_A_PCI_SET_MEM_EXCEPTION_MASK                0x00200000
#define BCHP_WOD_INTR2_A_PCI_SET_MEM_EXCEPTION_SHIFT               21
#define BCHP_WOD_INTR2_A_PCI_SET_MEM_EXCEPTION_DEFAULT             0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_FEC_INPUT_CW_NO_SOF_AT_ALL [20:20] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_MASK 0x00100000
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_SHIFT 20
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_FEC_INPUT_CW_ORPHAN_DATA [19:19] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_INPUT_CW_ORPHAN_DATA_MASK 0x00080000
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_INPUT_CW_ORPHAN_DATA_SHIFT 19
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_INPUT_CW_ORPHAN_DATA_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_FEC_INPUT_CW_MISS_EOF [18:18] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_INPUT_CW_MISS_EOF_MASK    0x00040000
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_INPUT_CW_MISS_EOF_SHIFT   18
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_INPUT_CW_MISS_EOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_FEC_INPUT_CW_MISS_SOF [17:17] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_INPUT_CW_MISS_SOF_MASK    0x00020000
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_INPUT_CW_MISS_SOF_SHIFT   17
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_INPUT_CW_MISS_SOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_FEC_INPUT_CW_TOO_LONG [16:16] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_INPUT_CW_TOO_LONG_MASK    0x00010000
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_INPUT_CW_TOO_LONG_SHIFT   16
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_INPUT_CW_TOO_LONG_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_FEC_INPUT_CW_TOO_SHORT [15:15] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_INPUT_CW_TOO_SHORT_MASK   0x00008000
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_INPUT_CW_TOO_SHORT_SHIFT  15
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_INPUT_CW_TOO_SHORT_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_FECIF_BUF_OVFL [14:14] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FECIF_BUF_OVFL_MASK           0x00004000
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FECIF_BUF_OVFL_SHIFT          14
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FECIF_BUF_OVFL_DEFAULT        0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_TDI_OUT_BUF_OVFL [13:13] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_TDI_OUT_BUF_OVFL_MASK         0x00002000
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_TDI_OUT_BUF_OVFL_SHIFT        13
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_TDI_OUT_BUF_OVFL_DEFAULT      0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_OUT_OF_ORDER_PNT [12:12] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_OUT_OF_ORDER_PNT_MASK         0x00001000
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_OUT_OF_ORDER_PNT_SHIFT        12
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_OUT_OF_ORDER_PNT_DEFAULT      0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_OUT_OF_BOUND_PNT [11:11] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_OUT_OF_BOUND_PNT_MASK         0x00000800
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_OUT_OF_BOUND_PNT_SHIFT        11
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_OUT_OF_BOUND_PNT_DEFAULT      0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_FEC_FAIL [10:10] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_FAIL_MASK                 0x00000400
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_FAIL_SHIFT                10
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_FEC_FAIL_DEFAULT              0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_CRC_FAIL [09:09] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_CRC_FAIL_MASK                 0x00000200
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_CRC_FAIL_SHIFT                9
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_CRC_FAIL_DEFAULT              0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_TOO_MANY_NCP [08:08] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_TOO_MANY_NCP_MASK             0x00000100
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_TOO_MANY_NCP_SHIFT            8
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_TOO_MANY_NCP_DEFAULT          0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_TOO_MANY_ACTIVE_NCP [07:07] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_TOO_MANY_ACTIVE_NCP_MASK      0x00000080
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_TOO_MANY_ACTIVE_NCP_SHIFT     7
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_TOO_MANY_ACTIVE_NCP_DEFAULT   0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_TOO_MANY_NULL_NCP [06:06] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_TOO_MANY_NULL_NCP_MASK        0x00000040
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_TOO_MANY_NULL_NCP_SHIFT       6
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_TOO_MANY_NULL_NCP_DEFAULT     0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_TOO_MANY_ZBL_NCP [05:05] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_TOO_MANY_ZBL_NCP_MASK         0x00000020
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_TOO_MANY_ZBL_NCP_SHIFT        5
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_TOO_MANY_ZBL_NCP_DEFAULT      0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_PROF_UPDATE [04:04] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_PROF_UPDATE_MASK              0x00000010
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_PROF_UPDATE_SHIFT             4
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_PROF_UPDATE_DEFAULT           0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_DC_PROF_NOT_FOUND [03:03] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_DC_PROF_NOT_FOUND_MASK        0x00000008
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_DC_PROF_NOT_FOUND_SHIFT       3
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_DC_PROF_NOT_FOUND_DEFAULT     0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_PROF_MISMATCH [02:02] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_PROF_MISMATCH_MASK            0x00000004
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_PROF_MISMATCH_SHIFT           2
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_PROF_MISMATCH_DEFAULT         0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_PROF_NOT_FOUND [01:01] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_PROF_NOT_FOUND_MASK           0x00000002
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_PROF_NOT_FOUND_SHIFT          1
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_PROF_NOT_FOUND_DEFAULT        0x00000001

/* WOD_INTR2_A :: PCI_SET :: NCP_EXTRACTION_ERR [00:00] */
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_EXTRACTION_ERR_MASK           0x00000001
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_EXTRACTION_ERR_SHIFT          0
#define BCHP_WOD_INTR2_A_PCI_SET_NCP_EXTRACTION_ERR_DEFAULT        0x00000001

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* WOD_INTR2_A :: PCI_CLEAR :: reserved0 [31:23] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_reserved0_MASK                  0xff800000
#define BCHP_WOD_INTR2_A_PCI_CLEAR_reserved0_SHIFT                 23

/* WOD_INTR2_A :: PCI_CLEAR :: HARDWARE_EXCEPTION [22:22] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_HARDWARE_EXCEPTION_MASK         0x00400000
#define BCHP_WOD_INTR2_A_PCI_CLEAR_HARDWARE_EXCEPTION_SHIFT        22
#define BCHP_WOD_INTR2_A_PCI_CLEAR_HARDWARE_EXCEPTION_DEFAULT      0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: MEM_EXCEPTION [21:21] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_MEM_EXCEPTION_MASK              0x00200000
#define BCHP_WOD_INTR2_A_PCI_CLEAR_MEM_EXCEPTION_SHIFT             21
#define BCHP_WOD_INTR2_A_PCI_CLEAR_MEM_EXCEPTION_DEFAULT           0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_FEC_INPUT_CW_NO_SOF_AT_ALL [20:20] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_MASK 0x00100000
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_SHIFT 20
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_FEC_INPUT_CW_ORPHAN_DATA [19:19] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_INPUT_CW_ORPHAN_DATA_MASK 0x00080000
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_INPUT_CW_ORPHAN_DATA_SHIFT 19
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_INPUT_CW_ORPHAN_DATA_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_FEC_INPUT_CW_MISS_EOF [18:18] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_INPUT_CW_MISS_EOF_MASK  0x00040000
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_INPUT_CW_MISS_EOF_SHIFT 18
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_INPUT_CW_MISS_EOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_FEC_INPUT_CW_MISS_SOF [17:17] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_INPUT_CW_MISS_SOF_MASK  0x00020000
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_INPUT_CW_MISS_SOF_SHIFT 17
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_INPUT_CW_MISS_SOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_FEC_INPUT_CW_TOO_LONG [16:16] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_INPUT_CW_TOO_LONG_MASK  0x00010000
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_INPUT_CW_TOO_LONG_SHIFT 16
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_INPUT_CW_TOO_LONG_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_FEC_INPUT_CW_TOO_SHORT [15:15] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_INPUT_CW_TOO_SHORT_MASK 0x00008000
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_INPUT_CW_TOO_SHORT_SHIFT 15
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_INPUT_CW_TOO_SHORT_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_FECIF_BUF_OVFL [14:14] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FECIF_BUF_OVFL_MASK         0x00004000
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FECIF_BUF_OVFL_SHIFT        14
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FECIF_BUF_OVFL_DEFAULT      0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_TDI_OUT_BUF_OVFL [13:13] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_TDI_OUT_BUF_OVFL_MASK       0x00002000
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_TDI_OUT_BUF_OVFL_SHIFT      13
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_TDI_OUT_BUF_OVFL_DEFAULT    0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_OUT_OF_ORDER_PNT [12:12] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_OUT_OF_ORDER_PNT_MASK       0x00001000
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_OUT_OF_ORDER_PNT_SHIFT      12
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_OUT_OF_ORDER_PNT_DEFAULT    0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_OUT_OF_BOUND_PNT [11:11] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_OUT_OF_BOUND_PNT_MASK       0x00000800
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_OUT_OF_BOUND_PNT_SHIFT      11
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_OUT_OF_BOUND_PNT_DEFAULT    0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_FEC_FAIL [10:10] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_FAIL_MASK               0x00000400
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_FAIL_SHIFT              10
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_FEC_FAIL_DEFAULT            0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_CRC_FAIL [09:09] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_CRC_FAIL_MASK               0x00000200
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_CRC_FAIL_SHIFT              9
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_CRC_FAIL_DEFAULT            0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_TOO_MANY_NCP [08:08] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_TOO_MANY_NCP_MASK           0x00000100
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_TOO_MANY_NCP_SHIFT          8
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_TOO_MANY_NCP_DEFAULT        0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_TOO_MANY_ACTIVE_NCP [07:07] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_TOO_MANY_ACTIVE_NCP_MASK    0x00000080
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_TOO_MANY_ACTIVE_NCP_SHIFT   7
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_TOO_MANY_ACTIVE_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_TOO_MANY_NULL_NCP [06:06] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_TOO_MANY_NULL_NCP_MASK      0x00000040
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_TOO_MANY_NULL_NCP_SHIFT     6
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_TOO_MANY_NULL_NCP_DEFAULT   0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_TOO_MANY_ZBL_NCP [05:05] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_TOO_MANY_ZBL_NCP_MASK       0x00000020
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_TOO_MANY_ZBL_NCP_SHIFT      5
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_TOO_MANY_ZBL_NCP_DEFAULT    0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_PROF_UPDATE [04:04] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_PROF_UPDATE_MASK            0x00000010
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_PROF_UPDATE_SHIFT           4
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_PROF_UPDATE_DEFAULT         0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_DC_PROF_NOT_FOUND [03:03] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_DC_PROF_NOT_FOUND_MASK      0x00000008
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_DC_PROF_NOT_FOUND_SHIFT     3
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_DC_PROF_NOT_FOUND_DEFAULT   0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_PROF_MISMATCH [02:02] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_PROF_MISMATCH_MASK          0x00000004
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_PROF_MISMATCH_SHIFT         2
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_PROF_MISMATCH_DEFAULT       0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_PROF_NOT_FOUND [01:01] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_PROF_NOT_FOUND_MASK         0x00000002
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_PROF_NOT_FOUND_SHIFT        1
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_PROF_NOT_FOUND_DEFAULT      0x00000001

/* WOD_INTR2_A :: PCI_CLEAR :: NCP_EXTRACTION_ERR [00:00] */
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_EXTRACTION_ERR_MASK         0x00000001
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_EXTRACTION_ERR_SHIFT        0
#define BCHP_WOD_INTR2_A_PCI_CLEAR_NCP_EXTRACTION_ERR_DEFAULT      0x00000001

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* WOD_INTR2_A :: PCI_MASK_STATUS :: reserved0 [31:23] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_reserved0_MASK            0xff800000
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_reserved0_SHIFT           23

/* WOD_INTR2_A :: PCI_MASK_STATUS :: HARDWARE_EXCEPTION [22:22] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_HARDWARE_EXCEPTION_MASK   0x00400000
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_HARDWARE_EXCEPTION_SHIFT  22
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_HARDWARE_EXCEPTION_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: MEM_EXCEPTION [21:21] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_MEM_EXCEPTION_MASK        0x00200000
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_MEM_EXCEPTION_SHIFT       21
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_MEM_EXCEPTION_DEFAULT     0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_FEC_INPUT_CW_NO_SOF_AT_ALL [20:20] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_MASK 0x00100000
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_SHIFT 20
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_FEC_INPUT_CW_ORPHAN_DATA [19:19] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_INPUT_CW_ORPHAN_DATA_MASK 0x00080000
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_INPUT_CW_ORPHAN_DATA_SHIFT 19
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_INPUT_CW_ORPHAN_DATA_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_FEC_INPUT_CW_MISS_EOF [18:18] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_INPUT_CW_MISS_EOF_MASK 0x00040000
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_INPUT_CW_MISS_EOF_SHIFT 18
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_INPUT_CW_MISS_EOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_FEC_INPUT_CW_MISS_SOF [17:17] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_INPUT_CW_MISS_SOF_MASK 0x00020000
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_INPUT_CW_MISS_SOF_SHIFT 17
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_INPUT_CW_MISS_SOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_FEC_INPUT_CW_TOO_LONG [16:16] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_INPUT_CW_TOO_LONG_MASK 0x00010000
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_INPUT_CW_TOO_LONG_SHIFT 16
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_INPUT_CW_TOO_LONG_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_FEC_INPUT_CW_TOO_SHORT [15:15] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_INPUT_CW_TOO_SHORT_MASK 0x00008000
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_INPUT_CW_TOO_SHORT_SHIFT 15
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_INPUT_CW_TOO_SHORT_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_FECIF_BUF_OVFL [14:14] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FECIF_BUF_OVFL_MASK   0x00004000
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FECIF_BUF_OVFL_SHIFT  14
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FECIF_BUF_OVFL_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_TDI_OUT_BUF_OVFL [13:13] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_TDI_OUT_BUF_OVFL_MASK 0x00002000
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_TDI_OUT_BUF_OVFL_SHIFT 13
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_TDI_OUT_BUF_OVFL_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_OUT_OF_ORDER_PNT [12:12] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_OUT_OF_ORDER_PNT_MASK 0x00001000
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_OUT_OF_ORDER_PNT_SHIFT 12
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_OUT_OF_ORDER_PNT_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_OUT_OF_BOUND_PNT [11:11] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_OUT_OF_BOUND_PNT_MASK 0x00000800
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_OUT_OF_BOUND_PNT_SHIFT 11
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_OUT_OF_BOUND_PNT_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_FEC_FAIL [10:10] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_FAIL_MASK         0x00000400
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_FAIL_SHIFT        10
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_FEC_FAIL_DEFAULT      0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_CRC_FAIL [09:09] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_CRC_FAIL_MASK         0x00000200
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_CRC_FAIL_SHIFT        9
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_CRC_FAIL_DEFAULT      0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_TOO_MANY_NCP [08:08] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_TOO_MANY_NCP_MASK     0x00000100
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_TOO_MANY_NCP_SHIFT    8
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_TOO_MANY_NCP_DEFAULT  0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_TOO_MANY_ACTIVE_NCP [07:07] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_TOO_MANY_ACTIVE_NCP_MASK 0x00000080
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_TOO_MANY_ACTIVE_NCP_SHIFT 7
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_TOO_MANY_ACTIVE_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_TOO_MANY_NULL_NCP [06:06] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_TOO_MANY_NULL_NCP_MASK 0x00000040
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_TOO_MANY_NULL_NCP_SHIFT 6
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_TOO_MANY_NULL_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_TOO_MANY_ZBL_NCP [05:05] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_TOO_MANY_ZBL_NCP_MASK 0x00000020
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_TOO_MANY_ZBL_NCP_SHIFT 5
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_TOO_MANY_ZBL_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_PROF_UPDATE [04:04] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_PROF_UPDATE_MASK      0x00000010
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_PROF_UPDATE_SHIFT     4
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_PROF_UPDATE_DEFAULT   0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_DC_PROF_NOT_FOUND [03:03] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_DC_PROF_NOT_FOUND_MASK 0x00000008
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_DC_PROF_NOT_FOUND_SHIFT 3
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_DC_PROF_NOT_FOUND_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_PROF_MISMATCH [02:02] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_PROF_MISMATCH_MASK    0x00000004
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_PROF_MISMATCH_SHIFT   2
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_PROF_MISMATCH_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_PROF_NOT_FOUND [01:01] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_PROF_NOT_FOUND_MASK   0x00000002
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_PROF_NOT_FOUND_SHIFT  1
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_PROF_NOT_FOUND_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_STATUS :: NCP_EXTRACTION_ERR [00:00] */
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_EXTRACTION_ERR_MASK   0x00000001
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_EXTRACTION_ERR_SHIFT  0
#define BCHP_WOD_INTR2_A_PCI_MASK_STATUS_NCP_EXTRACTION_ERR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* WOD_INTR2_A :: PCI_MASK_SET :: reserved0 [31:23] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_reserved0_MASK               0xff800000
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_reserved0_SHIFT              23

/* WOD_INTR2_A :: PCI_MASK_SET :: HARDWARE_EXCEPTION [22:22] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_HARDWARE_EXCEPTION_MASK      0x00400000
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_HARDWARE_EXCEPTION_SHIFT     22
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_HARDWARE_EXCEPTION_DEFAULT   0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: MEM_EXCEPTION [21:21] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_MEM_EXCEPTION_MASK           0x00200000
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_MEM_EXCEPTION_SHIFT          21
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_MEM_EXCEPTION_DEFAULT        0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_FEC_INPUT_CW_NO_SOF_AT_ALL [20:20] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_MASK 0x00100000
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_SHIFT 20
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_FEC_INPUT_CW_ORPHAN_DATA [19:19] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_INPUT_CW_ORPHAN_DATA_MASK 0x00080000
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_INPUT_CW_ORPHAN_DATA_SHIFT 19
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_INPUT_CW_ORPHAN_DATA_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_FEC_INPUT_CW_MISS_EOF [18:18] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_INPUT_CW_MISS_EOF_MASK 0x00040000
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_INPUT_CW_MISS_EOF_SHIFT 18
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_INPUT_CW_MISS_EOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_FEC_INPUT_CW_MISS_SOF [17:17] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_INPUT_CW_MISS_SOF_MASK 0x00020000
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_INPUT_CW_MISS_SOF_SHIFT 17
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_INPUT_CW_MISS_SOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_FEC_INPUT_CW_TOO_LONG [16:16] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_INPUT_CW_TOO_LONG_MASK 0x00010000
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_INPUT_CW_TOO_LONG_SHIFT 16
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_INPUT_CW_TOO_LONG_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_FEC_INPUT_CW_TOO_SHORT [15:15] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_INPUT_CW_TOO_SHORT_MASK 0x00008000
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_INPUT_CW_TOO_SHORT_SHIFT 15
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_INPUT_CW_TOO_SHORT_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_FECIF_BUF_OVFL [14:14] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FECIF_BUF_OVFL_MASK      0x00004000
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FECIF_BUF_OVFL_SHIFT     14
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FECIF_BUF_OVFL_DEFAULT   0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_TDI_OUT_BUF_OVFL [13:13] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_TDI_OUT_BUF_OVFL_MASK    0x00002000
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_TDI_OUT_BUF_OVFL_SHIFT   13
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_TDI_OUT_BUF_OVFL_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_OUT_OF_ORDER_PNT [12:12] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_OUT_OF_ORDER_PNT_MASK    0x00001000
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_OUT_OF_ORDER_PNT_SHIFT   12
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_OUT_OF_ORDER_PNT_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_OUT_OF_BOUND_PNT [11:11] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_OUT_OF_BOUND_PNT_MASK    0x00000800
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_OUT_OF_BOUND_PNT_SHIFT   11
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_OUT_OF_BOUND_PNT_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_FEC_FAIL [10:10] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_FAIL_MASK            0x00000400
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_FAIL_SHIFT           10
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_FEC_FAIL_DEFAULT         0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_CRC_FAIL [09:09] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_CRC_FAIL_MASK            0x00000200
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_CRC_FAIL_SHIFT           9
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_CRC_FAIL_DEFAULT         0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_TOO_MANY_NCP [08:08] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_TOO_MANY_NCP_MASK        0x00000100
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_TOO_MANY_NCP_SHIFT       8
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_TOO_MANY_NCP_DEFAULT     0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_TOO_MANY_ACTIVE_NCP [07:07] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_TOO_MANY_ACTIVE_NCP_MASK 0x00000080
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_TOO_MANY_ACTIVE_NCP_SHIFT 7
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_TOO_MANY_ACTIVE_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_TOO_MANY_NULL_NCP [06:06] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_TOO_MANY_NULL_NCP_MASK   0x00000040
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_TOO_MANY_NULL_NCP_SHIFT  6
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_TOO_MANY_NULL_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_TOO_MANY_ZBL_NCP [05:05] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_TOO_MANY_ZBL_NCP_MASK    0x00000020
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_TOO_MANY_ZBL_NCP_SHIFT   5
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_TOO_MANY_ZBL_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_PROF_UPDATE [04:04] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_PROF_UPDATE_MASK         0x00000010
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_PROF_UPDATE_SHIFT        4
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_PROF_UPDATE_DEFAULT      0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_DC_PROF_NOT_FOUND [03:03] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_DC_PROF_NOT_FOUND_MASK   0x00000008
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_DC_PROF_NOT_FOUND_SHIFT  3
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_DC_PROF_NOT_FOUND_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_PROF_MISMATCH [02:02] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_PROF_MISMATCH_MASK       0x00000004
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_PROF_MISMATCH_SHIFT      2
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_PROF_MISMATCH_DEFAULT    0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_PROF_NOT_FOUND [01:01] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_PROF_NOT_FOUND_MASK      0x00000002
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_PROF_NOT_FOUND_SHIFT     1
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_PROF_NOT_FOUND_DEFAULT   0x00000001

/* WOD_INTR2_A :: PCI_MASK_SET :: NCP_EXTRACTION_ERR [00:00] */
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_EXTRACTION_ERR_MASK      0x00000001
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_EXTRACTION_ERR_SHIFT     0
#define BCHP_WOD_INTR2_A_PCI_MASK_SET_NCP_EXTRACTION_ERR_DEFAULT   0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* WOD_INTR2_A :: PCI_MASK_CLEAR :: reserved0 [31:23] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_reserved0_MASK             0xff800000
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_reserved0_SHIFT            23

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: HARDWARE_EXCEPTION [22:22] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_HARDWARE_EXCEPTION_MASK    0x00400000
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_HARDWARE_EXCEPTION_SHIFT   22
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_HARDWARE_EXCEPTION_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: MEM_EXCEPTION [21:21] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_MEM_EXCEPTION_MASK         0x00200000
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_MEM_EXCEPTION_SHIFT        21
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_MEM_EXCEPTION_DEFAULT      0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_FEC_INPUT_CW_NO_SOF_AT_ALL [20:20] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_MASK 0x00100000
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_SHIFT 20
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_INPUT_CW_NO_SOF_AT_ALL_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_FEC_INPUT_CW_ORPHAN_DATA [19:19] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_INPUT_CW_ORPHAN_DATA_MASK 0x00080000
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_INPUT_CW_ORPHAN_DATA_SHIFT 19
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_INPUT_CW_ORPHAN_DATA_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_FEC_INPUT_CW_MISS_EOF [18:18] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_INPUT_CW_MISS_EOF_MASK 0x00040000
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_INPUT_CW_MISS_EOF_SHIFT 18
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_INPUT_CW_MISS_EOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_FEC_INPUT_CW_MISS_SOF [17:17] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_INPUT_CW_MISS_SOF_MASK 0x00020000
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_INPUT_CW_MISS_SOF_SHIFT 17
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_INPUT_CW_MISS_SOF_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_FEC_INPUT_CW_TOO_LONG [16:16] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_INPUT_CW_TOO_LONG_MASK 0x00010000
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_INPUT_CW_TOO_LONG_SHIFT 16
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_INPUT_CW_TOO_LONG_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_FEC_INPUT_CW_TOO_SHORT [15:15] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_INPUT_CW_TOO_SHORT_MASK 0x00008000
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_INPUT_CW_TOO_SHORT_SHIFT 15
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_INPUT_CW_TOO_SHORT_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_FECIF_BUF_OVFL [14:14] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FECIF_BUF_OVFL_MASK    0x00004000
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FECIF_BUF_OVFL_SHIFT   14
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FECIF_BUF_OVFL_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_TDI_OUT_BUF_OVFL [13:13] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_TDI_OUT_BUF_OVFL_MASK  0x00002000
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_TDI_OUT_BUF_OVFL_SHIFT 13
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_TDI_OUT_BUF_OVFL_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_OUT_OF_ORDER_PNT [12:12] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_OUT_OF_ORDER_PNT_MASK  0x00001000
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_OUT_OF_ORDER_PNT_SHIFT 12
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_OUT_OF_ORDER_PNT_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_OUT_OF_BOUND_PNT [11:11] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_OUT_OF_BOUND_PNT_MASK  0x00000800
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_OUT_OF_BOUND_PNT_SHIFT 11
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_OUT_OF_BOUND_PNT_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_FEC_FAIL [10:10] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_FAIL_MASK          0x00000400
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_FAIL_SHIFT         10
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_FEC_FAIL_DEFAULT       0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_CRC_FAIL [09:09] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_CRC_FAIL_MASK          0x00000200
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_CRC_FAIL_SHIFT         9
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_CRC_FAIL_DEFAULT       0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_TOO_MANY_NCP [08:08] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_TOO_MANY_NCP_MASK      0x00000100
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_TOO_MANY_NCP_SHIFT     8
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_TOO_MANY_NCP_DEFAULT   0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_TOO_MANY_ACTIVE_NCP [07:07] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_TOO_MANY_ACTIVE_NCP_MASK 0x00000080
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_TOO_MANY_ACTIVE_NCP_SHIFT 7
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_TOO_MANY_ACTIVE_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_TOO_MANY_NULL_NCP [06:06] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_TOO_MANY_NULL_NCP_MASK 0x00000040
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_TOO_MANY_NULL_NCP_SHIFT 6
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_TOO_MANY_NULL_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_TOO_MANY_ZBL_NCP [05:05] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_TOO_MANY_ZBL_NCP_MASK  0x00000020
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_TOO_MANY_ZBL_NCP_SHIFT 5
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_TOO_MANY_ZBL_NCP_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_PROF_UPDATE [04:04] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_PROF_UPDATE_MASK       0x00000010
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_PROF_UPDATE_SHIFT      4
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_PROF_UPDATE_DEFAULT    0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_DC_PROF_NOT_FOUND [03:03] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_DC_PROF_NOT_FOUND_MASK 0x00000008
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_DC_PROF_NOT_FOUND_SHIFT 3
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_DC_PROF_NOT_FOUND_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_PROF_MISMATCH [02:02] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_PROF_MISMATCH_MASK     0x00000004
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_PROF_MISMATCH_SHIFT    2
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_PROF_MISMATCH_DEFAULT  0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_PROF_NOT_FOUND [01:01] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_PROF_NOT_FOUND_MASK    0x00000002
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_PROF_NOT_FOUND_SHIFT   1
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_PROF_NOT_FOUND_DEFAULT 0x00000001

/* WOD_INTR2_A :: PCI_MASK_CLEAR :: NCP_EXTRACTION_ERR [00:00] */
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_EXTRACTION_ERR_MASK    0x00000001
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_EXTRACTION_ERR_SHIFT   0
#define BCHP_WOD_INTR2_A_PCI_MASK_CLEAR_NCP_EXTRACTION_ERR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_WOD_INTR2_A_H__ */

/* End of File */
