Loading plugins phase: Elapsed time ==> 0s.190ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\xavieran\Desktop\ECE3091\PSOCProjects\ENG3091_MandM\ENG3091_MandM.cydsn\ENG3091_MandM.cyprj -d CY8C5488AXI-LP120 -s C:\Users\xavieran\Desktop\ECE3091\PSOCProjects\ENG3091_MandM\ENG3091_MandM.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.814ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.111ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ENG3091_MandM.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\xavieran\Desktop\ECE3091\PSOCProjects\ENG3091_MandM\ENG3091_MandM.cydsn\ENG3091_MandM.cyprj -dcpsoc3 ENG3091_MandM.v -verilog
======================================================================

======================================================================
Compiling:  ENG3091_MandM.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\xavieran\Desktop\ECE3091\PSOCProjects\ENG3091_MandM\ENG3091_MandM.cydsn\ENG3091_MandM.cyprj -dcpsoc3 ENG3091_MandM.v -verilog
======================================================================

======================================================================
Compiling:  ENG3091_MandM.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\xavieran\Desktop\ECE3091\PSOCProjects\ENG3091_MandM\ENG3091_MandM.cydsn\ENG3091_MandM.cyprj -dcpsoc3 -verilog ENG3091_MandM.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Aug 31 16:41:02 2015


======================================================================
Compiling:  ENG3091_MandM.v
Program  :   vpp
Options  :    -yv2 -q10 ENG3091_MandM.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Aug 31 16:41:02 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file '..\FIFO\FIFO.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ENG3091_MandM.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ENG3091_MandM.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\xavieran\Desktop\ECE3091\PSOCProjects\ENG3091_MandM\ENG3091_MandM.cydsn\ENG3091_MandM.cyprj -dcpsoc3 -verilog ENG3091_MandM.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Aug 31 16:41:02 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\xavieran\Desktop\ECE3091\PSOCProjects\ENG3091_MandM\ENG3091_MandM.cydsn\codegentemp\ENG3091_MandM.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\xavieran\Desktop\ECE3091\PSOCProjects\ENG3091_MandM\ENG3091_MandM.cydsn\codegentemp\ENG3091_MandM.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Users\xavieran\Desktop\ECE3091\PSOCProjects\ENG3091_MandM\ENG3091_MandM.cydsn\codegentemp\..\FIFO\FIFO.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  ENG3091_MandM.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\xavieran\Desktop\ECE3091\PSOCProjects\ENG3091_MandM\ENG3091_MandM.cydsn\ENG3091_MandM.cyprj -dcpsoc3 -verilog ENG3091_MandM.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Aug 31 16:41:02 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\xavieran\Desktop\ECE3091\PSOCProjects\ENG3091_MandM\ENG3091_MandM.cydsn\codegentemp\ENG3091_MandM.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\xavieran\Desktop\ECE3091\PSOCProjects\ENG3091_MandM\ENG3091_MandM.cydsn\codegentemp\ENG3091_MandM.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Users\xavieran\Desktop\ECE3091\PSOCProjects\ENG3091_MandM\ENG3091_MandM.cydsn\codegentemp\..\FIFO\FIFO.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\LCD:Net_26\
	\LCD:Net_22\
	\mSerial:dma_nrq_0\
	\mSerial:Net_1800\
	\mSerial:dma_nrq_3\
	\mSerial:Net_1803\
	\mSerial:Net_1801\
	\mSerial:dma_nrq_1\
	\mSerial:dma_nrq_4\
	\mSerial:Net_1804\
	\mSerial:dma_nrq_5\
	\mSerial:Net_1805\
	\mSerial:dma_nrq_6\
	\mSerial:Net_1806\
	\mSerial:dma_nrq_7\
	\mSerial:Net_1807\
	\mSerial:dma_nrq_2\
	\mSerial:Net_1802\
	\Timer:Net_260\
	Net_26
	Net_31
	\Timer:Net_53\
	\Timer:TimerUDB:ctrl_ten\
	\Timer:TimerUDB:ctrl_cmode_0\
	\Timer:TimerUDB:ctrl_tmode_1\
	\Timer:TimerUDB:ctrl_tmode_0\
	\Timer:TimerUDB:ctrl_ic_1\
	\Timer:TimerUDB:ctrl_ic_0\
	Net_30
	\Timer:TimerUDB:zeros_3\
	\Timer:Net_102\
	\Timer:Net_266\
	Net_1012
	Net_1009
	\MOTOR2:Net_114\
	Net_1023
	Net_1020
	\Servo_PWM:Net_114\
	\Button:Net_275\
	\Button:PWM:Net_114\
	Net_1034
	Net_1031
	\MOTOR1:Net_114\
	\OV9650_1:I2C:udb_clk\
	\OV9650_1:Net_102\
	\OV9650_1:I2C:Net_973\
	\OV9650_1:Net_103\
	\OV9650_1:I2C:Net_974\
	\OV9650_1:I2C:timeout_clk\
	\OV9650_1:Net_108\
	\OV9650_1:I2C:Net_975\
	\OV9650_1:Net_107\
	\OV9650_1:Net_106\


Deleted 53 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:Cntl_Port:rst\ to \LCD:Cntl_Port:clk\
Aliasing zero to \LCD:Cntl_Port:clk\
Aliasing one to tmpOE__RS_net_0
Aliasing tmpOE__E_net_0 to tmpOE__RS_net_0
Aliasing tmpOE__D4_net_0 to tmpOE__RS_net_0
Aliasing tmpOE__D5_net_0 to tmpOE__RS_net_0
Aliasing tmpOE__D6_net_0 to tmpOE__RS_net_0
Aliasing tmpOE__D7_net_0 to tmpOE__RS_net_0
Aliasing tmpOE__V0_net_0 to tmpOE__RS_net_0
Aliasing \mSerial:tmpOE__Dm_net_0\ to tmpOE__RS_net_0
Aliasing \mSerial:tmpOE__Dp_net_0\ to tmpOE__RS_net_0
Aliasing tmpOE__SDAT_A_net_0 to tmpOE__RS_net_0
Aliasing tmpOE__SCLK_A_net_0 to tmpOE__RS_net_0
Aliasing tmpOE__SCLK_B_net_0 to tmpOE__RS_net_0
Aliasing tmpOE__SDAT_B_net_0 to tmpOE__RS_net_0
Aliasing Net_256 to \LCD:Cntl_Port:clk\
Aliasing \Timer:TimerUDB:ctrl_cmode_1\ to \LCD:Cntl_Port:clk\
Aliasing \Timer:TimerUDB:trigger_enable\ to tmpOE__RS_net_0
Aliasing \Timer:TimerUDB:status_6\ to \LCD:Cntl_Port:clk\
Aliasing \Timer:TimerUDB:status_5\ to \LCD:Cntl_Port:clk\
Aliasing \Timer:TimerUDB:status_4\ to \LCD:Cntl_Port:clk\
Aliasing \Timer:TimerUDB:status_0\ to \Timer:TimerUDB:tc_i\
Aliasing tmpOE__RED_net_0 to tmpOE__RS_net_0
Aliasing tmpOE__WHITE_net_0 to tmpOE__RS_net_0
Aliasing tmpOE__BLUE_net_0 to tmpOE__RS_net_0
Aliasing tmpOE__ORANGE_net_0 to tmpOE__RS_net_0
Aliasing \MOTOR2:Net_113\ to tmpOE__RS_net_0
Aliasing Net_330 to \LCD:Cntl_Port:clk\
Aliasing \Servo_PWM:Net_113\ to tmpOE__RS_net_0
Aliasing Net_263 to \LCD:Cntl_Port:clk\
Aliasing tmpOE__SERVO1_net_0 to tmpOE__RS_net_0
Aliasing \Button:tmpOE__Button_net_1\ to tmpOE__RS_net_0
Aliasing \Button:tmpOE__Button_net_0\ to tmpOE__RS_net_0
Aliasing \Button:PWM:Net_113\ to tmpOE__RS_net_0
Aliasing \Button:Net_17\ to \LCD:Cntl_Port:clk\
Aliasing \Button:Net_11\ to \LCD:Cntl_Port:clk\
Aliasing \MOTOR1:Net_113\ to tmpOE__RS_net_0
Aliasing Net_64 to \LCD:Cntl_Port:clk\
Aliasing tmpOE__M1EN_net_0 to tmpOE__RS_net_0
Aliasing tmpOE__M1IN1_net_0 to tmpOE__RS_net_0
Aliasing tmpOE__M1IN2_net_0 to tmpOE__RS_net_0
Aliasing tmpOE__M2EN_net_0 to tmpOE__RS_net_0
Aliasing tmpOE__M2IN1_net_0 to tmpOE__RS_net_0
Aliasing tmpOE__M2IN2_net_0 to tmpOE__RS_net_0
Aliasing \OV9650_1:tmpOE__XCLK_net_0\ to tmpOE__RS_net_0
Aliasing \OV9650_1:tmpOE__HREF_net_0\ to tmpOE__RS_net_0
Aliasing \OV9650_1:tmpOE__D_net_7\ to tmpOE__RS_net_0
Aliasing \OV9650_1:tmpOE__D_net_6\ to tmpOE__RS_net_0
Aliasing \OV9650_1:tmpOE__D_net_5\ to tmpOE__RS_net_0
Aliasing \OV9650_1:tmpOE__D_net_4\ to tmpOE__RS_net_0
Aliasing \OV9650_1:tmpOE__D_net_3\ to tmpOE__RS_net_0
Aliasing \OV9650_1:tmpOE__D_net_2\ to tmpOE__RS_net_0
Aliasing \OV9650_1:tmpOE__D_net_1\ to tmpOE__RS_net_0
Aliasing \OV9650_1:tmpOE__D_net_0\ to tmpOE__RS_net_0
Aliasing \OV9650_1:tmpOE__PCLK_net_0\ to tmpOE__RS_net_0
Aliasing \OV9650_1:Net_43\ to tmpOE__RS_net_0
Aliasing \OV9650_1:tmpOE__VSYNC_net_0\ to tmpOE__RS_net_0
Aliasing \OV9650_1:tmpOE__SIOD_net_0\ to tmpOE__RS_net_0
Aliasing \OV9650_1:tmpOE__SIOC_net_0\ to tmpOE__RS_net_0
Aliasing \OV9650_1:I2C:Net_969\ to tmpOE__RS_net_0
Aliasing \OV9650_1:I2C:Net_968\ to tmpOE__RS_net_0
Aliasing \Timer:TimerUDB:capture_last\\D\ to \LCD:Cntl_Port:clk\
Aliasing \Timer:TimerUDB:hwEnable_reg\\D\ to \Timer:TimerUDB:run_mode\
Aliasing \Timer:TimerUDB:capture_out_reg_i\\D\ to \Timer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \LCD:Cntl_Port:rst\[3] = \LCD:Cntl_Port:clk\[2]
Removing Rhs of wire Net_9[4] = \LCD:Cntl_Port:control_out_0\[5]
Removing Rhs of wire Net_9[4] = \LCD:Cntl_Port:control_0\[28]
Removing Rhs of wire Net_10[6] = \LCD:Cntl_Port:control_out_1\[7]
Removing Rhs of wire Net_10[6] = \LCD:Cntl_Port:control_1\[27]
Removing Rhs of wire Net_11[8] = \LCD:Cntl_Port:control_out_2\[9]
Removing Rhs of wire Net_11[8] = \LCD:Cntl_Port:control_2\[26]
Removing Rhs of wire Net_12[10] = \LCD:Cntl_Port:control_out_3\[11]
Removing Rhs of wire Net_12[10] = \LCD:Cntl_Port:control_3\[25]
Removing Rhs of wire Net_8[12] = \LCD:Cntl_Port:control_out_4\[13]
Removing Rhs of wire Net_8[12] = \LCD:Cntl_Port:control_4\[24]
Removing Rhs of wire Net_7[14] = \LCD:Cntl_Port:control_out_5\[15]
Removing Rhs of wire Net_7[14] = \LCD:Cntl_Port:control_5\[23]
Removing Rhs of wire zero[34] = \LCD:Cntl_Port:clk\[2]
Removing Lhs of wire one[35] = tmpOE__RS_net_0[30]
Removing Lhs of wire tmpOE__E_net_0[38] = tmpOE__RS_net_0[30]
Removing Lhs of wire tmpOE__D4_net_0[44] = tmpOE__RS_net_0[30]
Removing Lhs of wire tmpOE__D5_net_0[50] = tmpOE__RS_net_0[30]
Removing Lhs of wire tmpOE__D6_net_0[56] = tmpOE__RS_net_0[30]
Removing Lhs of wire tmpOE__D7_net_0[62] = tmpOE__RS_net_0[30]
Removing Lhs of wire tmpOE__V0_net_0[68] = tmpOE__RS_net_0[30]
Removing Lhs of wire \mSerial:tmpOE__Dm_net_0\[104] = tmpOE__RS_net_0[30]
Removing Lhs of wire \mSerial:tmpOE__Dp_net_0\[111] = tmpOE__RS_net_0[30]
Removing Lhs of wire tmpOE__SDAT_A_net_0[137] = tmpOE__RS_net_0[30]
Removing Lhs of wire tmpOE__SCLK_A_net_0[143] = tmpOE__RS_net_0[30]
Removing Lhs of wire tmpOE__SCLK_B_net_0[150] = tmpOE__RS_net_0[30]
Removing Lhs of wire tmpOE__SDAT_B_net_0[156] = tmpOE__RS_net_0[30]
Removing Lhs of wire Net_256[164] = zero[34]
Removing Lhs of wire \Timer:TimerUDB:ctrl_enable\[183] = \Timer:TimerUDB:control_7\[175]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_1\[185] = zero[34]
Removing Rhs of wire \Timer:TimerUDB:timer_enable\[194] = \Timer:TimerUDB:runmode_enable\[206]
Removing Rhs of wire \Timer:TimerUDB:run_mode\[195] = \Timer:TimerUDB:hwEnable\[196]
Removing Lhs of wire \Timer:TimerUDB:run_mode\[195] = \Timer:TimerUDB:control_7\[175]
Removing Lhs of wire \Timer:TimerUDB:trigger_enable\[198] = tmpOE__RS_net_0[30]
Removing Lhs of wire \Timer:TimerUDB:tc_i\[200] = \Timer:TimerUDB:status_tc\[197]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load_int\[205] = \Timer:TimerUDB:capt_fifo_load\[193]
Removing Lhs of wire \Timer:TimerUDB:status_6\[208] = zero[34]
Removing Lhs of wire \Timer:TimerUDB:status_5\[209] = zero[34]
Removing Lhs of wire \Timer:TimerUDB:status_4\[210] = zero[34]
Removing Lhs of wire \Timer:TimerUDB:status_0\[211] = \Timer:TimerUDB:status_tc\[197]
Removing Lhs of wire \Timer:TimerUDB:status_1\[212] = \Timer:TimerUDB:capt_fifo_load\[193]
Removing Rhs of wire \Timer:TimerUDB:status_2\[213] = \Timer:TimerUDB:fifo_full\[214]
Removing Rhs of wire \Timer:TimerUDB:status_3\[215] = \Timer:TimerUDB:fifo_nempty\[216]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_2\[218] = zero[34]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_1\[219] = \Timer:TimerUDB:trig_reg\[207]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_0\[220] = \Timer:TimerUDB:per_zero\[199]
Removing Lhs of wire tmpOE__RED_net_0[351] = tmpOE__RS_net_0[30]
Removing Lhs of wire tmpOE__WHITE_net_0[357] = tmpOE__RS_net_0[30]
Removing Lhs of wire tmpOE__BLUE_net_0[363] = tmpOE__RS_net_0[30]
Removing Lhs of wire tmpOE__ORANGE_net_0[369] = tmpOE__RS_net_0[30]
Removing Lhs of wire \MOTOR2:Net_107\[376] = zero[34]
Removing Lhs of wire \MOTOR2:Net_113\[377] = tmpOE__RS_net_0[30]
Removing Rhs of wire Net_334[381] = \MOTOR2:Net_57\[379]
Removing Lhs of wire Net_330[384] = zero[34]
Removing Lhs of wire \Servo_PWM:Net_107\[389] = zero[34]
Removing Lhs of wire \Servo_PWM:Net_113\[390] = tmpOE__RS_net_0[30]
Removing Rhs of wire Net_242[394] = \Servo_PWM:Net_57\[392]
Removing Lhs of wire Net_263[397] = zero[34]
Removing Lhs of wire tmpOE__SERVO1_net_0[401] = tmpOE__RS_net_0[30]
Removing Rhs of wire Net_55[407] = \Button:Net_283_1\[425]
Removing Rhs of wire Net_55[407] = \Button:cydff_1_1\[423]
Removing Rhs of wire Net_54[409] = \Button:Net_283_0\[426]
Removing Rhs of wire Net_54[409] = \Button:cydff_1_0\[424]
Removing Lhs of wire \Button:tmpOE__Button_net_1\[413] = tmpOE__RS_net_0[30]
Removing Lhs of wire \Button:tmpOE__Button_net_0\[414] = tmpOE__RS_net_0[30]
Removing Rhs of wire \Button:Net_329\[415] = \Button:PWM:Net_57\[432]
Removing Rhs of wire \Button:Net_226\[422] = \Button:PWM:Net_63\[431]
Removing Lhs of wire \Button:PWM:Net_107\[428] = zero[34]
Removing Lhs of wire \Button:PWM:Net_113\[429] = tmpOE__RS_net_0[30]
Removing Lhs of wire \Button:Net_17\[430] = zero[34]
Removing Lhs of wire \Button:Net_11\[435] = zero[34]
Removing Lhs of wire \MOTOR1:Net_107\[439] = zero[34]
Removing Lhs of wire \MOTOR1:Net_113\[440] = tmpOE__RS_net_0[30]
Removing Rhs of wire Net_68[444] = \MOTOR1:Net_57\[442]
Removing Lhs of wire Net_64[447] = zero[34]
Removing Lhs of wire tmpOE__M1EN_net_0[451] = tmpOE__RS_net_0[30]
Removing Lhs of wire tmpOE__M1IN1_net_0[457] = tmpOE__RS_net_0[30]
Removing Lhs of wire tmpOE__M1IN2_net_0[463] = tmpOE__RS_net_0[30]
Removing Lhs of wire tmpOE__M2EN_net_0[469] = tmpOE__RS_net_0[30]
Removing Lhs of wire tmpOE__M2IN1_net_0[475] = tmpOE__RS_net_0[30]
Removing Lhs of wire tmpOE__M2IN2_net_0[481] = tmpOE__RS_net_0[30]
Removing Lhs of wire \OV9650_1:tmpOE__XCLK_net_0\[487] = tmpOE__RS_net_0[30]
Removing Lhs of wire \OV9650_1:tmpOE__HREF_net_0\[494] = tmpOE__RS_net_0[30]
Removing Lhs of wire \OV9650_1:tmpOE__D_net_7\[500] = tmpOE__RS_net_0[30]
Removing Lhs of wire \OV9650_1:tmpOE__D_net_6\[501] = tmpOE__RS_net_0[30]
Removing Lhs of wire \OV9650_1:tmpOE__D_net_5\[502] = tmpOE__RS_net_0[30]
Removing Lhs of wire \OV9650_1:tmpOE__D_net_4\[503] = tmpOE__RS_net_0[30]
Removing Lhs of wire \OV9650_1:tmpOE__D_net_3\[504] = tmpOE__RS_net_0[30]
Removing Lhs of wire \OV9650_1:tmpOE__D_net_2\[505] = tmpOE__RS_net_0[30]
Removing Lhs of wire \OV9650_1:tmpOE__D_net_1\[506] = tmpOE__RS_net_0[30]
Removing Lhs of wire \OV9650_1:tmpOE__D_net_0\[507] = tmpOE__RS_net_0[30]
Removing Lhs of wire \OV9650_1:tmpOE__PCLK_net_0\[532] = tmpOE__RS_net_0[30]
Removing Lhs of wire \OV9650_1:Net_43\[538] = tmpOE__RS_net_0[30]
Removing Lhs of wire \OV9650_1:tmpOE__VSYNC_net_0\[540] = tmpOE__RS_net_0[30]
Removing Lhs of wire \OV9650_1:tmpOE__SIOD_net_0\[546] = tmpOE__RS_net_0[30]
Removing Lhs of wire \OV9650_1:tmpOE__SIOC_net_0\[552] = tmpOE__RS_net_0[30]
Removing Rhs of wire \OV9650_1:I2C:sda_x_wire\[557] = \OV9650_1:I2C:Net_643_1\[558]
Removing Rhs of wire \OV9650_1:I2C:Net_697\[560] = \OV9650_1:I2C:Net_643_2\[566]
Removing Rhs of wire \OV9650_1:I2C:Net_1109_0\[563] = \OV9650_1:I2C:scl_yfb\[576]
Removing Rhs of wire \OV9650_1:I2C:Net_1109_1\[564] = \OV9650_1:I2C:sda_yfb\[577]
Removing Lhs of wire \OV9650_1:I2C:scl_x_wire\[567] = \OV9650_1:I2C:Net_643_0\[565]
Removing Lhs of wire \OV9650_1:I2C:Net_969\[568] = tmpOE__RS_net_0[30]
Removing Lhs of wire \OV9650_1:I2C:Net_968\[569] = tmpOE__RS_net_0[30]
Removing Lhs of wire \OV9650_1:I2C:tmpOE__Bufoe_scl_net_0\[579] = tmpOE__RS_net_0[30]
Removing Lhs of wire \OV9650_1:I2C:tmpOE__Bufoe_sda_net_0\[581] = tmpOE__RS_net_0[30]
Removing Lhs of wire \Timer:TimerUDB:capture_last\\D\[588] = zero[34]
Removing Lhs of wire \Timer:TimerUDB:tc_reg_i\\D\[589] = \Timer:TimerUDB:status_tc\[197]
Removing Lhs of wire \Timer:TimerUDB:hwEnable_reg\\D\[590] = \Timer:TimerUDB:control_7\[175]
Removing Lhs of wire \Timer:TimerUDB:capture_out_reg_i\\D\[591] = \Timer:TimerUDB:capt_fifo_load\[193]
Removing Lhs of wire \Button:cydff_1_1\\D\[592] = \Button:Net_76_1\[416]
Removing Lhs of wire \Button:cydff_1_0\\D\[593] = \Button:Net_76_0\[417]

------------------------------------------------------
Aliased 0 equations, 111 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__RS_net_0' (cost = 0):
tmpOE__RS_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer:TimerUDB:timer_enable\' (cost = 0):
\Timer:TimerUDB:timer_enable\ <= (\Timer:TimerUDB:control_7\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 4 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load\[193] = zero[34]
Removing Lhs of wire \Timer:TimerUDB:trig_reg\[207] = \Timer:TimerUDB:control_7\[175]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\xavieran\Desktop\ECE3091\PSOCProjects\ENG3091_MandM\ENG3091_MandM.cydsn\ENG3091_MandM.cyprj -dcpsoc3 ENG3091_MandM.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.948ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.2.0.724, Family: PSoC3, Started at: Monday, 31 August 2015 16:41:02
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\xavieran\Desktop\ECE3091\PSOCProjects\ENG3091_MandM\ENG3091_MandM.cydsn\ENG3091_MandM.cyprj -d CY8C5488AXI-LP120 ENG3091_MandM.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock OV9650_1_I2C_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock mSerial_Clock_vbus to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CAM_CLK'. Fanout=1, Signal=Net_871
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_52
    Digital Clock 2: Automatic-assigning  clock 'SCLOCK'. Fanout=1, Signal=Net_211
    Digital Clock 3: Automatic-assigning  clock 'M1Clock'. Fanout=1, Signal=Net_88
    Digital Clock 4: Automatic-assigning  clock 'M2Clock'. Fanout=1, Signal=Net_339
    Digital Clock 5: Automatic-assigning  clock 'Clock'. Fanout=1, Signal=Net_5
    Digital Clock 6: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_254
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \OV9650_1:Async:udbclkenable\: with output requested to be asynchronous
        ClockIn: \OV9650_1:PCLK(0)\:iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: \OV9650_1:PCLK(0)\:iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \Button:PWM:PWMHW\:timercell.tc
        Effective Clock: \Button:PWM:PWMHW\:timercell.tc
        Enable Signal: True
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = BLUE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BLUE(0)__PA ,
            pad => BLUE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D4(0)__PA ,
            input => Net_9 ,
            pad => D4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D5(0)__PA ,
            input => Net_10 ,
            pad => D5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D6(0)__PA ,
            input => Net_11 ,
            pad => D6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D7(0)__PA ,
            input => Net_12 ,
            pad => D7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = E(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => E(0)__PA ,
            input => Net_8 ,
            pad => E(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1EN(0)__PA ,
            input => Net_68 ,
            pad => M1EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1IN1(0)__PA ,
            pad => M1IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1IN2(0)__PA ,
            pad => M1IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2EN(0)__PA ,
            input => Net_334 ,
            pad => M2EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2IN1(0)__PA ,
            pad => M2IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2IN2(0)__PA ,
            pad => M2IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ORANGE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ORANGE(0)__PA ,
            pad => ORANGE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RED(0)__PA ,
            pad => RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS(0)__PA ,
            input => Net_7 ,
            pad => RS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK_A(0)__PA ,
            pad => SCLK_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK_B(0)__PA ,
            pad => SCLK_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDAT_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDAT_A(0)__PA ,
            pad => SDAT_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDAT_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDAT_B(0)__PA ,
            pad => SDAT_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SERVO1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SERVO1(0)__PA ,
            input => Net_242 ,
            pad => SERVO1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = V0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => V0(0)__PA ,
            input => Net_5_local ,
            pad => V0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WHITE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WHITE(0)__PA ,
            pad => WHITE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \Button:Button(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Button:Button(0)\__PA ,
            input => \Button:Net_329\ ,
            fb => \Button:Net_76_0\ ,
            pad => \Button:Button(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Button:Button(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Button:Button(1)\__PA ,
            input => \Button:Net_329\ ,
            fb => \Button:Net_76_1\ ,
            pad => \Button:Button(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \OV9650_1:D(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \OV9650_1:D(0)\__PA ,
            fb => \OV9650_1:Net_38_0\ ,
            pad => \OV9650_1:D(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \OV9650_1:D(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \OV9650_1:D(1)\__PA ,
            fb => \OV9650_1:Net_38_1\ ,
            pad => \OV9650_1:D(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \OV9650_1:D(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \OV9650_1:D(2)\__PA ,
            fb => \OV9650_1:Net_38_2\ ,
            pad => \OV9650_1:D(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \OV9650_1:D(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \OV9650_1:D(3)\__PA ,
            fb => \OV9650_1:Net_38_3\ ,
            pad => \OV9650_1:D(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \OV9650_1:D(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \OV9650_1:D(4)\__PA ,
            fb => \OV9650_1:Net_38_4\ ,
            pad => \OV9650_1:D(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \OV9650_1:D(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \OV9650_1:D(5)\__PA ,
            fb => \OV9650_1:Net_38_5\ ,
            pad => \OV9650_1:D(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \OV9650_1:D(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \OV9650_1:D(6)\__PA ,
            fb => \OV9650_1:Net_38_6\ ,
            pad => \OV9650_1:D(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \OV9650_1:D(7)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \OV9650_1:D(7)\__PA ,
            fb => \OV9650_1:Net_38_7\ ,
            pad => \OV9650_1:D(7)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \OV9650_1:HREF(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \OV9650_1:HREF(0)\__PA ,
            fb => \OV9650_1:Net_37\ ,
            pad => \OV9650_1:HREF(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \OV9650_1:PCLK(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \OV9650_1:PCLK(0)\__PA ,
            fb => \OV9650_1:Net_42\ ,
            pad => \OV9650_1:PCLK(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \OV9650_1:SIOC(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \OV9650_1:SIOC(0)\__PA ,
            fb => \OV9650_1:I2C:Net_1109_0\ ,
            input => \OV9650_1:I2C:Net_643_0\ ,
            pad => \OV9650_1:SIOC(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \OV9650_1:SIOD(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \OV9650_1:SIOD(0)\__PA ,
            fb => \OV9650_1:I2C:Net_1109_1\ ,
            input => \OV9650_1:I2C:sda_x_wire\ ,
            pad => \OV9650_1:SIOD(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \OV9650_1:VSYNC(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \OV9650_1:VSYNC(0)\__PA ,
            pad => \OV9650_1:VSYNC(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \OV9650_1:XCLK(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \OV9650_1:XCLK(0)\__PA ,
            input => Net_871_local ,
            pad => \OV9650_1:XCLK(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \mSerial:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \mSerial:Dm(0)\__PA ,
            analog_term => \mSerial:Net_597\ ,
            pad => \mSerial:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \mSerial:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \mSerial:Dp(0)\__PA ,
            analog_term => \mSerial:Net_1000\ ,
            pad => \mSerial:Dp(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_54, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Button:Net_226\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Button:Net_76_0\
        );
        Output = Net_54 (fanout=1)

    MacroCell: Name=Net_55, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Button:Net_226\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Button:Net_76_1\
        );
        Output = Net_55 (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\OV9650_1:FIFO:dp\
        PORT MAP (
            clock => \OV9650_1:Net_42\ ,
            f0_load => \OV9650_1:Net_37\ ,
            f0_bus_stat_comb => \OV9650_1:Net_39\ ,
            p_in_7 => \OV9650_1:Net_38_7\ ,
            p_in_6 => \OV9650_1:Net_38_6\ ,
            p_in_5 => \OV9650_1:Net_38_5\ ,
            p_in_4 => \OV9650_1:Net_38_4\ ,
            p_in_3 => \OV9650_1:Net_38_3\ ,
            p_in_2 => \OV9650_1:Net_38_2\ ,
            p_in_1 => \OV9650_1:Net_38_1\ ,
            p_in_0 => \OV9650_1:Net_38_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_254 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            chain_out => \Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_254 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            chain_in => \Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_254 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            z0_comb => \Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
            chain_in => \Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT24:timerdp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_254 ,
            status_3 => \Timer:TimerUDB:status_3\ ,
            status_2 => \Timer:TimerUDB:status_2\ ,
            status_0 => \Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\LCD:Cntl_Port:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LCD:Cntl_Port:control_7\ ,
            control_6 => \LCD:Cntl_Port:control_6\ ,
            control_5 => Net_7 ,
            control_4 => Net_8 ,
            control_3 => Net_12 ,
            control_2 => Net_11 ,
            control_1 => Net_10 ,
            control_0 => Net_9 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_254 ,
            control_7 => \Timer:TimerUDB:control_7\ ,
            control_6 => \Timer:TimerUDB:control_6\ ,
            control_5 => \Timer:TimerUDB:control_5\ ,
            control_4 => \Timer:TimerUDB:control_4\ ,
            control_3 => \Timer:TimerUDB:control_3\ ,
            control_2 => \Timer:TimerUDB:control_2\ ,
            control_1 => \Timer:TimerUDB:control_1\ ,
            control_0 => \Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\OV9650_1:DMA\
        PORT MAP (
            dmareq => \OV9650_1:Net_39\ ,
            termin => zero ,
            termout => \OV9650_1:Net_41\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\OV9650_1:I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \OV9650_1:I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\mSerial:arb_int\
        PORT MAP (
            interrupt => \mSerial:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\mSerial:bus_reset\
        PORT MAP (
            interrupt => \mSerial:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\mSerial:dp_int\
        PORT MAP (
            interrupt => \mSerial:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\mSerial:ep_0\
        PORT MAP (
            interrupt => \mSerial:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\mSerial:ep_1\
        PORT MAP (
            interrupt => \mSerial:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\mSerial:ep_2\
        PORT MAP (
            interrupt => \mSerial:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\mSerial:ep_3\
        PORT MAP (
            interrupt => \mSerial:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\mSerial:sof_int\
        PORT MAP (
            interrupt => Net_15 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =but0
        PORT MAP (
            interrupt => Net_54 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =but1
        PORT MAP (
            interrupt => Net_55 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =sclk_a_isr
        PORT MAP (
            interrupt => Net_53 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =sclk_b_isr
        PORT MAP (
            interrupt => Net_325 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    7 :    1 :    8 :  87.50%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   40 :   32 :   72 :  55.56%
UDB Macrocells                :    4 :  188 :  192 :   2.08%
UDB Unique Pterms             :    3 :  381 :  384 :   0.78%
UDB Total Pterms              :    3 :      :      : 
UDB Datapath Cells            :    4 :   20 :   24 :  16.67%
UDB Status Cells              :    2 :   22 :   24 :   8.33%
            StatusI Registers :    1 
         Datapath Parallel In :    1 
UDB Control Cells             :    2 :   22 :   24 :   8.33%
            Control Registers :    2 
DMA Channels                  :    1 :   23 :   24 :   4.17%
Interrupts                    :   13 :   19 :   32 :  40.63%
VIDAC Fixed Blocks            :    0 :    2 :    2 :   0.00%
SC Fixed Blocks               :    0 :    2 :    2 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    2 :    2 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
I2C Fixed Blocks              :    1 :    0 :    1 : 100.00%
Timer Fixed Blocks            :    4 :    0 :    4 : 100.00%
USB Fixed Blocks              :    1 :    0 :    1 : 100.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.679ms
Tech mapping phase: Elapsed time ==> 0s.794ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(5)][IoId=(5)] : BLUE(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : D4(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : D5(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : D6(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : D7(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : E(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : M1EN(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : M1IN1(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : M1IN2(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : M2EN(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : M2IN1(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : M2IN2(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : ORANGE(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : RED(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : RS(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SCLK_A(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCLK_B(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SDAT_A(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDAT_B(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : SERVO1(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : V0(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : WHITE(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : \Button:Button(0)\ (fixed)
IO_4@[IOP=(6)][IoId=(4)] : \Button:Button(1)\ (fixed)
IO_7@[IOP=(4)][IoId=(7)] : \OV9650_1:D(0)\ (fixed)
IO_5@[IOP=(4)][IoId=(5)] : \OV9650_1:D(1)\ (fixed)
IO_4@[IOP=(4)][IoId=(4)] : \OV9650_1:D(2)\ (fixed)
IO_6@[IOP=(4)][IoId=(6)] : \OV9650_1:D(3)\ (fixed)
IO_0@[IOP=(6)][IoId=(0)] : \OV9650_1:D(4)\ (fixed)
IO_2@[IOP=(6)][IoId=(2)] : \OV9650_1:D(5)\ (fixed)
IO_3@[IOP=(6)][IoId=(3)] : \OV9650_1:D(6)\ (fixed)
IO_5@[IOP=(15)][IoId=(5)] : \OV9650_1:D(7)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \OV9650_1:HREF(0)\ (fixed)
IO_1@[IOP=(6)][IoId=(1)] : \OV9650_1:PCLK(0)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \OV9650_1:SIOC(0)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \OV9650_1:SIOD(0)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \OV9650_1:VSYNC(0)\ (fixed)
IO_4@[IOP=(15)][IoId=(4)] : \OV9650_1:XCLK(0)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \mSerial:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \mSerial:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \mSerial:USB\
Analog Placement phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.566ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :   44 :   48 :   8.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            1.00
                   Pterms :            0.75
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.127ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 573, final cost is 573 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          7 :       0.57 :       0.57
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_54, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Button:Net_226\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Button:Net_76_0\
        );
        Output = Net_54 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] contents:
datapathcell: Name =\OV9650_1:FIFO:dp\
    PORT MAP (
        clock => \OV9650_1:Net_42\ ,
        f0_load => \OV9650_1:Net_37\ ,
        f0_bus_stat_comb => \OV9650_1:Net_39\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_55, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Button:Net_226\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Button:Net_76_1\
        );
        Output = Net_55 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_254 ,
        control_7 => \Timer:TimerUDB:control_7\ ,
        control_6 => \Timer:TimerUDB:control_6\ ,
        control_5 => \Timer:TimerUDB:control_5\ ,
        control_4 => \Timer:TimerUDB:control_4\ ,
        control_3 => \Timer:TimerUDB:control_3\ ,
        control_2 => \Timer:TimerUDB:control_2\ ,
        control_1 => \Timer:TimerUDB:control_1\ ,
        control_0 => \Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_254 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        z0_comb => \Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
        chain_in => \Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_254 ,
        status_3 => \Timer:TimerUDB:status_3\ ,
        status_2 => \Timer:TimerUDB:status_2\ ,
        status_0 => \Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] contents:
datapathcell: Name =\Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_254 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        chain_in => \Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer:TimerUDB:sT24:timerdp:u2\

UDB [UDB=(3,3)] contents:
datapathcell: Name =\Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_254 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        chain_out => \Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\LCD:Cntl_Port:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LCD:Cntl_Port:control_7\ ,
        control_6 => \LCD:Cntl_Port:control_6\ ,
        control_5 => Net_7 ,
        control_4 => Net_8 ,
        control_3 => Net_12 ,
        control_2 => Net_11 ,
        control_1 => Net_10 ,
        control_0 => Net_9 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\mSerial:ep_1\
        PORT MAP (
            interrupt => \mSerial:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\mSerial:ep_2\
        PORT MAP (
            interrupt => \mSerial:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\mSerial:ep_3\
        PORT MAP (
            interrupt => \mSerial:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =but0
        PORT MAP (
            interrupt => Net_54 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =sclk_a_isr
        PORT MAP (
            interrupt => Net_53 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =but1
        PORT MAP (
            interrupt => Net_55 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(11)] 
    interrupt: Name =sclk_b_isr
        PORT MAP (
            interrupt => Net_325 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\mSerial:dp_int\
        PORT MAP (
            interrupt => \mSerial:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\OV9650_1:I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \OV9650_1:I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(21)] 
    interrupt: Name =\mSerial:sof_int\
        PORT MAP (
            interrupt => Net_15 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =\mSerial:arb_int\
        PORT MAP (
            interrupt => \mSerial:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(23)] 
    interrupt: Name =\mSerial:bus_reset\
        PORT MAP (
            interrupt => \mSerial:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(24)] 
    interrupt: Name =\mSerial:ep_0\
        PORT MAP (
            interrupt => \mSerial:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: 
  Dma@ [DrqHod=(0)][DrqId=(0)] 
    drqcell: Name =\OV9650_1:DMA\
        PORT MAP (
            dmareq => \OV9650_1:Net_39\ ,
            termin => zero ,
            termout => \OV9650_1:Net_41\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
Port 0 generates interrupt for logical port:
    logicalport: Name =SCLK_A
        PORT MAP (
            in_clock_en => tmpOE__RS_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__RS_net_0 ,
            out_reset => zero ,
            interrupt => Net_53 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "100"
            ibuf_enabled = "1"
            id = "264be2d3-9481-494b-8d9c-c1905a45e9cc"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "B"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = SCLK_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK_A(0)__PA ,
        pad => SCLK_A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDAT_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDAT_A(0)__PA ,
        pad => SDAT_A(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SERVO1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SERVO1(0)__PA ,
        input => Net_242 ,
        pad => SERVO1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = D6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D6(0)__PA ,
        input => Net_11 ,
        pad => D6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = D7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D7(0)__PA ,
        input => Net_12 ,
        pad => D7(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \OV9650_1:HREF(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \OV9650_1:HREF(0)\__PA ,
        fb => \OV9650_1:Net_37\ ,
        pad => \OV9650_1:HREF(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \OV9650_1:VSYNC(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \OV9650_1:VSYNC(0)\__PA ,
        pad => \OV9650_1:VSYNC(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \OV9650_1:SIOC(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \OV9650_1:SIOC(0)\__PA ,
        fb => \OV9650_1:I2C:Net_1109_0\ ,
        input => \OV9650_1:I2C:Net_643_0\ ,
        pad => \OV9650_1:SIOC(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \OV9650_1:SIOD(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \OV9650_1:SIOD(0)\__PA ,
        fb => \OV9650_1:I2C:Net_1109_1\ ,
        input => \OV9650_1:I2C:sda_x_wire\ ,
        pad => \OV9650_1:SIOD(0)_PAD\ );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = D4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D4(0)__PA ,
        input => Net_9 ,
        pad => D4(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = D5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D5(0)__PA ,
        input => Net_10 ,
        pad => D5(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \OV9650_1:D(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \OV9650_1:D(2)\__PA ,
        fb => \OV9650_1:Net_38_2\ ,
        pad => \OV9650_1:D(2)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \OV9650_1:D(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \OV9650_1:D(1)\__PA ,
        fb => \OV9650_1:Net_38_1\ ,
        pad => \OV9650_1:D(1)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \OV9650_1:D(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \OV9650_1:D(3)\__PA ,
        fb => \OV9650_1:Net_38_3\ ,
        pad => \OV9650_1:D(3)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \OV9650_1:D(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \OV9650_1:D(0)\__PA ,
        fb => \OV9650_1:Net_38_0\ ,
        pad => \OV9650_1:D(0)_PAD\ );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = M2IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2IN2(0)__PA ,
        pad => M2IN2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = M2EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2EN(0)__PA ,
        input => Net_334 ,
        pad => M2EN(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = WHITE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WHITE(0)__PA ,
        pad => WHITE(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = BLUE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BLUE(0)__PA ,
        pad => BLUE(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ORANGE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ORANGE(0)__PA ,
        pad => ORANGE(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \Button:Button(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Button:Button(0)\__PA ,
        input => \Button:Net_329\ ,
        fb => \Button:Net_76_0\ ,
        pad => \Button:Button(0)_PAD\ );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = \OV9650_1:D(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \OV9650_1:D(4)\__PA ,
        fb => \OV9650_1:Net_38_4\ ,
        pad => \OV9650_1:D(4)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \OV9650_1:PCLK(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \OV9650_1:PCLK(0)\__PA ,
        fb => \OV9650_1:Net_42\ ,
        pad => \OV9650_1:PCLK(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \OV9650_1:D(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \OV9650_1:D(5)\__PA ,
        fb => \OV9650_1:Net_38_5\ ,
        pad => \OV9650_1:D(5)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \OV9650_1:D(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \OV9650_1:D(6)\__PA ,
        fb => \OV9650_1:Net_38_6\ ,
        pad => \OV9650_1:D(6)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \Button:Button(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Button:Button(1)\__PA ,
        input => \Button:Net_329\ ,
        fb => \Button:Net_76_1\ ,
        pad => \Button:Button(1)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = M1IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1IN1(0)__PA ,
        pad => M1IN1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = M1IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1IN2(0)__PA ,
        pad => M1IN2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = M2IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2IN1(0)__PA ,
        pad => M2IN1(0)_PAD );
    Properties:
    {
    }

Port 12 generates interrupt for logical port:
    logicalport: Name =SCLK_B
        PORT MAP (
            in_clock_en => tmpOE__RS_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__RS_net_0 ,
            out_reset => zero ,
            interrupt => Net_325 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "100"
            ibuf_enabled = "1"
            id = "2765169e-244f-4d10-a6de-5c5cd01f50d3"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "B"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = SCLK_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK_B(0)__PA ,
        pad => SCLK_B(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDAT_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDAT_B(0)__PA ,
        pad => SDAT_B(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = E(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => E(0)__PA ,
        input => Net_8 ,
        pad => E(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = V0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => V0(0)__PA ,
        input => Net_5_local ,
        pad => V0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = M1EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1EN(0)__PA ,
        input => Net_68 ,
        pad => M1EN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RED(0)__PA ,
        pad => RED(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\mSerial:Dp\
        PORT MAP (
            in_clock_en => tmpOE__RS_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__RS_net_0 ,
            out_reset => zero ,
            interrupt => \mSerial:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=3]: 
Pin : Name = RS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS(0)__PA ,
        input => Net_7 ,
        pad => RS(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \OV9650_1:XCLK(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \OV9650_1:XCLK(0)\__PA ,
        input => Net_871_local ,
        pad => \OV9650_1:XCLK(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \OV9650_1:D(7)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \OV9650_1:D(7)\__PA ,
        fb => \OV9650_1:Net_38_7\ ,
        pad => \OV9650_1:D(7)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \mSerial:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \mSerial:Dp(0)\__PA ,
        analog_term => \mSerial:Net_1000\ ,
        pad => \mSerial:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \mSerial:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \mSerial:Dm(0)\__PA ,
        analog_term => \mSerial:Net_597\ ,
        pad => \mSerial:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN Fixed Block group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_871 ,
            dclk_0 => Net_871_local ,
            dclk_glb_1 => Net_52 ,
            dclk_1 => Net_52_local ,
            dclk_glb_2 => Net_211 ,
            dclk_2 => Net_211_local ,
            dclk_glb_3 => Net_88 ,
            dclk_3 => Net_88_local ,
            dclk_glb_4 => Net_339 ,
            dclk_4 => Net_339_local ,
            dclk_glb_5 => Net_5 ,
            dclk_5 => Net_5_local ,
            dclk_glb_6 => Net_254 ,
            dclk_6 => Net_254_local );
        Properties:
        {
        }
Comparator Fixed Block group 0: empty
DFB Fixed Block group 0: empty
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: 
    I2C Block @ [FFB(I2C,0)]: 
    i2ccell: Name =\OV9650_1:I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \OV9650_1:I2C:Net_1109_0\ ,
            sda_in => \OV9650_1:I2C:Net_1109_1\ ,
            scl_out => \OV9650_1:I2C:Net_643_0\ ,
            sda_out => \OV9650_1:I2C:sda_x_wire\ ,
            interrupt => \OV9650_1:I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: empty
SC Fixed Block group 0: empty
SPC group 0: empty
Timer Fixed Block group 0: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\Button:PWM:PWMHW\
        PORT MAP (
            clock => Net_52 ,
            enable => __ONE__ ,
            tc => \Button:Net_226\ ,
            cmp => \Button:Net_329\ ,
            irq => \Button:PWM:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,1)]: 
    timercell: Name =\MOTOR1:PWMHW\
        PORT MAP (
            clock => Net_88 ,
            enable => __ONE__ ,
            tc => \MOTOR1:Net_63\ ,
            cmp => Net_68 ,
            irq => \MOTOR1:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,2)]: 
    timercell: Name =\MOTOR2:PWMHW\
        PORT MAP (
            clock => Net_339 ,
            enable => __ONE__ ,
            tc => \MOTOR2:Net_63\ ,
            cmp => Net_334 ,
            irq => \MOTOR2:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,3)]: 
    timercell: Name =\Servo_PWM:PWMHW\
        PORT MAP (
            clock => Net_211 ,
            enable => __ONE__ ,
            tc => \Servo_PWM:Net_63\ ,
            cmp => Net_242 ,
            irq => \Servo_PWM:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB Fixed Block group 0: 
    USB Block @ [FFB(USB,0)]: 
    usbcell: Name =\mSerial:USB\
        PORT MAP (
            dp => \mSerial:Net_1000\ ,
            dm => \mSerial:Net_597\ ,
            sof_int => Net_15 ,
            arb_int => \mSerial:Net_79\ ,
            usb_int => \mSerial:Net_81\ ,
            ept_int_8 => \mSerial:ept_int_8\ ,
            ept_int_7 => \mSerial:ept_int_7\ ,
            ept_int_6 => \mSerial:ept_int_6\ ,
            ept_int_5 => \mSerial:ept_int_5\ ,
            ept_int_4 => \mSerial:ept_int_4\ ,
            ept_int_3 => \mSerial:ept_int_3\ ,
            ept_int_2 => \mSerial:ept_int_2\ ,
            ept_int_1 => \mSerial:ept_int_1\ ,
            ept_int_0 => \mSerial:ept_int_0\ ,
            ord_int => \mSerial:Net_95\ ,
            dma_req_7 => \mSerial:dma_req_7\ ,
            dma_req_6 => \mSerial:dma_req_6\ ,
            dma_req_5 => \mSerial:dma_req_5\ ,
            dma_req_4 => \mSerial:dma_req_4\ ,
            dma_req_3 => \mSerial:dma_req_3\ ,
            dma_req_2 => \mSerial:dma_req_2\ ,
            dma_req_1 => \mSerial:dma_req_1\ ,
            dma_req_0 => \mSerial:dma_req_0\ ,
            dma_termin => \mSerial:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC Fixed Block group 0: empty
Opamp Fixed Block group 0: empty
CapSense Buffer group 0: empty
Vref group 0: empty
LPF Fixed Block group 0: empty
SAR Fixed Block group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------------------------
   0 |   0 |     * |   FALLING |    OPEN_DRAIN_LO |           SCLK_A(0) | 
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |           SDAT_A(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |           SERVO1(0) | In(Net_242)
     |   6 |     * |      NONE |         CMOS_OUT |               D6(0) | In(Net_11)
     |   7 |     * |      NONE |         CMOS_OUT |               D7(0) | In(Net_12)
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |  \OV9650_1:HREF(0)\ | FB(\OV9650_1:Net_37\)
     |   2 |     * |      NONE |     HI_Z_DIGITAL | \OV9650_1:VSYNC(0)\ | 
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |  \OV9650_1:SIOC(0)\ | FB(\OV9650_1:I2C:Net_1109_0\), In(\OV9650_1:I2C:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |  \OV9650_1:SIOD(0)\ | FB(\OV9650_1:I2C:Net_1109_1\), In(\OV9650_1:I2C:sda_x_wire\)
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |               D4(0) | In(Net_9)
     |   1 |     * |      NONE |         CMOS_OUT |               D5(0) | In(Net_10)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |     \OV9650_1:D(2)\ | FB(\OV9650_1:Net_38_2\)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |     \OV9650_1:D(1)\ | FB(\OV9650_1:Net_38_1\)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |     \OV9650_1:D(3)\ | FB(\OV9650_1:Net_38_3\)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |     \OV9650_1:D(0)\ | FB(\OV9650_1:Net_38_0\)
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |            M2IN2(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |             M2EN(0) | In(Net_334)
     |   4 |     * |      NONE |    OPEN_DRAIN_HI |            WHITE(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |             BLUE(0) | 
     |   6 |     * |      NONE |    OPEN_DRAIN_HI |           ORANGE(0) | 
     |   7 |     * |      NONE |    RES_PULL_DOWN |  \Button:Button(0)\ | FB(\Button:Net_76_0\), In(\Button:Net_329\)
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------------------------
   6 |   0 |     * |      NONE |     HI_Z_DIGITAL |     \OV9650_1:D(4)\ | FB(\OV9650_1:Net_38_4\)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |  \OV9650_1:PCLK(0)\ | FB(\OV9650_1:Net_42\)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |     \OV9650_1:D(5)\ | FB(\OV9650_1:Net_38_5\)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |     \OV9650_1:D(6)\ | FB(\OV9650_1:Net_38_6\)
     |   4 |     * |      NONE |    RES_PULL_DOWN |  \Button:Button(1)\ | FB(\Button:Net_76_1\), In(\Button:Net_329\)
     |   5 |     * |      NONE |         CMOS_OUT |            M1IN1(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |            M1IN2(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |            M2IN1(0) | 
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------------------------
  12 |   0 |     * |   FALLING |    OPEN_DRAIN_LO |           SCLK_B(0) | 
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |           SDAT_B(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |                E(0) | In(Net_8)
     |   3 |     * |      NONE |         CMOS_OUT |               V0(0) | In(Net_5_local)
     |   5 |     * |      NONE |         CMOS_OUT |             M1EN(0) | In(Net_68)
     |   7 |     * |      NONE |    OPEN_DRAIN_HI |              RED(0) | 
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------------------------
  15 |   3 |     * |      NONE |         CMOS_OUT |               RS(0) | In(Net_7)
     |   4 |     * |      NONE |         CMOS_OUT |  \OV9650_1:XCLK(0)\ | In(Net_871_local)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |     \OV9650_1:D(7)\ | FB(\OV9650_1:Net_38_7\)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |     \mSerial:Dp(0)\ | Analog(\mSerial:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |     \mSerial:Dm(0)\ | Analog(\mSerial:Net_597\)
--------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.008ms
Digital Placement phase: Elapsed time ==> 1s.303ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.911ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.645ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.126ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ENG3091_MandM_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.451ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.252ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.133ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.195ms
API generation phase: Elapsed time ==> 2s.271ms
Dependency generation phase: Elapsed time ==> 0s.014ms
Cleanup phase: Elapsed time ==> 0s.001ms
