// Seed: 2683859566
module module_0 (
    output wand id_0,
    output uwire id_1,
    input tri id_2,
    input uwire id_3,
    output supply1 id_4,
    input tri0 id_5,
    input wire id_6,
    input tri1 id_7,
    input supply1 id_8,
    input uwire id_9,
    input wire id_10,
    input wand id_11,
    output tri id_12,
    output uwire id_13,
    input uwire id_14,
    input tri1 id_15,
    output wor id_16,
    output tri0 id_17,
    output uwire id_18,
    input tri1 id_19,
    output supply0 id_20,
    output wire id_21,
    input wor id_22,
    input tri0 id_23,
    input wand id_24,
    output supply0 id_25,
    input uwire id_26,
    output wire id_27
);
  if (1) wire id_29;
  wire id_30, id_31;
  wire id_32;
  assign id_17 = 1'h0;
  wire id_33;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    output wand id_2,
    output supply1 id_3,
    input uwire id_4,
    input wand id_5,
    output tri1 id_6
);
  wire id_8;
  wire id_9;
  module_0(
      id_3,
      id_1,
      id_4,
      id_0,
      id_3,
      id_5,
      id_5,
      id_0,
      id_0,
      id_0,
      id_4,
      id_0,
      id_2,
      id_1,
      id_5,
      id_0,
      id_2,
      id_6,
      id_1,
      id_5,
      id_2,
      id_2,
      id_5,
      id_5,
      id_0,
      id_2,
      id_5,
      id_6
  );
endmodule
