<<<<<<< HEAD
--------------- Build Started: 07/17/2024 17:27:01 Project: Read_Acc_Data_XYZ, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
The code generation step is up to date.
--------------- Build Skipped: 07/17/2024 17:27:01 ---------------
=======
--------------- Build Started: 07/17/2024 17:56:24 Project: Read_Acc_Data_XYZ, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\robed\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\robed\OneDrive - Politecnico di Milano\Desktop\Polimi\2_Anno\2_Semestre\Electronic Lab\PROJECT\PSoC_CODE\GatheringData\06-Read_ACC_Data_BCP.cydsn\Read_Acc_Data_XYZ.cydsn\Read_Acc_Data_XYZ.cyprj" -d CY8C5888LTI-LP097 -s "C:\Users\robed\OneDrive - Politecnico di Milano\Desktop\Polimi\2_Anno\2_Semestre\Electronic Lab\PROJECT\PSoC_CODE\GatheringData\06-Read_ACC_Data_BCP.cydsn\Read_Acc_Data_XYZ.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 07/17/2024 17:56:33 ---------------
>>>>>>> a1b7d34d802777230a6730c25fd6374a5ddf179e
