

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Reset signal</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Advanced Topics">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Reset signal">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Reset signal" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="Resetsignal"
		  data-hnd-context="187"
		  data-hnd-title="Reset signal"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="AdvancedTopics.html" title="Advanced Topics" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="SynthesisRetiming.html" title="Synthesis Retiming" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="Signals.html" title="Signals" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Reset signal</h2>

            <div class="main-content">
                
<h1 class="rvps106"><span class="rvts0"><span class="rvts316">Introduction:</span></span></h1>
<p class="rvps2"><span class="rvts14">In digital system, </span><span class="rvts1205">a&nbsp;</span><span class="rvts1139">reset</span><span class="rvts1205">&nbsp;is action to clear any pending process and brings a system to normal condition or an initial state, usually in a controlled manner.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">In IDS, we use reset signal to reset design circuit with two type:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps72"><span class="rvts246">1. </span><span class="rvts1212">Soft reset</span><span class="rvts487">:</span><span class="rvts186"> The soft reset is primary reset, which is used to reset some general setting or to fix some low-level issue (problem, bug). It fixes minor issue. In IDS soft reset signal is defined by the property ‘</span><span class="rvts1211">resetsignal</span><span class="rvts1208">’</span><span class="rvts186">.</span></p>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<p class="rvps72"><span class="rvts246">2. </span><span class="rvts1212">Hard reset</span><span class="rvts487">:</span><span class="rvts186"> &nbsp;The hard reset affects the OS level setting and data. A system is given a hard reset when the reset button in pressed. &nbsp;In IDS hard reset is implemented as an input signal called ‘</span><span class="rvts1211">reset_l</span><span class="rvts1210">’</span><span class="rvts186">.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Here are the properties that are related to Resets in IDS.</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: '- ';">
 <li class="rvps72 noindent"><span class="rvts1208">reset_type</span><span class="rvts186">: Define type of ‘</span><span class="rvts1209">reset_l’. </span><span class="rvts186">[</span><span class="rvts521">sync, async</span><span class="rvts186">] {C, B, R, F}</span></li>
 <li class="rvps72 noindent"><span class="rvts1208">reset_level</span><span class="rvts186">: Define level of ‘</span><span class="rvts1209">reset_l’</span><span class="rvts186">. [</span><span class="rvts521">low, high</span><span class="rvts186">] {C, B, R, F}</span></li>
 <li class="rvps72 noindent"><span class="rvts1208">hard_reset</span><span class="rvts186">: Enable/disable ‘</span><span class="rvts1209">reset_l’</span><span class="rvts186">. [</span><span class="rvts521">true,1/false,0</span><span class="rvts186">] {R, F}</span></li>
 <li class="rvps72 noindent"><span class="rvts1208">has_reset</span><span class="rvts186">: Enable/disable reset from UVM. [</span><span class="rvts521">true,1/false,0</span><span class="rvts186">] {F}</span></li>
 <li class="rvps72 noindent"><span class="rvts1208">default_reset_name</span><span class="rvts186">: Change name of ‘</span><span class="rvts1209">reset_l</span><span class="rvts186">’.[“string”]{C, B}</span></li>
 <li class="rvps72 noindent"><span class="rvts1208">rtl.default</span><span class="rvts186">: Change default value. [signal_name] {R, F}</span></li>
 <li class="rvps72 noindent"><span class="rvts1208">resetsignal</span><span class="rvts186">: Soft reset. [signals and/or values] {R, F}</span></li>
 <li class="rvps72 noindent"><span class="rvts1208">field_reset</span><span class="rvts186">: Apply reset on(default). [true/false] {S}</span></li>
 <li class="rvps72 noindent"><span class="rvts1208">level</span><span class="rvts186">: Level for soft reset. [low, high] {S}</span></li>
 <li class="rvps72 noindent"><span class="rvts1208">type</span><span class="rvts186">: Type for soft reset. [sync, async] {S}</span></li>
</ul>
<p class="rvps6"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Here </span><span class="rvts15">[]</span><span class="rvts14">-Possible value, </span><span class="rvts15">{}</span><span class="rvts14">- Possible place, </span><span class="rvts25">C</span><span class="rvts26">-chip,</span><span class="rvts25"> B</span><span class="rvts26">-block, </span><span class="rvts25">R</span><span class="rvts26">-register, </span><span class="rvts25">F</span><span class="rvts26">-field, </span><span class="rvts25">S</span><span class="rvts26">-signal</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">We can also use soft resets by combining all the reset signal properties with corresponding default value, as given below:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts26">{</span><span class="rvts1207">resetsignal</span><span class="rvts26">=</span><span class="rvts1206">rst_sig1:d_val:type:lvl</span><span class="rvts26">}</span></p>
<p class="rvps2"><span class="rvts26">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts26">where</span><span class="rvts14"> - ‘</span><span class="rvts1206">rst_sig1’ </span><span class="rvts34">is the</span><span class="rvts14"> soft reset signal, described in the signal table </span><span class="rvts26">‘</span><span class="rvts1206">d_val</span><span class="rvts14">’ is default value of the corresponding soft reset signal ‘</span><span class="rvts1206">type</span><span class="rvts14">’ is type(</span><span class="rvts611">sync</span><span class="rvts14">, </span><span class="rvts611">async </span><span class="rvts14">) of the corresponding soft signal ‘</span><span class="rvts1206">lvl</span><span class="rvts14">’ is level(</span><span class="rvts1058">low</span><span class="rvts26">, </span><span class="rvts1058">high</span><span class="rvts14">) of the corresponding soft signal.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">&nbsp; Note:</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">If we do not want to provide any property value of the soft signal, leave it empty between the ‘:’, IDS will take the default values.</span></li>
</ul>
<p class="rvps72"><span class="rvts186">&nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts186"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts186">e.g., </span><span class="rvts521">{</span><span class="rvts1210">resetsignal</span><span class="rvts521">=</span><span class="rvts1214">rst_sig1:d_val</span><span class="rvts1215">::</span><span class="rvts1214">lvl</span><span class="rvts521">}&nbsp;</span></p>
<p class="rvps127"><span class="rvts186">Here in the above soft reset signal '</span><span class="rvts521">rst_sig1</span><span class="rvts186">', the type of the reset signal will be sync (by default) as its value is left empty while declaring the signal</span><span class="rvts521">.</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">Backward compatibility supported.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Exists in IDS version 6.4.24.0 and later, in RTL.</span></li>
</ul>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<p class="rvps72"><a name="reset_level"></a><span class="rvts246">reset_level</span></p>
<p class="rvps72"><span class="rvts246"><br/></span></p>
<p class="rvps2"><span class="rvts34">This property specifies the level of the reset for the registers.&nbsp;</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts35">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/reset_level/reset_level.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/reset_level/reset_level.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/reset_level/reset_level.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/reset_level/reset_level.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem5257.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem5258.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts370">property reset_level{type=string; component=addrmap|reg|field;};</span></p>
<p class="rvps2"><span class="rvts370">property chip{type=boolean; component=addrmap;};</span></p>
<p class="rvps2"><span class="rvts370">addrmap chip_Top{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; chip =true;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; addrmap Block1{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg Reg1{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;field{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;reset_level="low";</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;hw=rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sw=rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;}f1[31:16]=0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;field{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reset_level="high";</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; hw=rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; sw=rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;}f2[15:0]=0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;};Reg1 Reg1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; };Block1 Block1;</span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated Verilog Output</span></p>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<p class="rvps72"><span class="rvts469">module chipTop_ids (</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; // REGISTER : REG1 PORT SIGNAL</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; Block1_idsReg1_enb,</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; Block1_idsReg1_f2_in,</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; Block1_idsReg1_f2_in_enb,</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; Block1_idsReg1_f2_r,</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; Block1_idsReg1_f1_in,</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; Block1_idsReg1_f1_in_enb,</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; Block1_idsReg1_f1_r,</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; //APB signals</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; pclk, &nbsp; // Bus clock</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; presetn, &nbsp; // Reset</span></p>
<p class="rvps72"><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span></p>
<p class="rvps72"><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span></p>
<p class="rvps72"><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp;//APB signals</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; input pclk;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; input presetn;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; input psel;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; input penable;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; input pwrite;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; input [2 : 0] pprot;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; input [bus_width/8-1 : 0] pstrb;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; input [bus_width-1 : 0] pwdata;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; input [addr_width-1 : 0] paddr;</span></p>
<p class="rvps72"><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span></p>
<p class="rvps72"><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span></p>
<p class="rvps72"><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; wire [bus_width-1 : 0] reg_enb;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; wire clk;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; wire reset_l;</span></p>
<p class="rvps72"><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span></p>
<p class="rvps72"><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp;always @(posedge clk) &nbsp;begin</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; if (reset_l)</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_f2_q &lt;= 16'd0;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; else</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps72"><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span></p>
<p class="rvps72"><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span></p>
<p class="rvps72"><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span></p>
<p class="rvps72"><span class="rvts469"><br/></span></p>
<p class="rvps72"><span class="rvts246">Template view:</span></p>
<p class="rvps118"><span class="rvts246">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><img alt="" style="padding : 1px;" src="lib/NewItem1679.png"><span class="rvts246"> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><img alt="" style="padding : 1px;" src="lib/NewItem1683.png"></p>
<p class="rvps72"><span class="rvts487"><br/></span></p>
<p class="rvps72"><span class="rvts246">IDS-Excel</span></p>
<p class="rvps72"><span class="rvts487">&nbsp; &nbsp;</span><img alt="" style="width : 1257px; height : 472px; padding : 1px;" src="lib/NewItem1684.png"></p>
<p class="rvps72"><span class="rvts487">&nbsp;</span><img alt="" style="padding : 1px;" src="lib/NewItem1678.png"></p>
<h1 class="rvps106"><span class="rvts0"><span class="rvts352">Code view:</span></span></h1>
<p class="rvps2"><span class="rvts15">RTL:</span></p>
<p class="rvps2"><span class="rvts162"><br/></span></p>
<p class="rvps194"><span class="rvts501">always @(posedge clk or posedge reset_l) &nbsp; &nbsp; </span><span class="rvts1217">{reset_type=async} asynchronized ‘reset_l’</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; if (reset_l) &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts1217">{reset_level=high} make high to ‘reset_l’</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld1_q &nbsp;&lt;= 7'd0;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Reg1_Fld1_in_enb) &nbsp; // FLD1 : HW Write</span></p>
<p class="rvps28"><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1217">.</span></p>
<p class="rvps28"><span class="rvts1217"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1217">.</span></p>
<p class="rvps28"><span class="rvts1217">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .</span></p>
<p class="rvps194"><span class="rvts501">always @(posedge clk)&nbsp;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1217"> {hard_reset=false} removed ‘reset_l’</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; if (Reg1_Fld2_in_enb) &nbsp; // FLD2 : HW Write</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1217"> .</span></p>
<p class="rvps28"><span class="rvts1217">&nbsp; &nbsp; &nbsp; &nbsp; .</span></p>
<p class="rvps28"><span class="rvts1217">&nbsp; &nbsp; &nbsp; &nbsp; .</span></p>
<p class="rvps194"><span class="rvts501">always @(posedge clk or posedge Rst_sig1) &nbsp; &nbsp;</span><span class="rvts1217">{type=async} make ‘</span><span class="rvts1218">Rst_sig1’</span><span class="rvts1217"> asynchronized</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; if (Rst_sig1) &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1217">{resetsignal=Rst_sig1} add soft reset to circuit&nbsp;</span></p>
<p class="rvps28"><span class="rvts1217">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;{level=high} make ‘</span><span class="rvts1218">Rst_sig1’&nbsp;</span><span class="rvts1217"> high</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld3_q &nbsp;&lt;= D_val; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1217">{rtl.default=D_val} set default value for register</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; else if (!reset_l)</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld3_q &nbsp;&lt;= D_val;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Reg1_Fld3_in_enb) &nbsp; // FLD3 : HW Write</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts1217"> &nbsp;.</span></p>
<p class="rvps28"><span class="rvts1217">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .</span></p>
<p class="rvps28"><span class="rvts1217">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .</span></p>
<p class="rvps194"><span class="rvts501">always @(posedge clk or posedge Rst_sig2) &nbsp; </span><span class="rvts1217">{Rst_sig2.type=async} asynchronized ‘</span><span class="rvts1218">Rst_sig2</span><span class="rvts1217">’</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; if (Rst_sig2) &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1217">{resetsignal=Rst_sig1} add soft reset to circuit</span></p>
<p class="rvps493"><span class="rvts1217">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; {Rst_sig2.level=high} make ‘</span><span class="rvts1218">Rst_sig2</span><span class="rvts1217">’ high</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld4_q &nbsp;&lt;= 4'd0;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; else if (!reset_l)</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin&nbsp;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld4_q &nbsp;&lt;= 4'd0;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Reg1_Fld4_in_enb) &nbsp; // FLD4 : HW Write</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts1217"> &nbsp;.</span></p>
<p class="rvps28"><span class="rvts1217">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .</span></p>
<p class="rvps28"><span class="rvts1217">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .</span></p>
<p class="rvps194"><span class="rvts501">always @(posedge clk or negedge Rst_sig1)&nbsp;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; if (Rst_sig1) &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1217">{resetsignal=Rst_sig1: :async:low, Rst_sig2:12: : , Rst_sig3:15:sync:high}&nbsp;</span></p>
<p class="rvps28"><span class="rvts1217">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;add soft reset signal with its corresponding values, type and level</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld5_q &nbsp;&lt;= 6'd0;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end&nbsp;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; else if (!Rst_sig2)</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld5_q &nbsp;&lt;= 6'b1100;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end&nbsp;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; else if (Rst_sig3)</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld5_q &nbsp;&lt;= 6'b1111;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; else if (!reset_l)</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld5_q &nbsp;&lt;= 6'd0;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Reg1_Fld5_in_enb) &nbsp; // FLD5 : HW Write</span></p>
<p class="rvps28"><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1217">.</span></p>
<p class="rvps28"><span class="rvts1217"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1217">.</span></p>
<p class="rvps28"><span class="rvts1217"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1217">.</span></p>
<p class="rvps194"><span class="rvts501">always @(posedge clk)&nbsp;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; if (!B2_R1_RST) &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts1217">{default_reset_name=B2_R1_RST} change reset name</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin&nbsp;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld_q &nbsp;&lt;= 32'd0;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; else if (!Rst_fld) &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts1217"> {field_reset=true} add soft reset to all field</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld_q &nbsp;&lt;= 32'd0;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Reg1_Fld_in_enb) &nbsp; // FLD : HW Write</span></p>
<p class="rvps28"><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1217">.</span></p>
<p class="rvps28"><span class="rvts1217"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1217">.</span></p>
<p class="rvps28"><span class="rvts1217"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1217">.</span></p>
<p class="rvps28"><span class="rvts639"><br/></span></p>
<p class="rvps28"><span class="rvts499">UVM:</span></p>
<p class="rvps28"><span class="rvts499"><br/></span></p>
<p class="rvps194"><span class="rvts501">virtual function void build();</span></p>
<p class="rvps28"><span class="rvts501"><br/></span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; this.Fld1 = uvm_reg_field::type_id::create("Fld1");</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; this.Fld2 = uvm_reg_field::type_id::create("Fld2");</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; this.Fld3 = uvm_reg_field::type_id::create("Fld3");</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; this.Fld4 = uvm_reg_field::type_id::create("Fld4");</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; this.Fld5 = uvm_reg_field::type_id::create("Fld5");</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; this.Fld6 = uvm_reg_field::type_id::create("Fld6");</span></p>
<p class="rvps28"><span class="rvts501"><br/></span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; this.Fld1.configure(this, 7, &nbsp;25, "RW", 0, 'd0, </span><span class="rvts1217">1</span><span class="rvts501">, 1, 0); &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; this.Fld2.configure(this, 6, &nbsp;19, "RW", 0, 'd0,</span><span class="rvts1217"> 1</span><span class="rvts501">, 1, 0); &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; this.Fld3.configure(this, 4, &nbsp;15, "RW", 0, 'd0, </span><span class="rvts1217">1</span><span class="rvts501">, 1, 0); &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; this.Fld4.configure(this, 4, &nbsp;6, "RW", 0, 'd0, </span><span class="rvts1217">1</span><span class="rvts501">, 1, 0);</span></p>
<p class="rvps28"><span class="rvts501"><br/></span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; Fld4.set_reset(0, "Rst_sig2");</span></p>
<p class="rvps28"><span class="rvts501"><br/></span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; this.Fld5.configure(this, 6, &nbsp;0, "RW", 0, 'd0, </span><span class="rvts1217">1</span><span class="rvts501">, 1, 0);</span></p>
<p class="rvps28"><span class="rvts501"><br/></span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; Fld5.set_reset(0, "Rst_sig1");</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; Fld5.set_reset(12, " Rst_sig2");</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; Fld5.set_reset(15, " Rst_sig3");</span></p>
<p class="rvps28"><span class="rvts501"><br/></span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; this.Fld6.configure(this, 5, &nbsp;10, "RW", 0, 'd0, </span><span class="rvts1217">0</span><span class="rvts501">, 1, 0); &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts1217">{has_reset=false} make ‘0’ has_reset bit</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; endfunction</span></p>
<p class="rvps28"><span class="rvts639"><br/></span></p>
<p class="rvps28"><span class="rvts639"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps28"><span class="rvts499">ARV™</span><a name="ARV reset"></a><span class="rvts499">: &nbsp; &nbsp;seq_pkg.sv:</span></p>
<p class="rvps28"><span class="rvts1216"><br/></span></p>
<p class="rvps28"><span class="rvts1216"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1216">.</span><span class="rvts1216"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1216">.</span><span class="rvts1216"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1216">.</span><span class="rvts1216"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1216">.</span></p>
<p class="rvps28"><span class="rvts1216"><br/></span></p>
<p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts502"> class uvm_arv_sw_reset_seq extends uvm_reg_sequence#(uvm_sequence#(uvm_reg_item));</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; `uvm_object_utils(uvm_arv_sw_reset_seq)</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; uvm_reg regs[$];</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; uvm_reg_map maps[$];</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; config_object cfg;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; uvm_reg_data_t val;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; function new(string name ="uvm_arv_sw_reset_seq");</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; super.new(name);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; endfunction</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; task body();</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (model == null) &nbsp;begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_error("arv_reset_seq", "No register model specified to run sequence on")</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; return;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if(!uvm_config_db #(config_object)::get(m_sequencer,"","cfg",cfg)) begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_fatal("CONFIG", "config object not found");</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; cfg.Block1_hif.Rst_sig1 &nbsp;&lt;= &nbsp;1'b1;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; cfg.Block1_hif.Rst_sig1 &nbsp;&lt;= &nbsp;1'b0;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; cfg.Block1_hif.Rst_sig1 &nbsp;&lt;= &nbsp;1'b1;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // RegModel &nbsp;SW Reset</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; model.reset("Rst_sig1");</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; model.get_maps(maps);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // Iterate over all maps defined for the RegModel block</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; foreach (maps[d])</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // Iterate over all registers in the map,</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; regs.delete();</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; maps[d].get_registers(regs);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; foreach (regs[i])</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; uvm_status_e status;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_info(get_type_name(),$sformatf("Verifying reset value of register %s in map \"%s\"...",regs[i].get_full_name(), maps[d].get_full_name()), UVM_LOW);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; regs[i].mirror(status, UVM_CHECK, UVM_FRONTDOOR, maps[d], this); &nbsp;//reset value on register</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (status != UVM_IS_OK)</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_error(get_type_name(),$sformatf("Status was %s when reading reset value of register \"%s\" through map \"%s\".",status.name(), regs[i].get_full_name(), maps[d].get_full_name()));</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; cfg.Block1_hif.Rst_sig2 &nbsp;&lt;= &nbsp;1'b1;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; cfg.Block1_hif.Rst_sig2 &nbsp;&lt;= &nbsp;1'b0;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; cfg.Block1_hif.Rst_sig2 &nbsp;&lt;= &nbsp;1'b1;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // RegModel &nbsp;SW Reset</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; model.reset("Rst_sig2");</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; model.get_maps(maps);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // Iterate over all maps defined for the RegModel block</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; foreach (maps[d])</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // Iterate over all registers in the map,</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; regs.delete();</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; maps[d].get_registers(regs);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; foreach (regs[i])</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; uvm_status_e status;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_info(get_type_name(),$sformatf("Verifying reset value of register %s in map \"%s\"...",regs[i].get_full_name(), maps[d].get_full_name()), UVM_LOW);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; regs[i].mirror(status, UVM_CHECK, UVM_FRONTDOOR, maps[d], this); &nbsp;//reset value on register</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (status != UVM_IS_OK)</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_error(get_type_name(),$sformatf("Status was %s when reading reset value of register \"%s\" through map \"%s\".",status.name(), regs[i].get_full_name(), maps[d].get_full_name()));</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; cfg.Block1_hif.Rst_sig3 &nbsp;&lt;= &nbsp;1'b0;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; cfg.Block1_hif.Rst_sig3 &nbsp;&lt;= &nbsp;1'b1;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; cfg.Block1_hif.Rst_sig3 &nbsp;&lt;= &nbsp;1'b0;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // RegModel &nbsp;SW Reset</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; model.reset("Rst_sig3");</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; model.get_maps(maps);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // Iterate over all maps defined for the RegModel block</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; foreach (maps[d])</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // Iterate over all registers in the map,</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; regs.delete();</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; maps[d].get_registers(regs);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; foreach (regs[i])</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; uvm_status_e status;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_info(get_type_name(),$sformatf("Verifying reset value of register %s in map \"%s\"...",regs[i].get_full_name(), maps[d].get_full_name()), UVM_LOW);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; regs[i].mirror(status, UVM_CHECK, UVM_FRONTDOOR, maps[d], this); &nbsp;//reset value on register</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (status != UVM_IS_OK)</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_error(get_type_name(),$sformatf("Status was %s when reading reset value of register \"%s\" through map \"%s\".",status.name(), regs[i].get_full_name(), maps[d].get_full_name()));</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502"><br/></span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_info("ARV™:finishRESET","Soft RESET Individual test done",UVM_HIGH)</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; fork</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; cfg.Block1_hif.Rst_sig1 &nbsp;&lt;= &nbsp;1'b1;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; cfg.Block1_hif.Rst_sig1 &nbsp;&lt;= &nbsp;1'b0;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; cfg.Block1_hif.Rst_sig1 &nbsp;&lt;= &nbsp;1'b1;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // RegModel &nbsp;SW Reset</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; model.reset("Rst_sig1");</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; model.get_maps(maps);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // Iterate over all maps defined for the RegModel block</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; foreach (maps[d])</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // Iterate over all registers in the map,</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; regs.delete();</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; maps[d].get_registers(regs);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; foreach (regs[i])</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; uvm_status_e status;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_info(get_type_name(),$sformatf("Verifying reset value of register %s in map \"%s\"...",regs[i].get_full_name(), maps[d].get_full_name()), UVM_LOW);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; regs[i].mirror(status, UVM_CHECK, UVM_FRONTDOOR, maps[d], this); &nbsp;//reset value on register</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (status != UVM_IS_OK)</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_error(get_type_name(),$sformatf("Status was %s when reading reset value of register \"%s\" through map \"%s\".",status.name(), regs[i].get_full_name(), maps[d].get_full_name()));</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; cfg.Block1_hif.Rst_sig2 &nbsp;&lt;= &nbsp;1'b1;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; cfg.Block1_hif.Rst_sig2 &nbsp;&lt;= &nbsp;1'b0;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; cfg.Block1_hif.Rst_sig2 &nbsp;&lt;= &nbsp;1'b1;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // RegModel &nbsp;SW Reset</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; model.reset("Rst_sig2");</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; model.get_maps(maps);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // Iterate over all maps defined for the RegModel block</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; foreach (maps[d])</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // Iterate over all registers in the map,</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; regs.delete();</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; maps[d].get_registers(regs);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; foreach (regs[i])</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; uvm_status_e status;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_info(get_type_name(),$sformatf("Verifying reset value of register %s in map \"%s\"...",regs[i].get_full_name(), maps[d].get_full_name()), UVM_LOW);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; regs[i].peek(status, val, .parent(this)); &nbsp;//reset value on register</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (status != UVM_IS_OK)</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_error(get_type_name(),$sformatf("Status was %s when reading reset value of register \"%s\" through map \"%s\".",status.name(), regs[i].get_full_name(), maps[d].get_full_name()));</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; cfg.Block1_hif.Rst_sig3 &nbsp;&lt;= &nbsp;1'b0;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; cfg.Block1_hif.Rst_sig3 &nbsp;&lt;= &nbsp;1'b1;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; @(cfg.propif.mck);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; cfg.Block1_hif.Rst_sig3 &nbsp;&lt;= &nbsp;1'b0;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // RegModel &nbsp;SW Reset</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; model.reset("Rst_sig3");</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; model.get_maps(maps);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // Iterate over all maps defined for the RegModel block</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; foreach (maps[d])</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // Iterate over all registers in the map,</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; regs.delete();</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; maps[d].get_registers(regs);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; foreach (regs[i])</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; uvm_status_e status;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_info(get_type_name(),$sformatf("Verifying reset value of register %s in map \"%s\"...",regs[i].get_full_name(), maps[d].get_full_name()), UVM_LOW);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; regs[i].peek(status, val, .parent(this)); &nbsp;//reset value on register</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (status != UVM_IS_OK)</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_error(get_type_name(),$sformatf("Status was %s when reading reset value of register \"%s\" through map \"%s\".",status.name(), regs[i].get_full_name(), maps[d].get_full_name()));</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; join</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_info("ARV™:finishRESET","Soft RESET Simultaneous test done",UVM_HIGH)</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; endtask: body</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; endclass</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; class uvm_arv_reset_seq extends uvm_reg_sequence#(uvm_sequence#(uvm_reg_item));</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; `uvm_object_utils(uvm_arv_reset_seq)</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; uvm_reg regs[$];</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; topseqr v_seqr;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; function new(string name ="uvm_arv_reset_seq");</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; super.new(name);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; endfunction</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; task body();</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; uvm_arv_sw_reset_seq sw_reset_seq; &nbsp; &nbsp; &nbsp; &nbsp; // Soft Reset</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if(!$cast(v_seqr, m_sequencer)) begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_error(get_full_name(),"Virtual sequencer pointer cast failed");</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (model == null) &nbsp;begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_error("arv_reset_seq", "No register model specified to run sequence on")</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; return;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; //Soft Reset</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; sw_reset_seq = uvm_arv_sw_reset_seq ::type_id::create("sw_reset_seq");</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; sw_reset_seq.model = model;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; sw_reset_seq.start(m_sequencer, this);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; //DUT Reset</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reset_all(this, v_seqr.ambaahb_seqr);</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // RegModel Reset</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; model.reset();</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; `uvm_info("finishRESET","RESET done",UVM_HIGH)</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp; endtask: body</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; endclass</span></p>
<p class="rvps28"><span class="rvts502"><br/></span></p>
<p class="rvps28"><a name="RESET_SIGNAL_IPXACT"></a><span class="rvts502"><br/></span></p>
<p class="rvps28"><span class="rvts1219">Reset Signal In IP-XACT Output</span></p>
<p class="rvps28"><span class="rvts1219"><br/></span></p>
<p class="rvps8"><span class="rvts34">To support Reset Types(Soft Reset and Hard Reset) in IP-XACT output.&nbsp;If a register has multiple fields and those fields are assigned with multiple resets(hard reset and soft reset).</span></p>
<p class="rvps8"><span class="rvts34">The idea is to create a register reset value and mask for each of the reset in IP-XACT vendorExtension.</span></p>
<p class="rvps8"><span class="rvts35">Example: </span><span class="rvts34">Below are the examples/Prototype of input files and the output IP-XACT files with reset types.</span></p>
<p class="rvps58"><span class="rvts34">1. In the below example block ”blockA” is containing a register “regA” with fields FA, FB, FC, FD, FE.</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 40px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps33 noindent"><span class="rvts34">Field FA, FC, FD, FE containing the property “resetsignal=SoftReset”.</span></li>
 <li class="rvps12 noindent"><span class="rvts34">Field FB containing the property “hard_reset=false” which will remove the hard reset functionality from the field.</span></li>
 <li class="rvps12 noindent"><span class="rvts34">So, the register has two reset types one is hard reset(default) and soft reset with signal “SoftReset”</span></li>
 <li class="rvps494 noindent"><span class="rvts34">Hard reset is removed from the field “FB” then the field “FB” will be masked out from&nbsp; the register “regA” hard reset “reset_l” mask and serset value.&nbsp;</span></li>
</ul>
<p class="rvps494"><span class="rvts34">2. After Masking out the “FB” the reset mask will be :&nbsp; 0xFE0FFFFF and reset value will be : 0x000182C9</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 40px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps58 noindent"><span class="rvts34">Reset signal property applies soft reset functionality to a field. The field “FB” in register “regA” is not applied with this property and will be masked out. The reset value will be&nbsp; “0x000182C9” and mask 0xFE0FFFFF</span></li>
</ul>
<p class="rvps58"><span class="rvts35">IDS-Excel</span></p>
<p class="rvps162"><img alt="" style="padding : 1px;" src="lib/NewItem3960.png"></p>
<p class="rvps28"><span class="rvts1219"><br/></span></p>
<p class="rvps28"><span class="rvts143">SystemRDL</span></p>
<p class="rvps28"><span class="rvts1219"><br/></span></p>
<p class="rvps12"><span class="rvts370">property hard_reset {type =boolean; component = reg | field ; };</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">addrmap blockA {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;name&nbsp; = "reset_types Address Map";</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// Signals</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;signal { activelow; sync; signalwidth = 1;&nbsp; desc= " This signal is sync and activelow"; } Soft_Reset;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;reg regA {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;resetsignal = Soft_Reset;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} FA[31:25] = 7'h0;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hard_reset = false ;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} FB[24:20] = 5'h17;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;resetsignal = Soft_Reset;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} FC[19:13] = 7'h0C;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;resetsignal = Soft_Reset;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} FD[12:6] = 7'h0B;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;resetsignal = Soft_Reset;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} FE[5:0] = 6'h09;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;};</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;regA regA @0x0;</span></p>
<p class="rvps12"><span class="rvts370">};</span></p>
<p class="rvps12"><span class="rvts34">&nbsp;</span></p>
<p class="rvps58"><span class="rvts35">Generated IP-XACT Output:</span></p>
<p class="rvps12"><span class="rvts370">&lt;spirit:register&gt;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;………</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;………</span></p>
<p class="rvps495"><span class="rvts370">&lt;spirit:vendorExtensions&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:resets&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:reset&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:name&gt;reset_l&lt;/vendorExtensions:name&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:value&gt;0x000182C9&lt;/vendorExtensions:value&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:mask&gt;0xFE0FFFFF&lt;/vendorExtensions:mask&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/vendorExtensions:reset&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:reset&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:name&gt;Soft_Reset&lt;/vendorExtensions:name&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:value&gt;0x000182C9&lt;/vendorExtensions:value&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:mask&gt;0xFE0FFFFF&lt;/vendorExtensions:mask&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/vendorExtensions:reset&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/vendorExtensions:resets&gt;</span></p>
<p class="rvps496"><span class="rvts370">&lt;/spirit:vendorExtensions&gt;</span></p>
<p class="rvps12"><span class="rvts370">&lt;spirit:register&gt;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps58"><span class="rvts34">2. In the below example block ”blockA” is containing a register “regA” with fields FA, FB, FC, FD, FE.</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 40px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps33 noindent"><span class="rvts34">Field FA, FC, FD, FE containing the property “resetsignal=SoftReset”.</span></li>
 <li class="rvps12 noindent"><span class="rvts34">So, the register has two reset types one is hard reset(default) and soft reset with signal “SoftReset”</span></li>
 <li class="rvps12 noindent"><span class="rvts34">Hard reset is applied by default to all fields of register “regA” with signal “reset_l”. After Masking out the “FB” the mask will be: 0xFFFFFFFF and reset value will be: 0x017182C9</span></li>
 <li class="rvps494 noindent"><span class="rvts34">Reset signal property applies soft reset functionality to a field. The field “FB” in&nbsp;register “regA” is not applied with this property and will be masked out. The reset value will be “0x000182C9” and mask 0xFE0FFFFF</span></li>
</ul>
<p class="rvps494"><span class="rvts35">IDS-Excel</span></p>
<p class="rvps150"><img alt="" style="padding : 1px;" src="lib/NewItem3962.png"></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts370">addrmap blockA {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;name&nbsp; = "reset_types Address Map";</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// Signals</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;signal { activelow; sync; signalwidth = 1;&nbsp; desc= " This signal is sync and activelow with width 1"; } Soft_Reset;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;reg regA {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;resetsignal = Soft_Reset;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} FA[31:25] = 7'h0;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} FB[24:20] = 5'h17;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;resetsignal = Soft_Reset;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} FC[19:13] = 7'h0C;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;resetsignal = Soft_Reset;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} FD[12:6] = 7'h0B;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;resetsignal = Soft_Reset;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} FE[5:0] = 6'h09;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;};</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;regA regA @0x0;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">};</span><span class="rvts34">&nbsp;</span></p>
<p class="rvps58"><span class="rvts35">Generated IP-XACT Output:</span></p>
<p class="rvps12"><span class="rvts370">&lt;spirit:register&gt;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;………</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;………</span></p>
<p class="rvps495"><span class="rvts370">&lt;spirit:vendorExtensions&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:resets&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:reset&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:name&gt;reset_l&lt;/vendorExtensions:name&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:value&gt;0x017182C9&lt;/vendorExtensions:value&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:mask&gt;0xFFFFFFFF&lt;/vendorExtensions:mask&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/vendorExtensions:reset&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:reset&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:name&gt;Soft_Reset&lt;/vendorExtensions:name&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:value&gt;0x000182C9&lt;/vendorExtensions:value&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:mask&gt;0xFE0FFFFF&lt;/vendorExtensions:mask&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/vendorExtensions:reset&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/vendorExtensions:resets&gt;</span></p>
<p class="rvps496"><span class="rvts370">&lt;/spirit:vendorExtensions&gt;</span></p>
<p class="rvps12"><span class="rvts370">&lt;spirit:register&gt;</span></p>
<p class="rvps12"><span class="rvts1220"><br/></span></p>
<p class="rvps58"><span class="rvts34">3. In the below example block ”blockA” is containing a register “regA” with fields FA, FB, FC, FD, FE.</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 40px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps33 noindent"><span class="rvts34">Field FA, FC, FE containing the property “resetsignal=ResetA”.</span></li>
 <li class="rvps12 noindent"><span class="rvts34">Field FB contains the property “hard_reset=false” which will remove the hard reset functionality from the field.</span></li>
 <li class="rvps12 noindent"><span class="rvts34">Field FA, FE containing the property “resetsignal=ResetB” with default value 12 and 45.</span></li>
 <li class="rvps12 noindent"><span class="rvts34">Hard reset is removed from the field “FB” then the field “FB” will be masked out from&nbsp; the register “regA” hard reset “reset_l” mask and serset value. After Masking out the “FB” the mask will be :&nbsp; 0xFE0FFFFF and reset value will be : 0x000182C9</span></li>
 <li class="rvps12 noindent"><span class="rvts34">There are two reset Signals used in “resetsignal” property for fields FA and FE. The reset value for ResetA will be the same as specified as the default value in the field but for the ResetB the default value will be changed as specified in the property. For field “FA” the reset value will be 12 and for “FE” reset value will be 45 for reset signal “ResetB”.&nbsp;</span></li>
 <li class="rvps12 noindent"><span class="rvts34">The fields “FB” and “FD” in&nbsp; register “regA” are not applied with this property “resetsignal=ResetA”&nbsp; and will be masked out from the Reset value and Mask. The RESET VALUE for “ResetA” signal will be “</span><span class="rvts36">0x00018009</span><span class="rvts34">” and MASK “</span><span class="rvts36">0xFE0FE03F”.&nbsp;</span></li>
 <li class="rvps494 noindent"><span class="rvts34">The fields “FB”, “FC” and “FD” in&nbsp; register “regA” are not applied with this property “resetsignal=ResetB”&nbsp; and will be masked out from the Reset value and Mask. The RESET VALUE for </span><span class="rvts36">“ResetB” will be “0x180000ED” and MASK “0xFE00003F”.</span></li>
</ul>
<p class="rvps58"><span class="rvts35">IDS-Excel:</span></p>
<p class="rvps498"><span class="rvts34">&nbsp;</span><img alt="" style="padding : 1px;" src="lib/NewItem3963.png"></p>
<p class="rvps2"><span class="rvts35">SystemRDL:</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps12"><span class="rvts370">property hard_reset {type =boolean; component = reg | field ; };</span></p>
<p class="rvps12"><span class="rvts370">property IDS_resetsignal { type = string; component = reg | field; };</span></p>
<p class="rvps12"><span class="rvts370">addrmap blockA {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;name&nbsp; = "blockA Address Map";</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// Signals</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;signal { activelow; sync; signalwidth = 1;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;desc= " This signal is sync and activelow with width 1"; } ResetA;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;signal { activelow; sync; signalwidth = 1;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;desc= " This signal is sync and activelow with width 1"; } ResetB;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;reg regA {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDS_resetsignal = “ResetA,ResetB:12”;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} FA[31:25] = 7'h0;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hard_reset = false ;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} FB[24:20] = 5'h17;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;resetsignal = ResetA;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} FC[19:13] = 7'h0C;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} FD[12:6] = 7'h0B;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDS_resetsignal = “ResetA,ResetB:45”;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} FE[5:0] = 6'h09;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;};</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;regA regA @0x0;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;};</span></p>
<p class="rvps58"><span class="rvts34">&nbsp;</span><span class="rvts35">Generated IP-XACT Output:</span></p>
<p class="rvps12"><span class="rvts370">&lt;spirit:register&gt;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;………</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;………</span></p>
<p class="rvps495"><span class="rvts370">&lt;spirit:vendorExtensions&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:resets&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:reset&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:name&gt;reset_l&lt;/vendorExtensions:name&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:value&gt;</span><span class="rvts430">0x000182C9</span><span class="rvts370">&lt;/vendorExtensions:value&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:mask&gt;0xFE0FFFFF&lt;/vendorExtensions:mask&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/vendorExtensions:reset&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:reset&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:name&gt;ResetA&lt;/vendorExtensions:name&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:value&gt;</span><span class="rvts430">0x00018009</span><span class="rvts370">&lt;/vendorExtensions:value&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:mask&gt;</span><span class="rvts430">0xFE0FE03F</span><span class="rvts370">&lt;/vendorExtensions:mask&gt;</span></p>
<p class="rvps495"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/vendorExtensions:reset&gt;</span></p>
<p class="rvps497"><span class="rvts370">&lt;vendorExtensions:reset&gt;</span></p>
<p class="rvps497"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:name&gt;ResetB&lt;/vendorExtensions:name&gt;</span></p>
<p class="rvps497"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:value&gt;</span><span class="rvts430">0x1800002D</span><span class="rvts370">&lt;/vendorExtensions:value&gt;</span></p>
<p class="rvps497"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;vendorExtensions:mask&gt;</span><span class="rvts430">0xFE00003F</span><span class="rvts370">&lt;/vendorExtensions:mask&gt;</span></p>
<p class="rvps497"><span class="rvts370">&nbsp;&lt;/vendorExtensions:reset&gt;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&lt;/vendorExtensions:resets&gt;</span></p>
<p class="rvps496"><span class="rvts370">&lt;/spirit:vendorExtensions&gt;</span></p>
<p class="rvps12"><span class="rvts370">&lt;spirit:register&gt;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><a name="Multiple"></a><span class="rvts14"><br/></span></p>
<h1 class="rvps106"><span class="rvts0"><span class="rvts352">Multiple Reset Value for Register Fields(</span></span><span class="rvts0"><span class="rvts1165">Concatenation operator</span></span><span class="rvts0"><span class="rvts352">)</span></span></h1>
<p class="rvps3"><span class="rvts15"><br/></span></p>
<p class="rvps28"><span class="rvts360">In case of repeating registers, if different “default” values of fields of each instance that register is to be specified, then following mechanisms can be used.</span></p>
<p class="rvps28"><span class="rvts360"><br/></span></p>
<p class="rvps28"><span class="rvts360">See example below. MODE3 field is set to "2" in all repeating instances. MODE2 filed has each default value explicit specified for each of the 32 instances of the register field. MODE1 and MODE4 uses the concatenation operator which is the most compact and sophisticated method is IDS for specifying defaults.&nbsp;</span></p>
<p class="rvps28"><span class="rvts1204"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem1567.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps28"><span class="rvts499">NOTE:</span></p>
<p class="rvps28"><span class="rvts499"><br/></span></p>
<p class="rvps28"><span class="rvts360">Only three type of concatenation is supported in IDesignSpec™</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: '⮚ ';">
 <li class="rvps231 noindent"><span class="rvts360">Simple- &nbsp;2{3} = Default is 3 for first instance and 3 for second instance of field.</span></li>
 <li class="rvps231 noindent"><span class="rvts360">Level one- 5{1},27{0} = Default is 1 for first 5 instances and 0 for next 27 instances of field.</span></li>
 <li class="rvps231 noindent"><span class="rvts360">Level Two- 2{8{1},8{5}} = Default is 1 for first 0 to 7 and 16 to 23 instances. And 5 for 8 to 15 and 24 to 31 instances of field.</span></li>
</ul>
<p class="rvps28"><span class="rvts360">No parameter or enum is supported inside IDS concatenation operator.</span></p>
<p class="rvps28"><span class="rvts360"><br/></span></p>
<p class="rvps28"><span class="rvts499">As of version 6.4 the concatenation feature is only supported in Verilog and SV outputs.</span></p>
<h1 class="rvps106"><span class="rvts0"><span class="rvts1200">IDS Concatenation Operator</span></span></h1>
<p class="rvps28"><span class="rvts360"><br/></span></p>
<p class="rvps28"><span class="rvts360">In case of large repeat on registers and reg group, if user wants different “default” values of fields of each instance of that register and reg group, then user can use following methods of IDesignSpec™ for specifying the default value. &nbsp;</span></p>
<p class="rvps28"><span class="rvts360">&nbsp;</span></p>
<p class="rvps28"><span class="rvts360">The most compact and sophisticated method is IDS </span><span class="rvts1213">Concatenation </span><span class="rvts360">operator. The following example shows how to use IDS </span><span class="rvts670">Concatenation</span><span class="rvts1213"> </span><span class="rvts360">operator and other methods of specifying default values.&nbsp;</span></p>
<p class="rvps12"><span class="rvts6"><br/></span></p>
<p class="rvps143"><img alt="" style="padding : 1px;" src="lib/NewItem1710.png"></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps143"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts15">Note:</span><span class="rvts14"> The number of default values should be equal to the number of register and reg group together. One default value for each instance.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts392">Verilog Code</span><span class="rvts15">:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps12"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps12"><span class="rvts356">Input [reg_group_name_count*reg_group_name_reg_name_count*32-1: 0] reg_group_name_reg_name_F1_in ; &nbsp; &nbsp; &nbsp;// FIELD : F1</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts356">reg [reg_group_name_count*reg_group_name_reg_name_count*32-1: 0] reg_group_name_reg_name_F1_def = {32'd0,32'd0,32'd1,32'd1} ; &nbsp; &nbsp; &nbsp;// Multiple Reset Value Register : F1</span></p>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps12"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps12"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps12"><span class="rvts356">always @(posedge clk)</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_group_name_reg_name_F1_q[reg_group_name_i][reg_group_name_reg_name_i] &lt;= reg_group_name_reg_name_F1_def[(reg_group_name_i * reg_group_name_reg_name_count + reg_group_name_reg_name_i) *32+31 : &nbsp;(reg_group_name_i * reg_group_name_reg_name_count + reg_group_name_reg_name_i) *32 ];</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (reg_group_name_reg_name_F1_in_enb[reg_group_name_i * reg_group_name_reg_name_count + reg_group_name_reg_name_i]) &nbsp; // F1 : HW Write</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_group_name_reg_name_F1_q[reg_group_name_i][reg_group_name_reg_name_i] &lt;= reg_group_name_reg_name_F1_in[(reg_group_name_i * reg_group_name_reg_name_count + reg_group_name_reg_name_i) *32+31 : &nbsp;(reg_group_name_i * reg_group_name_reg_name_count + reg_group_name_reg_name_i) *32 ];</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">UVM code:</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">class top_block extends uvm_reg_block;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; `uvm_object_utils(top_block)</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // SECTION : REG_GROUP_NAME</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;</span><span class="rvts385"> localparam reg_group_name_count = 2;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // REGISTER : REG_NAME</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">localparam reg_group_name_reg_name_count = 2;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">localparam &nbsp;[reg_group_name_count*reg_group_name_reg_name_count*32-1 : 0] reg_group_name_reg_name_F1_def = {32'd0,32'd0,32'd1,32'd1} ; &nbsp; &nbsp; &nbsp;// Multiple Reset Value Register : F1</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; rand top_reg_group_name reg_group_name[2];</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span><span class="rvts356">&nbsp;</span><span class="rvts697"> &nbsp;</span><span class="rvts385">foreach (reg_group_name[reg_group_name_i])</span></p>
<p class="rvps2"><span class="rvts697">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">begin</span></p>
<p class="rvps2"><span class="rvts697"><br/></span></p>
<p class="rvps2"><span class="rvts697">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">foreach (reg_group_name[reg_group_name_i].reg_name[reg_group_name_reg_name_i])</span></p>
<p class="rvps2"><span class="rvts697">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">begin</span></p>
<p class="rvps2"><span class="rvts385"><br/></span></p>
<p class="rvps2"><span class="rvts697">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">reg_group_name[reg_group_name_i].reg_name[reg_group_name_reg_name_i].F1.set_reset(reg_group_name_reg_name_F1_def[(reg_group_name_i * reg_group_name_reg_name_count + reg_group_name_reg_name_i) *32 +:31 ]);</span></p>
<p class="rvps2"><span class="rvts697"><br/></span></p>
<p class="rvps2"><span class="rvts697">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">end</span></p>
<p class="rvps2"><span class="rvts697"><br/></span></p>
<p class="rvps2"><span class="rvts697">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">end</span></p>
<p class="rvps2"><span class="rvts385"><br/></span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><a name="Reset and initialization"></a><span class="rvts329">Reset and initialization:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts16">Power on Reset (PoR):</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts1205">The&nbsp;</span><span class="rvts1139">power-on reset</span><span class="rvts1205"> is an electronic device that detects the power applied to the system and generates a reset impulse that goes to the entire circuit placing it into a known state (idle). It is RC circuit, charging capacitor to control </span><span class="rvts1139">reset </span><span class="rvts1205">signal voltage.</span></p>
<p class="rvps2"><span class="rvts1205"><br/></span></p>
<p class="rvps2"><span class="rvts14">It is a technique to check, if all registers which have reset signal (soft reset), are reset. PoR brings the system from any state to normal state.</span></p>
<p class="rvps2"><span class="rvts1205"><br/></span></p>
<p class="rvps2"><span class="rvts1139">Why</span><span class="rvts1205">:</span></p>
<p class="rvps2"><span class="rvts1205"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">To provide constant voltage at </span><span class="rvts209">reset</span><span class="rvts186"> signal.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">To start the system in desired and error-less state.</span></li>
</ul>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<p class="rvps72"><span class="rvts235">Output Code(&lt;test_name&gt;.formal.sv)</span><span class="rvts209">:</span></p>
<p class="rvps72"><span class="rvts235"><br/></span></p>
<p class="rvps72"><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span></p>
<p class="rvps72"><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span></p>
<p class="rvps72"><span class="rvts469"><br/></span></p>
<p class="rvps72"><span class="rvts469">//Signals &nbsp;: SIGNALS</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; Rst_sig1,</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; Rst_sig2,</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; Rst_sig3,</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; D_val,</span></p>
<p class="rvps72"><span class="rvts469"><br/></span></p>
<p class="rvps72"><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span></p>
<p class="rvps72"><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span></p>
<p class="rvps72"><span class="rvts469"><br/></span></p>
<p class="rvps72"><span class="rvts469">//Signals &nbsp;: SIGNALS</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; // Desc: RST_SIG1</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; //</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; input Rst_sig1;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; input Rst_sig2;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; input Rst_sig3;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; input [3:0] D_val;</span></p>
<p class="rvps72"><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span></p>
<p class="rvps72"><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; property Block1_reset_high_async_check;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; (reset_l==1)</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; |=&gt;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; (Reg1_Fld1_q == 7'd0);</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; endproperty</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; property Block1_reset_low_posedge_sync_check;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; @(posedge clk) disable iff (!Rst_sig1 &amp;&amp; !Rst_sig2 &amp;&amp; Rst_sig3)</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; (reset_l==0)</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; |=&gt;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; (Reg1_Fld2_q == 6'd0 &amp;&amp; Reg1_Fld3_q == D_val &amp;&amp; Reg1_Fld4_q == 4'd0 &amp;&amp; Reg1_Fld5_q == 6'd0 &amp;&amp; Reg1_Fld6_q == 5'd0);</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; endproperty</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; property Block1_Rst_sig1_low_posedge_check;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; @(posedge clk) disable iff (!reset_l &amp;&amp; !Rst_sig2 &amp;&amp; Rst_sig3)</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; (Rst_sig1==0)</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; |-&gt; ##1</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; (Reg1_Fld3_q == D_val &amp;&amp; Reg1_Fld5_q == 6'd0);</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; endproperty</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; property Block1_Rst_sig2_low_posedge_check;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; @(posedge clk) disable iff (!reset_l &amp;&amp; !Rst_sig1 &amp;&amp; Rst_sig3)</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; (Rst_sig2==0)</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; |-&gt; ##1</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; (Reg1_Fld4_q == 4'd0 &amp;&amp; Reg1_Fld5_q == 12);</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; endproperty</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; property Block1_Rst_sig3_high_posedge_check;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; @(posedge clk) disable iff (!reset_l &amp;&amp; !Rst_sig1 &amp;&amp; !Rst_sig2)</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; (Rst_sig3==1)</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; |-&gt; ##1</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; (Reg1_Fld5_q == 15);</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; endproperty</span></p>
<p class="rvps72"><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span></p>
<p class="rvps72"><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span><span class="rvts469"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts469">.</span></p>
<p class="rvps72"><span class="rvts469"><br/></span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; Block1_reset_low_posedge_sync_check_assert : &nbsp;assert property (Block1_reset_low_posedge_sync_check) ;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; Block1_Rst_sig1_low_posedge_check_assert : &nbsp;assert property (Block1_Rst_sig1_low_posedge_check) ;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; Block1_Rst_sig2_low_posedge_check_assert : &nbsp;assert property (Block1_Rst_sig2_low_posedge_check) ;</span></p>
<p class="rvps72"><span class="rvts469">&nbsp; &nbsp; Block1_Rst_sig3_high_posedge_check_assert : &nbsp;assert property (Block1_Rst_sig3_high_posedge_check) ;</span></p>
<p class="rvps72"><span class="rvts469">endmodule</span></p>
<p class="rvps72"><span class="rvts469"><br/></span></p>
<p class="rvps72"><span class="rvts469"><br/></span></p>
<p class="rvps166"><span class="rvts27">Resetti</span><a name="Resetting"></a><span class="rvts27">ng a field to some other existing field/signal/parameter value&nbsp;</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts36">Any field can be reset with some other existing field/signal/parameter value through resetsignal property.</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts191">IDS-Word Input:</span></p>
<p class="rvps3"><img alt="" style="width : 560px; height : 449px; padding : 1px;" src="lib/NewItem4512.png"><span class="rvts523">&nbsp;</span></p>
<p class="rvps2"><span class="rvts191">SystemRDL Input:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts453">property ids_resetsignal { type=string ; component=field ;};</span></p>
<p class="rvps2"><span class="rvts453">addrmap block {</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;signal {activelow ;} Sig1;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;signal {activelow ;} Sig2;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;reg reg1 #(longint unsigned $P1=5){</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw=rw;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw=rw;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ids_resetsignal=</span><span class="rvts435">"Sig1:Sig2::high"</span><span class="rvts453">;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}F1[7:0];</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw=rw;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw=rw;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ids_resetsignal=</span><span class="rvts435">"Sig1:P1::high"</span><span class="rvts453">;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}F2[15:8];</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw=rw;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw=rw;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ids_resetsignal=</span><span class="rvts435">"Sig1:reg1.F4:sync::high"</span><span class="rvts453">;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}F3[22:16];</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw=rw;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw=rw;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}F4[24:23];</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw=rw;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw=rw;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ids_resetsignal=</span><span class="rvts435">"Sig1:0xA54::high"</span><span class="rvts453">;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}F5[31:25];</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;reg1 reg1;</span></p>
<p class="rvps2"><span class="rvts453">};</span></p>
<p class="rvps2"><span class="rvts453"><br/></span></p>
<p class="rvps2"><span class="rvts191">Input Spreadsheet:</span></p>
<p class="rvps2"><span class="rvts1181"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 866px; height : 340px; padding : 1px;" src="lib/NewItem4517.png"></p>
<p class="rvps2"><span class="rvts452"><br/></span></p>
<p class="rvps2"><span class="rvts191">Output Verilog:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts1221">&nbsp;</span><span class="rvts453">// FIELD&nbsp; : F1</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;// HW ACCESS&nbsp; : RW&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WIDTH : 8</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;// SW ACCESS&nbsp; : RW&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; OFFSET : 0</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;//-----------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;/*DESCRIPTION&nbsp; &nbsp; :</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;*/</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;always @(posedge clk)&nbsp; begin</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q &lt;= 8'd0;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;else if (Sig1)</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q &lt;=</span><span class="rvts435"> Sig2</span><span class="rvts453">;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts453"><br/></span></p>
<p class="rvps2"><span class="rvts453">// FIELD&nbsp; : F2</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;// HW ACCESS&nbsp; : RW&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WIDTH : 8</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;// SW ACCESS&nbsp; : RW&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; OFFSET : 8</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;//-----------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;/*DESCRIPTION&nbsp; &nbsp; :</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;*/</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;always @(posedge clk)&nbsp; begin</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F2_q &lt;= 8'd0;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;else if (Sig1)</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F2_q &lt;=</span><span class="rvts435"> P1</span><span class="rvts453">;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts453">&nbsp;// FIELD&nbsp; : F3</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;// HW ACCESS&nbsp; : RW&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WIDTH : 7</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;// SW ACCESS&nbsp; : RW&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; OFFSET : 16</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;//-----------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;/*DESCRIPTION&nbsp; &nbsp; :</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;*/</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;always @(posedge clk)&nbsp; begin</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F3_q &lt;= 7'd0;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;else if (Sig1)</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F3_q &lt;=</span><span class="rvts435"> Reg1_F4_q</span><span class="rvts453">;</span></p>
<p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/step-by-step-guides/how-to-generate-an-encrypted-password-protected-pdf-document/">Don't Let Unauthorized Users View Your PDFs: Learn How to Set Passwords</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

