// Seed: 2415920560
module module_0 #(
    parameter id_6 = 32'd71
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wor id_1;
  logic id_5;
  wire  _id_6;
  parameter id_7 = 1;
  logic [-1 'b0 : -1  -  id_6  &  -1] id_8;
  assign module_1.id_13 = 0;
  assign id_1 = 1;
  assign id_5 = id_2;
endmodule
module module_1 #(
    parameter id_1  = 32'd13,
    parameter id_12 = 32'd44
) (
    input wor id_0,
    output supply0 _id_1,
    output tri id_2,
    output wire id_3,
    output tri0 id_4,
    input wire id_5,
    input wand id_6,
    output uwire id_7,
    output uwire id_8,
    input tri id_9,
    output supply0 id_10,
    input tri0 id_11,
    input tri1 _id_12,
    input tri0 id_13,
    input supply1 id_14
);
  assign id_8 = -1;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16
  );
  logic [(  -1 'h0 ) : id_12  /  id_1] id_17 = -1;
endmodule
