********************************************************************
*
* Awb module specification
*
*******************************************************************/

%AWB_START

%name XUP TopLevel Wires
%desc XUP TopLevel Wires

%provides toplevel_wires

%public xup-TopLevelWires.bsv
%private xup.ucf xilinx.ut xilinx.xst xilinx.download

%param FPGA_PART     "xc2vp30-7-ff896" "FPGA Part ID"
%param FPGA_POSITION 3                 "FPGA Position (in Xilinx iMPACT)"

%AWB_END
