Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May  8 21:27:55 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  310         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (310)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (712)
5. checking no_input_delay (5)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (310)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: clock_debounce/out_clock_reg/Q (HIGH)

 There are 249 register/latch pins with no clock driven by root clock pin: clock_div/out_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pong_fsm_wrap/draw_wrap/Draw_Start_wrap/clock_sec/out_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (712)
--------------------------------------------------
 There are 712 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  736          inf        0.000                      0                  736           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           736 Endpoints
Min Delay           736 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.769ns  (logic 3.871ns (49.822%)  route 3.898ns (50.178%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=15, routed)          0.981     1.322    ssd_wrap/refresh_count[0]
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.113     1.435 r  ssd_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.601     2.036    ssd_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.239     2.275 r  ssd_wrap/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.317     4.591    ssd_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.178     7.769 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.769    ssd[6]
    R10                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.689ns  (logic 4.016ns (52.228%)  route 3.673ns (47.772%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=15, routed)          0.981     1.322    ssd_wrap/refresh_count[0]
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.113     1.435 r  ssd_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.733     2.168    ssd_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.239     2.407 r  ssd_wrap/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.960     4.366    ssd_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.323     7.689 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.689    ssd[4]
    K13                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.681ns  (logic 4.038ns (52.579%)  route 3.642ns (47.421%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=15, routed)          0.981     1.322    ssd_wrap/refresh_count[0]
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.113     1.435 r  ssd_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.601     2.036    ssd_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.237     2.273 r  ssd_wrap/ssd_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.061     4.333    ssd_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.347     7.681 r  ssd_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.681    ssd[7]
    T10                                                               r  ssd[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.459ns  (logic 3.876ns (51.966%)  route 3.583ns (48.034%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=15, routed)          0.981     1.322    ssd_wrap/refresh_count[0]
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.113     1.435 r  ssd_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.733     2.168    ssd_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.239     2.407 r  ssd_wrap/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.869     4.276    ssd_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.183     7.459 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.459    ssd[2]
    T11                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.354ns  (logic 3.854ns (52.412%)  route 3.499ns (47.588%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=15, routed)          0.981     1.322    ssd_wrap/refresh_count[0]
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.113     1.435 f  ssd_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.726     2.161    ssd_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.239     2.400 r  ssd_wrap/ssd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.793     4.192    ssd_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.161     7.354 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.354    ssd[0]
    H15                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.142ns  (logic 3.742ns (52.392%)  route 3.400ns (47.608%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=13, routed)          0.926     1.267    ssd_wrap/refresh_count[2]
    SLICE_X0Y103         LUT3 (Prop_lut3_I2_O)        0.111     1.378 r  ssd_wrap/anode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.474     3.852    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.290     7.142 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.142    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.932ns  (logic 3.995ns (57.629%)  route 2.937ns (42.371%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=15, routed)          0.981     1.322    ssd_wrap/refresh_count[0]
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.113     1.435 r  ssd_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.726     2.161    ssd_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.239     2.400 r  ssd_wrap/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.230     3.630    ssd_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.302     6.932 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.932    ssd[1]
    L18                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.908ns  (logic 3.941ns (57.054%)  route 2.967ns (42.946%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[1]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[1]/Q
                         net (fo=14, routed)          0.853     1.194    ssd_wrap/refresh_count[1]
    SLICE_X0Y88          LUT5 (Prop_lut5_I1_O)        0.095     1.289 f  ssd_wrap/ssd_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           0.615     1.904    ssd_wrap/ssd_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.247     2.151 r  ssd_wrap/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.499     3.650    ssd_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.258     6.908 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.908    ssd[5]
    K16                                                               r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.842ns  (logic 3.837ns (56.079%)  route 3.005ns (43.921%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[1]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[1]/Q
                         net (fo=14, routed)          0.853     1.194    ssd_wrap/refresh_count[1]
    SLICE_X0Y88          LUT5 (Prop_lut5_I1_O)        0.095     1.289 r  ssd_wrap/ssd_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           0.615     1.904    ssd_wrap/ssd_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.245     2.149 r  ssd_wrap/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.537     3.686    ssd_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.156     6.842 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.842    ssd[3]
    P15                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.767ns  (logic 3.614ns (53.406%)  route 3.153ns (46.594%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=15, routed)          0.981     1.322    ssd_wrap/refresh_count[0]
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.097     1.419 r  ssd_wrap/anode_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.172     3.591    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.176     6.767 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.767    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_porch/Sync_to_Count_wrap/row_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/row_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.186ns (71.471%)  route 0.074ns (28.529%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE                         0.000     0.000 r  sync_porch/Sync_to_Count_wrap/row_count_reg[5]/C
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_porch/Sync_to_Count_wrap/row_count_reg[5]/Q
                         net (fo=8, routed)           0.074     0.215    sync_porch/Sync_to_Count_wrap/row_count[5]
    SLICE_X1Y148         LUT6 (Prop_lut6_I3_O)        0.045     0.260 r  sync_porch/Sync_to_Count_wrap/row_count[8]_i_1__1/O
                         net (fo=1, routed)           0.000     0.260    sync_porch/Sync_to_Count_wrap/row_count[8]_i_1__1_n_0
    SLICE_X1Y148         FDRE                                         r  sync_porch/Sync_to_Count_wrap/row_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/Sync_to_Count_wrap/column_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/column_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.186ns (63.954%)  route 0.105ns (36.046%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE                         0.000     0.000 r  sync_porch/Sync_to_Count_wrap/column_count_reg[0]/C
    SLICE_X5Y146         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_porch/Sync_to_Count_wrap/column_count_reg[0]/Q
                         net (fo=9, routed)           0.105     0.246    sync_porch/Sync_to_Count_wrap/column_count[0]
    SLICE_X4Y146         LUT6 (Prop_lut6_I3_O)        0.045     0.291 r  sync_porch/Sync_to_Count_wrap/column_count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.291    sync_porch/Sync_to_Count_wrap/column_count[5]_i_1__1_n_0
    SLICE_X4Y146         FDRE                                         r  sync_porch/Sync_to_Count_wrap/column_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.327%)  route 0.112ns (37.673%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE                         0.000     0.000 r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[3]/C
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[3]/Q
                         net (fo=6, routed)           0.112     0.253    pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg_n_0_[3]
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.045     0.298 r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.298    pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count[5]_i_1__0_n_0
    SLICE_X10Y91         FDRE                                         r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_p2_down/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_p2_down/debounced_button_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.227ns (75.965%)  route 0.072ns (24.035%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE                         0.000     0.000 r  debounce_p2_down/FSM_sequential_state_reg[1]/C
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debounce_p2_down/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.072     0.200    debounce_p2_down/FSM_sequential_state_reg_n_0_[1]
    SLICE_X3Y95          LUT3 (Prop_lut3_I2_O)        0.099     0.299 r  debounce_p2_down/debounced_button_i_1__3/O
                         net (fo=1, routed)           0.000     0.299    debounce_p2_down/debounced_button_i_1__3_n_0
    SLICE_X3Y95          FDRE                                         r  debounce_p2_down/debounced_button_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p1_score_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/p1_score_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.227ns (75.604%)  route 0.073ns (24.396%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  pong_fsm_wrap/p1_score_reg[2]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pong_fsm_wrap/p1_score_reg[2]/Q
                         net (fo=5, routed)           0.073     0.201    pong_fsm_wrap/Q[2]
    SLICE_X1Y89          LUT6 (Prop_lut6_I3_O)        0.099     0.300 r  pong_fsm_wrap/p1_score[3]_i_2/O
                         net (fo=1, routed)           0.000     0.300    pong_fsm_wrap/p1_score[3]_i_2_n_0
    SLICE_X1Y89          FDRE                                         r  pong_fsm_wrap/p1_score_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/Sync_to_Count_wrap/column_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/column_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.910%)  route 0.119ns (39.090%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE                         0.000     0.000 r  sync_porch/Sync_to_Count_wrap/column_count_reg[1]/C
    SLICE_X5Y146         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_porch/Sync_to_Count_wrap/column_count_reg[1]/Q
                         net (fo=8, routed)           0.119     0.260    sync_porch/Sync_to_Count_wrap/column_count[1]
    SLICE_X4Y146         LUT4 (Prop_lut4_I2_O)        0.045     0.305 r  sync_porch/Sync_to_Count_wrap/column_count[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.305    sync_porch/Sync_to_Count_wrap/column_count[3]_i_1__1_n_0
    SLICE_X4Y146         FDRE                                         r  sync_porch/Sync_to_Count_wrap/column_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/Sync_to_Count_wrap/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/row_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.622%)  route 0.121ns (39.378%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE                         0.000     0.000 r  sync_porch/Sync_to_Count_wrap/row_count_reg[3]/C
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sync_porch/Sync_to_Count_wrap/row_count_reg[3]/Q
                         net (fo=8, routed)           0.121     0.262    sync_porch/Sync_to_Count_wrap/row_count[3]
    SLICE_X0Y147         LUT5 (Prop_lut5_I1_O)        0.045     0.307 r  sync_porch/Sync_to_Count_wrap/row_count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.307    sync_porch/Sync_to_Count_wrap/row_count[0]_i_1__1_n_0
    SLICE_X0Y147         FDRE                                         r  sync_porch/Sync_to_Count_wrap/row_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/Sync_to_Count_wrap/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/row_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.189ns (61.004%)  route 0.121ns (38.996%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y147         FDRE                         0.000     0.000 r  sync_porch/Sync_to_Count_wrap/row_count_reg[3]/C
    SLICE_X1Y147         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sync_porch/Sync_to_Count_wrap/row_count_reg[3]/Q
                         net (fo=8, routed)           0.121     0.262    sync_porch/Sync_to_Count_wrap/row_count[3]
    SLICE_X0Y147         LUT5 (Prop_lut5_I0_O)        0.048     0.310 r  sync_porch/Sync_to_Count_wrap/row_count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.310    sync_porch/Sync_to_Count_wrap/row_count[2]_i_1__1_n_0
    SLICE_X0Y147         FDRE                                         r  sync_porch/Sync_to_Count_wrap/row_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/ball_wrap/ball_x_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            pong_fsm_wrap/ball_wrap/previous_ball_x_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.164ns (52.934%)  route 0.146ns (47.066%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDSE                         0.000     0.000 r  pong_fsm_wrap/ball_wrap/ball_x_reg[4]/C
    SLICE_X6Y93          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  pong_fsm_wrap/ball_wrap/ball_x_reg[4]/Q
                         net (fo=8, routed)           0.146     0.310    pong_fsm_wrap/ball_wrap/Q[1]
    SLICE_X6Y92          FDSE                                         r  pong_fsm_wrap/ball_wrap/previous_ball_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.209ns (67.258%)  route 0.102ns (32.742%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[5]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[5]/Q
                         net (fo=31, routed)          0.102     0.266    pong_fsm_wrap/VGA_Sync_to_Count_wrap/Q[1]
    SLICE_X11Y91         LUT6 (Prop_lut6_I4_O)        0.045     0.311 r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.311    pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count[8]_i_1__0_n_0
    SLICE_X11Y91         FDRE                                         r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[8]/D
  -------------------------------------------------------------------    -------------------





