// Seed: 891006179
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    input supply1 id_3
);
  always force id_5 = 1;
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri id_2,
    input tri0 id_3,
    input wand id_4,
    output tri0 id_5,
    input wand id_6,
    input wire id_7,
    input uwire id_8,
    output supply1 id_9,
    input supply0 id_10,
    output wor id_11,
    input wire id_12,
    input supply0 id_13,
    input wor id_14,
    input tri0 id_15,
    input tri1 id_16,
    input tri0 id_17,
    output tri id_18
);
  timeunit 1ps;
  wire id_20;
  module_0(
      id_15, id_1, id_6, id_4
  );
endmodule
