// Seed: 280511554
module module_0 (
    output wor id_0,
    output wor id_1,
    input supply1 id_2,
    input wire id_3,
    input tri1 id_4
);
  id_6(
      id_1, id_3
  );
  supply1 id_8;
  id_9(
      .id_0((1'd0)), .id_1(id_1), .id_2(id_8 == 1), .id_3(id_2 - id_7), .id_4(1)
  );
endmodule
module module_1 (
    output tri1 id_0,
    output logic id_1,
    input supply1 id_2,
    output tri id_3,
    input wand id_4,
    input supply0 id_5,
    input wand id_6,
    input wor id_7
);
  wire id_9 = id_9;
  module_0(
      id_3, id_3, id_4, id_2, id_5
  );
  initial id_1 = #id_10 1;
endmodule
