

================================================================
== Vivado HLS Report for 'GapJunctionIP'
================================================================
* Date:           Thu Jan  9 23:44:30 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        solution
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.00|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |  193|  50245079|  194|  50245080|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+----------+-----+----------+----------+
        |                    |         |     Latency    |    Interval    | Pipeline |
        |      Instance      |  Module | min |    max   | min |    max   |   Type   |
        +--------------------+---------+-----+----------+-----+----------+----------+
        |grp_execute_fu_148  |execute  |  189|  50245075|  116|  50245002| dataflow |
        +--------------------+---------+-----+----------+-----+----------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    213|
|FIFO             |        -|      -|       -|      -|
|Instance         |      142|     89|   15244|  18054|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    105|
|Register         |        -|      -|     559|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      142|     89|   15803|  18372|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       50|     40|      14|     34|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-------+-------+
    |            Instance            |            Module            | BRAM_18K| DSP48E|   FF  |  LUT  |
    +--------------------------------+------------------------------+---------+-------+-------+-------+
    |GapJunctionIP_AXILiteS_s_axi_U  |GapJunctionIP_AXILiteS_s_axi  |        0|      0|    150|    232|
    |grp_execute_fu_148              |execute                       |      142|     89|  15094|  17822|
    +--------------------------------+------------------------------+---------+-------+-------+-------+
    |Total                           |                              |      142|     89|  15244|  18054|
    +--------------------------------+------------------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |p_neg6_fu_261_p2                   |     -    |      0|  0|  32|           1|          32|
    |p_neg_fu_295_p2                    |     -    |      0|  0|  32|           1|          32|
    |tmp_5_fu_321_p2                    |     -    |      0|  0|  27|           1|          27|
    |tmp_8_fu_333_p2                    |     -    |      0|  0|  27|           1|          27|
    |tmp_s_fu_247_p2                    |     -    |      0|  0|  32|          32|          32|
    |input_V_data_0_load_A              |    and   |      0|  0|   1|           1|           1|
    |input_V_data_0_load_B              |    and   |      0|  0|   1|           1|           1|
    |output_V_data_1_load_A             |    and   |      0|  0|   1|           1|           1|
    |output_V_data_1_load_B             |    and   |      0|  0|   1|           1|           1|
    |output_V_tlast_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |output_V_tlast_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |input_V_data_0_state_cmp_full      |   icmp   |      0|  0|   1|           2|           1|
    |output_V_data_1_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |output_V_tlast_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |simConfig_BLOCK_NUMB_fu_338_p3     |  select  |      0|  0|  27|           1|          27|
    |simConfig_rowsToSimu_fu_326_p3     |  select  |      0|  0|  27|           1|          27|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 213|          50|         213|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |   1|          6|    1|          6|
    |ap_sync_grp_execute_fu_148_ap_ready  |   1|          2|    1|          2|
    |input_V_data_0_data_out              |  64|          2|   64|        128|
    |input_V_data_0_state                 |   2|          3|    2|          6|
    |output_V_data_1_data_out             |  32|          2|   32|         64|
    |output_V_data_1_state                |   2|          3|    2|          6|
    |output_V_tlast_V_1_data_out          |   1|          2|    1|          2|
    |output_V_tlast_V_1_state             |   2|          3|    2|          6|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 105|         23|  105|        220|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |FirstRow_0_data_reg                      |  32|   0|   32|          0|
    |FirstRow_0_vld_reg                       |   0|   0|    1|          1|
    |LastRow_0_data_reg                       |  32|   0|   32|          0|
    |LastRow_0_vld_reg                        |   0|   0|    1|          1|
    |ap_CS_fsm                                |   5|   0|    5|          0|
    |ap_reg_grp_execute_fu_148_ap_start       |   1|   0|    1|          0|
    |ap_sync_reg_grp_execute_fu_148_ap_ready  |   1|   0|    1|          0|
    |input_V_data_0_payload_A                 |  64|   0|   64|          0|
    |input_V_data_0_payload_B                 |  64|   0|   64|          0|
    |input_V_data_0_sel_rd                    |   1|   0|    1|          0|
    |input_V_data_0_sel_wr                    |   1|   0|    1|          0|
    |input_V_data_0_state                     |   2|   0|    2|          0|
    |output_V_data_1_payload_A                |  32|   0|   32|          0|
    |output_V_data_1_payload_B                |  32|   0|   32|          0|
    |output_V_data_1_sel_rd                   |   1|   0|    1|          0|
    |output_V_data_1_sel_wr                   |   1|   0|    1|          0|
    |output_V_data_1_state                    |   2|   0|    2|          0|
    |output_V_tlast_V_1_payload_A             |   1|   0|    1|          0|
    |output_V_tlast_V_1_payload_B             |   1|   0|    1|          0|
    |output_V_tlast_V_1_sel_rd                |   1|   0|    1|          0|
    |output_V_tlast_V_1_sel_wr                |   1|   0|    1|          0|
    |output_V_tlast_V_1_state                 |   2|   0|    2|          0|
    |simConfig_BLOCK_NUMB_reg_395             |  27|   0|   27|          0|
    |simConfig_rowBegin_V_reg_350             |  27|   0|   27|          0|
    |simConfig_rowEnd_V_reg_355               |  27|   0|   27|          0|
    |simConfig_rowsToSimu_reg_390             |  27|   0|   27|          0|
    |size_0_data_reg                          |  32|   0|   32|          0|
    |size_0_vld_reg                           |   0|   0|    1|          1|
    |size_read_reg_345                        |  32|   0|   32|          0|
    |tmp_10_reg_360                           |   1|   0|    1|          0|
    |tmp_11_reg_375                           |   1|   0|    1|          0|
    |tmp_6_reg_370                            |  27|   0|   27|          0|
    |tmp_7_reg_380                            |  27|   0|   27|          0|
    |tmp_9_reg_385                            |  27|   0|   27|          0|
    |tmp_reg_365                              |  27|   0|   27|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 559|   0|  562|          3|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------------+-----+-----+------------+------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |     AXILiteS     |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   GapJunctionIP  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   GapJunctionIP  | return value |
|interrupt               | out |    1| ap_ctrl_hs |   GapJunctionIP  | return value |
|input_V_data_TDATA      |  in |   64|    axis    |   input_V_data   |    pointer   |
|input_V_data_TVALID     |  in |    1|    axis    |   input_V_data   |    pointer   |
|input_V_data_TREADY     | out |    1|    axis    |   input_V_data   |    pointer   |
|output_r_TDATA          | out |   32|    axis    |   output_V_data  |    pointer   |
|output_r_TVALID         | out |    1|    axis    | output_V_tlast_V |    pointer   |
|output_r_TREADY         |  in |    1|    axis    | output_V_tlast_V |    pointer   |
|output_r_TLAST          | out |    1|    axis    | output_V_tlast_V |    pointer   |
+------------------------+-----+-----+------------+------------------+--------------+

