-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ip_handler_top_ip_handler_compute_ipv4_checksum is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ipDataMetaFifo_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    ipDataMetaFifo_empty_n : IN STD_LOGIC;
    ipDataMetaFifo_read : OUT STD_LOGIC;
    ipDataCheckFifo_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    ipDataCheckFifo_full_n : IN STD_LOGIC;
    ipDataCheckFifo_write : OUT STD_LOGIC;
    iph_subSumsFifoOut_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    iph_subSumsFifoOut_full_n : IN STD_LOGIC;
    iph_subSumsFifoOut_write : OUT STD_LOGIC );
end;


architecture behav of ip_handler_top_ip_handler_compute_ipv4_checksum is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv32_B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_E8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_E7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100111";
    constant ap_const_lv32_F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110111";
    constant ap_const_lv32_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001000";
    constant ap_const_lv32_10F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_107 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_118 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010000";
    constant ap_const_lv32_117 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010111";
    constant ap_const_lv32_128 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101000";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_127 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100111";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv32_138 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_137 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110111";
    constant ap_const_lv32_148 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001000";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_147 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000111";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv32_158 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_157 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010111";
    constant ap_const_lv32_168 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101000";
    constant ap_const_lv32_16F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_167 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100111";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv32_178 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_170 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110000";
    constant ap_const_lv32_177 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110111";
    constant ap_const_lv32_188 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001000";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_187 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000111";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv32_198 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011000";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv32_197 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010111";
    constant ap_const_lv32_1A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101000";
    constant ap_const_lv32_1AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100111";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv32_1B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110000";
    constant ap_const_lv32_1B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110111";
    constant ap_const_lv32_1C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001000";
    constant ap_const_lv32_1CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_1D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_1D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010000";
    constant ap_const_lv32_1D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_384_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_i_reg_4574 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_i_reg_4574_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cics_firstWord_load_reg_4698 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op638_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal cics_firstWord : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal cics_ip_sums_sum_V_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_10 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_11 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_12 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_13 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_14 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_15 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_16 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_17 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_18 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_19 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_20 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_21 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_22 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_23 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_24 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_25 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_26 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_27 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_28 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_29 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal ipDataMetaFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ipDataCheckFifo_blk_n : STD_LOGIC;
    signal iph_subSumsFifoOut_blk_n : STD_LOGIC;
    signal ipDataMetaFifo_read_reg_4578 : STD_LOGIC_VECTOR (1023 downto 0);
    signal tmp_last_V_reg_4647 : STD_LOGIC_VECTOR (0 downto 0);
    signal cics_firstWord_load_load_fu_1398_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln878_fu_1594_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_reg_4702 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_1_fu_1671_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_1_reg_4707 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_2_fu_1764_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_2_reg_4712 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_3_fu_1841_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_3_reg_4717 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_4_fu_1925_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_4_reg_4722 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_5_fu_2002_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_5_reg_4727 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_6_fu_2095_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_6_reg_4732 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_7_fu_2172_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_7_reg_4737 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_8_fu_2256_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_8_reg_4742 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_9_fu_2333_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_9_reg_4747 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_10_fu_2417_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_10_reg_4752 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_11_fu_2494_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_11_reg_4757 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_12_fu_2578_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_12_reg_4762 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_13_fu_2655_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_13_reg_4767 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_14_fu_2740_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_14_reg_4772 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_15_fu_2817_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_15_reg_4777 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_16_fu_2901_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_16_reg_4782 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_17_fu_2978_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_17_reg_4787 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_18_fu_3062_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_18_reg_4792 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_19_fu_3139_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_19_reg_4797 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_20_fu_3223_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_20_reg_4802 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_21_fu_3300_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_21_reg_4807 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_22_fu_3384_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_22_reg_4812 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_23_fu_3461_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_23_reg_4817 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_24_fu_3545_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_24_reg_4822 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_25_fu_3622_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_25_reg_4827 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_26_fu_3706_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_26_reg_4832 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_27_fu_3783_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_27_reg_4837 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_28_fu_3867_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_28_reg_4842 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_29_fu_3944_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_29_reg_4847 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_412 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_fu_1545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_423 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_436_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_433 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_446_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_443 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_1_fu_1715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_453 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_466_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_463 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_476_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_473 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_2_fu_1876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_483 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_496_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_493 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_506_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_503 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_3_fu_2046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_513 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_526_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_523 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_536_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_533 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_4_fu_2207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_543 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_556_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_553 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_566_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_563 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_5_fu_2368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_573 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_586_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_583 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_596_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_593 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_6_fu_2529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_603 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_616_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_613 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_626_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_623 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_2690_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_646_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_643 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_656_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_653 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_7_fu_2852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_663 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_676_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_673 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_686_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_683 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_8_fu_3013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_693 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_706_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_703 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_716_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_713 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_9_fu_3174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_723 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_736_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_733 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_746_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_743 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_10_fu_3335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_753 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_766_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_763 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_776_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_773 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_11_fu_3496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_783 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_796_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_793 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_806_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_803 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_12_fu_3657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_813 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_826_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_823 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_836_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_833 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_13_fu_3818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_843 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_856_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_853 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_866_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_863 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_firstWord_flag_1_i_phi_fu_877_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_firstWord_flag_1_i_reg_873 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_firstWord_flag_1_i_reg_873 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln566_fu_3953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_firstWord_new_1_i_phi_fu_888_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_firstWord_new_1_i_reg_884 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_flag_2_i_phi_fu_899_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_flag_2_i_reg_895 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_2_i_reg_895 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln566_1_fu_3959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_new_2_i_phi_fu_910_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_fu_3965_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_2_i_reg_906 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_new_1_i_phi_fu_921_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_1_fu_3973_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_1_i_reg_917 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_flag_1_i_phi_fu_932_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_flag_1_i_reg_928 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_1_i_reg_928 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln566_2_fu_3981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_new_1_i_phi_fu_943_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_2_fu_3987_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_1_i_reg_939 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_3_new_1_i_phi_fu_954_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_3_fu_3995_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_1_i_reg_950 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_4_flag_1_i_phi_fu_965_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_flag_1_i_reg_961 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_1_i_reg_961 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln566_3_fu_4003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_4_new_1_i_phi_fu_976_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_4_fu_4009_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_1_i_reg_972 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_5_new_1_i_phi_fu_987_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_5_fu_4017_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_1_i_reg_983 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_6_flag_1_i_phi_fu_998_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_flag_1_i_reg_994 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_1_i_reg_994 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln566_4_fu_4025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_6_new_1_i_phi_fu_1009_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_6_fu_4031_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_1_i_reg_1005 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_7_new_1_i_phi_fu_1020_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_7_fu_4039_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_1_i_reg_1016 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_8_flag_1_i_phi_fu_1031_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_flag_1_i_reg_1027 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_1_i_reg_1027 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln566_5_fu_4047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_8_new_1_i_phi_fu_1042_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_8_fu_4053_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_1_i_reg_1038 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_9_new_1_i_phi_fu_1053_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_9_fu_4061_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_1_i_reg_1049 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_10_flag_1_i_phi_fu_1064_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_10_flag_1_i_reg_1060 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_1_i_reg_1060 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln566_6_fu_4069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_10_new_1_i_phi_fu_1075_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_10_fu_4075_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_1_i_reg_1071 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_11_new_1_i_phi_fu_1086_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_11_fu_4083_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_1_i_reg_1082 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_12_flag_1_i_phi_fu_1097_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_12_flag_1_i_reg_1093 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_1_i_reg_1093 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln566_7_fu_4091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_12_new_1_i_phi_fu_1108_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_12_fu_4097_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_1_i_reg_1104 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_13_new_1_i_phi_fu_1119_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_13_fu_4105_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_1_i_reg_1115 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_14_flag_1_i_phi_fu_1130_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_14_flag_1_i_reg_1126 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_1_i_reg_1126 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln566_8_fu_4113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_14_new_1_i_phi_fu_1141_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_14_fu_4119_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_1_i_reg_1137 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_15_new_1_i_phi_fu_1152_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_15_fu_4127_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_1_i_reg_1148 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_16_flag_1_i_phi_fu_1163_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_16_flag_1_i_reg_1159 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_1_i_reg_1159 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln566_9_fu_4135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_16_new_1_i_phi_fu_1174_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_16_fu_4141_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_1_i_reg_1170 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_17_new_1_i_phi_fu_1185_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_17_fu_4149_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_1_i_reg_1181 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_18_flag_1_i_phi_fu_1196_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_18_flag_1_i_reg_1192 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_1_i_reg_1192 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln566_10_fu_4157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_18_new_1_i_phi_fu_1207_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_18_fu_4163_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_1_i_reg_1203 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_19_new_1_i_phi_fu_1218_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_19_fu_4171_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_1_i_reg_1214 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_20_flag_1_i_phi_fu_1229_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_20_flag_1_i_reg_1225 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_1_i_reg_1225 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln566_11_fu_4179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_20_new_1_i_phi_fu_1240_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_20_fu_4185_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_1_i_reg_1236 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_21_new_1_i_phi_fu_1251_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_21_fu_4193_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_1_i_reg_1247 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_22_flag_1_i_phi_fu_1262_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_22_flag_1_i_reg_1258 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_1_i_reg_1258 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln566_12_fu_4201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_22_new_1_i_phi_fu_1273_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_22_fu_4207_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_1_i_reg_1269 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_23_new_1_i_phi_fu_1284_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_23_fu_4215_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_1_i_reg_1280 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_24_flag_1_i_phi_fu_1295_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_24_flag_1_i_reg_1291 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_1_i_reg_1291 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln566_13_fu_4223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_24_new_1_i_phi_fu_1306_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_24_fu_4229_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_1_i_reg_1302 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_25_new_1_i_phi_fu_1317_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_25_fu_4237_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_1_i_reg_1313 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_26_flag_1_i_phi_fu_1328_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_26_flag_1_i_reg_1324 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_1_i_reg_1324 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln566_14_fu_4245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_26_new_1_i_phi_fu_1339_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_26_fu_4251_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_1_i_reg_1335 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_27_new_1_i_phi_fu_1350_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_27_fu_4259_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_1_i_reg_1346 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_28_flag_1_i_phi_fu_1361_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_28_flag_1_i_reg_1357 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_1_i_reg_1357 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln566_15_fu_4267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_28_new_1_i_phi_fu_1372_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_28_fu_4273_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_1_i_reg_1368 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_29_new_1_i_phi_fu_1383_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_29_fu_4281_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_1_i_reg_1379 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln674_1_fu_1534_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i_i_fu_1525_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_fu_1522_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_s_fu_1537_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_fu_1552_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_fu_1560_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_1566_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_fu_1574_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_30_fu_1578_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_fu_1556_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_fu_1584_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_fu_1590_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i189_i_fu_1612_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i188_i_fu_1603_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_fu_1621_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_1_fu_1629_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_1_fu_1637_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_3_fu_1643_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_1_fu_1651_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_31_fu_1655_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_1_fu_1633_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_1_fu_1661_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_1_fu_1667_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i192_i_fu_1689_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i191_i_fu_1680_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_1706_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_2_fu_1698_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_2_fu_1722_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_2_fu_1730_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_5_fu_1736_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_2_fu_1744_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_32_fu_1748_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_2_fu_1726_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_2_fu_1754_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_2_fu_1760_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i195_i_fu_1782_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i194_i_fu_1773_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_3_fu_1791_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_3_fu_1799_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_3_fu_1807_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_fu_1813_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_3_fu_1821_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_33_fu_1825_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_3_fu_1803_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_3_fu_1831_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_3_fu_1837_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i198_i_fu_1859_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i197_i_fu_1850_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_fu_1868_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_4_fu_1883_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_4_fu_1891_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_7_fu_1897_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_4_fu_1905_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_34_fu_1909_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_4_fu_1887_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_4_fu_1915_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_4_fu_1921_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i201_i_fu_1943_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i200_i_fu_1934_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_5_fu_1952_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_5_fu_1960_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_5_fu_1968_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_8_fu_1974_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_5_fu_1982_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_35_fu_1986_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_5_fu_1964_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_5_fu_1992_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_5_fu_1998_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i204_i_fu_2020_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i203_i_fu_2011_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_2037_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_6_fu_2029_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_6_fu_2053_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_6_fu_2061_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_10_fu_2067_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_6_fu_2075_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_36_fu_2079_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_6_fu_2057_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_6_fu_2085_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_6_fu_2091_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i207_i_fu_2113_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i206_i_fu_2104_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_7_fu_2122_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_7_fu_2130_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_7_fu_2138_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_11_fu_2144_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_7_fu_2152_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_37_fu_2156_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_7_fu_2134_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_7_fu_2162_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_7_fu_2168_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i210_i_fu_2190_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i209_i_fu_2181_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_8_fu_2199_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_8_fu_2214_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_8_fu_2222_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_12_fu_2228_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_8_fu_2236_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_38_fu_2240_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_8_fu_2218_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_8_fu_2246_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_8_fu_2252_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i213_i_fu_2274_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i212_i_fu_2265_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_9_fu_2283_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_9_fu_2291_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_9_fu_2299_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_13_fu_2305_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_9_fu_2313_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_39_fu_2317_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_9_fu_2295_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_9_fu_2323_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_9_fu_2329_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i216_i_fu_2351_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i215_i_fu_2342_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_10_fu_2360_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_10_fu_2375_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_10_fu_2383_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_14_fu_2389_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_10_fu_2397_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_40_fu_2401_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_10_fu_2379_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_10_fu_2407_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_10_fu_2413_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i219_i_fu_2435_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i218_i_fu_2426_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_11_fu_2444_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_11_fu_2452_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_11_fu_2460_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_15_fu_2466_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_11_fu_2474_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_41_fu_2478_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_11_fu_2456_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_11_fu_2484_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_11_fu_2490_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i222_i_fu_2512_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i221_i_fu_2503_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_12_fu_2521_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_12_fu_2536_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_12_fu_2544_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_16_fu_2550_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_12_fu_2558_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_42_fu_2562_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_12_fu_2540_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_12_fu_2568_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_12_fu_2574_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i225_i_fu_2596_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i224_i_fu_2587_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_13_fu_2605_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_13_fu_2613_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_13_fu_2621_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_17_fu_2627_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_13_fu_2635_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_43_fu_2639_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_13_fu_2617_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_13_fu_2645_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_13_fu_2651_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i228_i_fu_2673_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i227_i_fu_2664_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_14_fu_2682_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_14_fu_2698_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_14_fu_2706_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_19_fu_2712_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_14_fu_2720_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_44_fu_2724_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_14_fu_2702_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_14_fu_2730_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_14_fu_2736_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i231_i_fu_2758_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i230_i_fu_2749_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_15_fu_2767_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_15_fu_2775_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_15_fu_2783_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_20_fu_2789_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_15_fu_2797_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_45_fu_2801_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_15_fu_2779_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_15_fu_2807_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_15_fu_2813_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i234_i_fu_2835_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i233_i_fu_2826_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_16_fu_2844_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_16_fu_2859_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_16_fu_2867_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_21_fu_2873_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_16_fu_2881_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_46_fu_2885_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_16_fu_2863_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_16_fu_2891_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_16_fu_2897_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i237_i_fu_2919_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i236_i_fu_2910_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_17_fu_2928_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_17_fu_2936_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_17_fu_2944_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_22_fu_2950_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_17_fu_2958_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_47_fu_2962_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_17_fu_2940_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_17_fu_2968_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_17_fu_2974_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i240_i_fu_2996_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i239_i_fu_2987_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_18_fu_3005_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_18_fu_3020_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_18_fu_3028_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_23_fu_3034_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_18_fu_3042_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_48_fu_3046_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_18_fu_3024_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_18_fu_3052_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_18_fu_3058_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i243_i_fu_3080_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i242_i_fu_3071_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_19_fu_3089_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_19_fu_3097_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_19_fu_3105_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_24_fu_3111_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_19_fu_3119_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_49_fu_3123_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_19_fu_3101_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_19_fu_3129_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_19_fu_3135_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i246_i_fu_3157_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i245_i_fu_3148_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_20_fu_3166_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_20_fu_3181_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_20_fu_3189_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_25_fu_3195_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_20_fu_3203_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_50_fu_3207_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_20_fu_3185_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_20_fu_3213_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_20_fu_3219_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i249_i_fu_3241_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i248_i_fu_3232_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_21_fu_3250_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_21_fu_3258_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_21_fu_3266_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_26_fu_3272_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_21_fu_3280_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_51_fu_3284_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_21_fu_3262_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_21_fu_3290_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_21_fu_3296_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i252_i_fu_3318_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i251_i_fu_3309_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_22_fu_3327_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_22_fu_3342_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_22_fu_3350_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_27_fu_3356_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_22_fu_3364_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_52_fu_3368_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_22_fu_3346_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_22_fu_3374_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_22_fu_3380_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i255_i_fu_3402_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i254_i_fu_3393_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_23_fu_3411_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_23_fu_3419_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_23_fu_3427_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_28_fu_3433_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_23_fu_3441_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_53_fu_3445_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_23_fu_3423_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_23_fu_3451_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_23_fu_3457_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i258_i_fu_3479_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i257_i_fu_3470_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_24_fu_3488_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_24_fu_3503_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_24_fu_3511_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_fu_3517_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_24_fu_3525_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_54_fu_3529_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_24_fu_3507_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_24_fu_3535_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_24_fu_3541_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i261_i_fu_3563_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i260_i_fu_3554_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_25_fu_3572_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_25_fu_3580_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_25_fu_3588_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_30_fu_3594_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_25_fu_3602_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_55_fu_3606_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_25_fu_3584_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_25_fu_3612_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_25_fu_3618_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i264_i_fu_3640_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i263_i_fu_3631_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_26_fu_3649_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_26_fu_3664_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_26_fu_3672_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_31_fu_3678_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_26_fu_3686_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_56_fu_3690_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_26_fu_3668_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_26_fu_3696_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_26_fu_3702_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i267_i_fu_3724_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i266_i_fu_3715_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_27_fu_3733_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_27_fu_3741_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_27_fu_3749_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_32_fu_3755_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_27_fu_3763_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_57_fu_3767_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_27_fu_3745_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_27_fu_3773_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_27_fu_3779_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i270_i_fu_3801_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i269_i_fu_3792_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_28_fu_3810_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_28_fu_3825_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_28_fu_3833_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_33_fu_3839_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_28_fu_3847_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_58_fu_3851_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_28_fu_3829_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_28_fu_3857_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_28_fu_3863_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i273_i_fu_3885_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i272_i_fu_3876_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_29_fu_3894_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_29_fu_3902_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_29_fu_3910_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_34_fu_3916_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_29_fu_3924_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_59_fu_3928_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_29_fu_3906_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_29_fu_3934_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_29_fu_3940_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_16_i_fu_4475_p61 : STD_LOGIC_VECTOR (1008 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_83 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_cics_firstWord_flag_1_i_reg_873_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_firstWord_flag_1_i_reg_873 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_firstWord_flag_1_i_reg_873 <= ap_phi_reg_pp0_iter0_cics_firstWord_flag_1_i_reg_873;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_2_i_reg_895_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_2_i_reg_895 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_2_i_reg_895 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_flag_2_i_reg_895;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_1_i_reg_1060_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_1_i_reg_1060 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_1_i_reg_1060 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_10_flag_1_i_reg_1060;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_1_i_reg_1093_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_1_i_reg_1093 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_1_i_reg_1093 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_12_flag_1_i_reg_1093;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_1_i_reg_1126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_1_i_reg_1126 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_1_i_reg_1126 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_14_flag_1_i_reg_1126;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_1_i_reg_1159_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_1_i_reg_1159 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_1_i_reg_1159 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_16_flag_1_i_reg_1159;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_1_i_reg_1192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_1_i_reg_1192 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_1_i_reg_1192 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_18_flag_1_i_reg_1192;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_1_i_reg_1225_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_1_i_reg_1225 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_1_i_reg_1225 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_20_flag_1_i_reg_1225;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_1_i_reg_1258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_1_i_reg_1258 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_1_i_reg_1258 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_22_flag_1_i_reg_1258;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_1_i_reg_1291_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_1_i_reg_1291 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_1_i_reg_1291 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_24_flag_1_i_reg_1291;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_1_i_reg_1324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_1_i_reg_1324 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_1_i_reg_1324 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_26_flag_1_i_reg_1324;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_1_i_reg_1357_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_1_i_reg_1357 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_1_i_reg_1357 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_28_flag_1_i_reg_1357;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_1_i_reg_928_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_1_i_reg_928 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_1_i_reg_928 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_flag_1_i_reg_928;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_1_i_reg_961_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_1_i_reg_961 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_1_i_reg_961 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_flag_1_i_reg_961;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_1_i_reg_994_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_1_i_reg_994 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_1_i_reg_994 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_flag_1_i_reg_994;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_1_i_reg_1027_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_1_i_reg_1027 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_1_i_reg_1027 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_flag_1_i_reg_1027;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_firstWord_flag_1_i_phi_fu_877_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_firstWord <= ap_phi_mux_cics_firstWord_new_1_i_phi_fu_888_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_4574 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_firstWord_load_reg_4698 <= cics_firstWord;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_0_flag_2_i_phi_fu_899_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_0 <= ap_phi_mux_cics_ip_sums_sum_V_0_new_2_i_phi_fu_910_p4;
                cics_ip_sums_sum_V_1 <= ap_phi_mux_cics_ip_sums_sum_V_1_new_1_i_phi_fu_921_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_10_flag_1_i_phi_fu_1064_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_10 <= ap_phi_mux_cics_ip_sums_sum_V_10_new_1_i_phi_fu_1075_p4;
                cics_ip_sums_sum_V_11 <= ap_phi_mux_cics_ip_sums_sum_V_11_new_1_i_phi_fu_1086_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_12_flag_1_i_phi_fu_1097_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_12 <= ap_phi_mux_cics_ip_sums_sum_V_12_new_1_i_phi_fu_1108_p4;
                cics_ip_sums_sum_V_13 <= ap_phi_mux_cics_ip_sums_sum_V_13_new_1_i_phi_fu_1119_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_14_flag_1_i_phi_fu_1130_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_14 <= ap_phi_mux_cics_ip_sums_sum_V_14_new_1_i_phi_fu_1141_p4;
                cics_ip_sums_sum_V_15 <= ap_phi_mux_cics_ip_sums_sum_V_15_new_1_i_phi_fu_1152_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_16_flag_1_i_phi_fu_1163_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_16 <= ap_phi_mux_cics_ip_sums_sum_V_16_new_1_i_phi_fu_1174_p4;
                cics_ip_sums_sum_V_17 <= ap_phi_mux_cics_ip_sums_sum_V_17_new_1_i_phi_fu_1185_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_18_flag_1_i_phi_fu_1196_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_18 <= ap_phi_mux_cics_ip_sums_sum_V_18_new_1_i_phi_fu_1207_p4;
                cics_ip_sums_sum_V_19 <= ap_phi_mux_cics_ip_sums_sum_V_19_new_1_i_phi_fu_1218_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_2_flag_1_i_phi_fu_932_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_2 <= ap_phi_mux_cics_ip_sums_sum_V_2_new_1_i_phi_fu_943_p4;
                cics_ip_sums_sum_V_3 <= ap_phi_mux_cics_ip_sums_sum_V_3_new_1_i_phi_fu_954_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_20_flag_1_i_phi_fu_1229_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_20 <= ap_phi_mux_cics_ip_sums_sum_V_20_new_1_i_phi_fu_1240_p4;
                cics_ip_sums_sum_V_21 <= ap_phi_mux_cics_ip_sums_sum_V_21_new_1_i_phi_fu_1251_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_22_flag_1_i_phi_fu_1262_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_22 <= ap_phi_mux_cics_ip_sums_sum_V_22_new_1_i_phi_fu_1273_p4;
                cics_ip_sums_sum_V_23 <= ap_phi_mux_cics_ip_sums_sum_V_23_new_1_i_phi_fu_1284_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_24_flag_1_i_phi_fu_1295_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_24 <= ap_phi_mux_cics_ip_sums_sum_V_24_new_1_i_phi_fu_1306_p4;
                cics_ip_sums_sum_V_25 <= ap_phi_mux_cics_ip_sums_sum_V_25_new_1_i_phi_fu_1317_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_26_flag_1_i_phi_fu_1328_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_26 <= ap_phi_mux_cics_ip_sums_sum_V_26_new_1_i_phi_fu_1339_p4;
                cics_ip_sums_sum_V_27 <= ap_phi_mux_cics_ip_sums_sum_V_27_new_1_i_phi_fu_1350_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_28_flag_1_i_phi_fu_1361_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_28 <= ap_phi_mux_cics_ip_sums_sum_V_28_new_1_i_phi_fu_1372_p4;
                cics_ip_sums_sum_V_29 <= ap_phi_mux_cics_ip_sums_sum_V_29_new_1_i_phi_fu_1383_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_4_flag_1_i_phi_fu_965_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_4 <= ap_phi_mux_cics_ip_sums_sum_V_4_new_1_i_phi_fu_976_p4;
                cics_ip_sums_sum_V_5 <= ap_phi_mux_cics_ip_sums_sum_V_5_new_1_i_phi_fu_987_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_6_flag_1_i_phi_fu_998_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_6 <= ap_phi_mux_cics_ip_sums_sum_V_6_new_1_i_phi_fu_1009_p4;
                cics_ip_sums_sum_V_7 <= ap_phi_mux_cics_ip_sums_sum_V_7_new_1_i_phi_fu_1020_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_8_flag_1_i_phi_fu_1031_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_8 <= ap_phi_mux_cics_ip_sums_sum_V_8_new_1_i_phi_fu_1042_p4;
                cics_ip_sums_sum_V_9 <= ap_phi_mux_cics_ip_sums_sum_V_9_new_1_i_phi_fu_1053_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ipDataMetaFifo_read_reg_4578 <= ipDataMetaFifo_dout;
                tmp_last_V_reg_4647 <= ipDataMetaFifo_dout(576 downto 576);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln878_10_reg_4752 <= select_ln878_10_fu_2417_p3;
                select_ln878_11_reg_4757 <= select_ln878_11_fu_2494_p3;
                select_ln878_12_reg_4762 <= select_ln878_12_fu_2578_p3;
                select_ln878_13_reg_4767 <= select_ln878_13_fu_2655_p3;
                select_ln878_14_reg_4772 <= select_ln878_14_fu_2740_p3;
                select_ln878_15_reg_4777 <= select_ln878_15_fu_2817_p3;
                select_ln878_16_reg_4782 <= select_ln878_16_fu_2901_p3;
                select_ln878_17_reg_4787 <= select_ln878_17_fu_2978_p3;
                select_ln878_18_reg_4792 <= select_ln878_18_fu_3062_p3;
                select_ln878_19_reg_4797 <= select_ln878_19_fu_3139_p3;
                select_ln878_1_reg_4707 <= select_ln878_1_fu_1671_p3;
                select_ln878_20_reg_4802 <= select_ln878_20_fu_3223_p3;
                select_ln878_21_reg_4807 <= select_ln878_21_fu_3300_p3;
                select_ln878_22_reg_4812 <= select_ln878_22_fu_3384_p3;
                select_ln878_23_reg_4817 <= select_ln878_23_fu_3461_p3;
                select_ln878_24_reg_4822 <= select_ln878_24_fu_3545_p3;
                select_ln878_25_reg_4827 <= select_ln878_25_fu_3622_p3;
                select_ln878_26_reg_4832 <= select_ln878_26_fu_3706_p3;
                select_ln878_27_reg_4837 <= select_ln878_27_fu_3783_p3;
                select_ln878_28_reg_4842 <= select_ln878_28_fu_3867_p3;
                select_ln878_29_reg_4847 <= select_ln878_29_fu_3944_p3;
                select_ln878_2_reg_4712 <= select_ln878_2_fu_1764_p3;
                select_ln878_3_reg_4717 <= select_ln878_3_fu_1841_p3;
                select_ln878_4_reg_4722 <= select_ln878_4_fu_1925_p3;
                select_ln878_5_reg_4727 <= select_ln878_5_fu_2002_p3;
                select_ln878_6_reg_4732 <= select_ln878_6_fu_2095_p3;
                select_ln878_7_reg_4737 <= select_ln878_7_fu_2172_p3;
                select_ln878_8_reg_4742 <= select_ln878_8_fu_2256_p3;
                select_ln878_9_reg_4747 <= select_ln878_9_fu_2333_p3;
                select_ln878_reg_4702 <= select_ln878_fu_1594_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_i_reg_4574 <= tmp_i_nbreadreq_fu_384_p3;
                tmp_i_reg_4574_pp0_iter1_reg <= tmp_i_reg_4574;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln213_10_fu_2407_p2 <= std_logic_vector(unsigned(add_ln213_40_fu_2401_p2) + unsigned(trunc_ln691_10_fu_2379_p1));
    add_ln213_11_fu_2484_p2 <= std_logic_vector(unsigned(add_ln213_41_fu_2478_p2) + unsigned(trunc_ln691_11_fu_2456_p1));
    add_ln213_12_fu_2568_p2 <= std_logic_vector(unsigned(add_ln213_42_fu_2562_p2) + unsigned(trunc_ln691_12_fu_2540_p1));
    add_ln213_13_fu_2645_p2 <= std_logic_vector(unsigned(add_ln213_43_fu_2639_p2) + unsigned(trunc_ln691_13_fu_2617_p1));
    add_ln213_14_fu_2730_p2 <= std_logic_vector(unsigned(add_ln213_44_fu_2724_p2) + unsigned(trunc_ln691_14_fu_2702_p1));
    add_ln213_15_fu_2807_p2 <= std_logic_vector(unsigned(add_ln213_45_fu_2801_p2) + unsigned(trunc_ln691_15_fu_2779_p1));
    add_ln213_16_fu_2891_p2 <= std_logic_vector(unsigned(add_ln213_46_fu_2885_p2) + unsigned(trunc_ln691_16_fu_2863_p1));
    add_ln213_17_fu_2968_p2 <= std_logic_vector(unsigned(add_ln213_47_fu_2962_p2) + unsigned(trunc_ln691_17_fu_2940_p1));
    add_ln213_18_fu_3052_p2 <= std_logic_vector(unsigned(add_ln213_48_fu_3046_p2) + unsigned(trunc_ln691_18_fu_3024_p1));
    add_ln213_19_fu_3129_p2 <= std_logic_vector(unsigned(add_ln213_49_fu_3123_p2) + unsigned(trunc_ln691_19_fu_3101_p1));
    add_ln213_1_fu_1661_p2 <= std_logic_vector(unsigned(add_ln213_31_fu_1655_p2) + unsigned(trunc_ln691_1_fu_1633_p1));
    add_ln213_20_fu_3213_p2 <= std_logic_vector(unsigned(add_ln213_50_fu_3207_p2) + unsigned(trunc_ln691_20_fu_3185_p1));
    add_ln213_21_fu_3290_p2 <= std_logic_vector(unsigned(add_ln213_51_fu_3284_p2) + unsigned(trunc_ln691_21_fu_3262_p1));
    add_ln213_22_fu_3374_p2 <= std_logic_vector(unsigned(add_ln213_52_fu_3368_p2) + unsigned(trunc_ln691_22_fu_3346_p1));
    add_ln213_23_fu_3451_p2 <= std_logic_vector(unsigned(add_ln213_53_fu_3445_p2) + unsigned(trunc_ln691_23_fu_3423_p1));
    add_ln213_24_fu_3535_p2 <= std_logic_vector(unsigned(add_ln213_54_fu_3529_p2) + unsigned(trunc_ln691_24_fu_3507_p1));
    add_ln213_25_fu_3612_p2 <= std_logic_vector(unsigned(add_ln213_55_fu_3606_p2) + unsigned(trunc_ln691_25_fu_3584_p1));
    add_ln213_26_fu_3696_p2 <= std_logic_vector(unsigned(add_ln213_56_fu_3690_p2) + unsigned(trunc_ln691_26_fu_3668_p1));
    add_ln213_27_fu_3773_p2 <= std_logic_vector(unsigned(add_ln213_57_fu_3767_p2) + unsigned(trunc_ln691_27_fu_3745_p1));
    add_ln213_28_fu_3857_p2 <= std_logic_vector(unsigned(add_ln213_58_fu_3851_p2) + unsigned(trunc_ln691_28_fu_3829_p1));
    add_ln213_29_fu_3934_p2 <= std_logic_vector(unsigned(add_ln213_59_fu_3928_p2) + unsigned(trunc_ln691_29_fu_3906_p1));
    add_ln213_2_fu_1754_p2 <= std_logic_vector(unsigned(add_ln213_32_fu_1748_p2) + unsigned(trunc_ln691_2_fu_1726_p1));
    add_ln213_30_fu_1578_p2 <= std_logic_vector(unsigned(p_Result_s_fu_1537_p3) + unsigned(zext_ln1497_fu_1574_p1));
    add_ln213_31_fu_1655_p2 <= std_logic_vector(unsigned(p_Result_1_fu_1621_p3) + unsigned(zext_ln1497_1_fu_1651_p1));
    add_ln213_32_fu_1748_p2 <= std_logic_vector(unsigned(p_Result_2_fu_1698_p3) + unsigned(zext_ln1497_2_fu_1744_p1));
    add_ln213_33_fu_1825_p2 <= std_logic_vector(unsigned(p_Result_3_fu_1791_p3) + unsigned(zext_ln1497_3_fu_1821_p1));
    add_ln213_34_fu_1909_p2 <= std_logic_vector(unsigned(p_Result_4_fu_1868_p3) + unsigned(zext_ln1497_4_fu_1905_p1));
    add_ln213_35_fu_1986_p2 <= std_logic_vector(unsigned(p_Result_5_fu_1952_p3) + unsigned(zext_ln1497_5_fu_1982_p1));
    add_ln213_36_fu_2079_p2 <= std_logic_vector(unsigned(p_Result_6_fu_2029_p3) + unsigned(zext_ln1497_6_fu_2075_p1));
    add_ln213_37_fu_2156_p2 <= std_logic_vector(unsigned(p_Result_7_fu_2122_p3) + unsigned(zext_ln1497_7_fu_2152_p1));
    add_ln213_38_fu_2240_p2 <= std_logic_vector(unsigned(p_Result_8_fu_2199_p3) + unsigned(zext_ln1497_8_fu_2236_p1));
    add_ln213_39_fu_2317_p2 <= std_logic_vector(unsigned(p_Result_9_fu_2283_p3) + unsigned(zext_ln1497_9_fu_2313_p1));
    add_ln213_3_fu_1831_p2 <= std_logic_vector(unsigned(add_ln213_33_fu_1825_p2) + unsigned(trunc_ln691_3_fu_1803_p1));
    add_ln213_40_fu_2401_p2 <= std_logic_vector(unsigned(p_Result_10_fu_2360_p3) + unsigned(zext_ln1497_10_fu_2397_p1));
    add_ln213_41_fu_2478_p2 <= std_logic_vector(unsigned(p_Result_11_fu_2444_p3) + unsigned(zext_ln1497_11_fu_2474_p1));
    add_ln213_42_fu_2562_p2 <= std_logic_vector(unsigned(p_Result_12_fu_2521_p3) + unsigned(zext_ln1497_12_fu_2558_p1));
    add_ln213_43_fu_2639_p2 <= std_logic_vector(unsigned(p_Result_13_fu_2605_p3) + unsigned(zext_ln1497_13_fu_2635_p1));
    add_ln213_44_fu_2724_p2 <= std_logic_vector(unsigned(p_Result_14_fu_2682_p3) + unsigned(zext_ln1497_14_fu_2720_p1));
    add_ln213_45_fu_2801_p2 <= std_logic_vector(unsigned(p_Result_15_fu_2767_p3) + unsigned(zext_ln1497_15_fu_2797_p1));
    add_ln213_46_fu_2885_p2 <= std_logic_vector(unsigned(p_Result_16_fu_2844_p3) + unsigned(zext_ln1497_16_fu_2881_p1));
    add_ln213_47_fu_2962_p2 <= std_logic_vector(unsigned(p_Result_17_fu_2928_p3) + unsigned(zext_ln1497_17_fu_2958_p1));
    add_ln213_48_fu_3046_p2 <= std_logic_vector(unsigned(p_Result_18_fu_3005_p3) + unsigned(zext_ln1497_18_fu_3042_p1));
    add_ln213_49_fu_3123_p2 <= std_logic_vector(unsigned(p_Result_19_fu_3089_p3) + unsigned(zext_ln1497_19_fu_3119_p1));
    add_ln213_4_fu_1915_p2 <= std_logic_vector(unsigned(add_ln213_34_fu_1909_p2) + unsigned(trunc_ln691_4_fu_1887_p1));
    add_ln213_50_fu_3207_p2 <= std_logic_vector(unsigned(p_Result_20_fu_3166_p3) + unsigned(zext_ln1497_20_fu_3203_p1));
    add_ln213_51_fu_3284_p2 <= std_logic_vector(unsigned(p_Result_21_fu_3250_p3) + unsigned(zext_ln1497_21_fu_3280_p1));
    add_ln213_52_fu_3368_p2 <= std_logic_vector(unsigned(p_Result_22_fu_3327_p3) + unsigned(zext_ln1497_22_fu_3364_p1));
    add_ln213_53_fu_3445_p2 <= std_logic_vector(unsigned(p_Result_23_fu_3411_p3) + unsigned(zext_ln1497_23_fu_3441_p1));
    add_ln213_54_fu_3529_p2 <= std_logic_vector(unsigned(p_Result_24_fu_3488_p3) + unsigned(zext_ln1497_24_fu_3525_p1));
    add_ln213_55_fu_3606_p2 <= std_logic_vector(unsigned(p_Result_25_fu_3572_p3) + unsigned(zext_ln1497_25_fu_3602_p1));
    add_ln213_56_fu_3690_p2 <= std_logic_vector(unsigned(p_Result_26_fu_3649_p3) + unsigned(zext_ln1497_26_fu_3686_p1));
    add_ln213_57_fu_3767_p2 <= std_logic_vector(unsigned(p_Result_27_fu_3733_p3) + unsigned(zext_ln1497_27_fu_3763_p1));
    add_ln213_58_fu_3851_p2 <= std_logic_vector(unsigned(p_Result_28_fu_3810_p3) + unsigned(zext_ln1497_28_fu_3847_p1));
    add_ln213_59_fu_3928_p2 <= std_logic_vector(unsigned(p_Result_29_fu_3894_p3) + unsigned(zext_ln1497_29_fu_3924_p1));
    add_ln213_5_fu_1992_p2 <= std_logic_vector(unsigned(add_ln213_35_fu_1986_p2) + unsigned(trunc_ln691_5_fu_1964_p1));
    add_ln213_6_fu_2085_p2 <= std_logic_vector(unsigned(add_ln213_36_fu_2079_p2) + unsigned(trunc_ln691_6_fu_2057_p1));
    add_ln213_7_fu_2162_p2 <= std_logic_vector(unsigned(add_ln213_37_fu_2156_p2) + unsigned(trunc_ln691_7_fu_2134_p1));
    add_ln213_8_fu_2246_p2 <= std_logic_vector(unsigned(add_ln213_38_fu_2240_p2) + unsigned(trunc_ln691_8_fu_2218_p1));
    add_ln213_9_fu_2323_p2 <= std_logic_vector(unsigned(add_ln213_39_fu_2317_p2) + unsigned(trunc_ln691_9_fu_2295_p1));
    add_ln213_fu_1584_p2 <= std_logic_vector(unsigned(add_ln213_30_fu_1578_p2) + unsigned(trunc_ln691_fu_1556_p1));
    add_ln691_10_fu_2383_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_10) + unsigned(zext_ln691_10_fu_2375_p1));
    add_ln691_11_fu_2460_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_11) + unsigned(zext_ln691_11_fu_2452_p1));
    add_ln691_12_fu_2544_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_12) + unsigned(zext_ln691_12_fu_2536_p1));
    add_ln691_13_fu_2621_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_13) + unsigned(zext_ln691_13_fu_2613_p1));
    add_ln691_14_fu_2706_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_14) + unsigned(zext_ln691_14_fu_2698_p1));
    add_ln691_15_fu_2783_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_15) + unsigned(zext_ln691_15_fu_2775_p1));
    add_ln691_16_fu_2867_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_16) + unsigned(zext_ln691_16_fu_2859_p1));
    add_ln691_17_fu_2944_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_17) + unsigned(zext_ln691_17_fu_2936_p1));
    add_ln691_18_fu_3028_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_18) + unsigned(zext_ln691_18_fu_3020_p1));
    add_ln691_19_fu_3105_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_19) + unsigned(zext_ln691_19_fu_3097_p1));
    add_ln691_1_fu_1637_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_1) + unsigned(zext_ln691_1_fu_1629_p1));
    add_ln691_20_fu_3189_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_20) + unsigned(zext_ln691_20_fu_3181_p1));
    add_ln691_21_fu_3266_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_21) + unsigned(zext_ln691_21_fu_3258_p1));
    add_ln691_22_fu_3350_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_22) + unsigned(zext_ln691_22_fu_3342_p1));
    add_ln691_23_fu_3427_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_23) + unsigned(zext_ln691_23_fu_3419_p1));
    add_ln691_24_fu_3511_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_24) + unsigned(zext_ln691_24_fu_3503_p1));
    add_ln691_25_fu_3588_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_25) + unsigned(zext_ln691_25_fu_3580_p1));
    add_ln691_26_fu_3672_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_26) + unsigned(zext_ln691_26_fu_3664_p1));
    add_ln691_27_fu_3749_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_27) + unsigned(zext_ln691_27_fu_3741_p1));
    add_ln691_28_fu_3833_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_28) + unsigned(zext_ln691_28_fu_3825_p1));
    add_ln691_29_fu_3910_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_29) + unsigned(zext_ln691_29_fu_3902_p1));
    add_ln691_2_fu_1730_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_2) + unsigned(zext_ln691_2_fu_1722_p1));
    add_ln691_3_fu_1807_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_3) + unsigned(zext_ln691_3_fu_1799_p1));
    add_ln691_4_fu_1891_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_4) + unsigned(zext_ln691_4_fu_1883_p1));
    add_ln691_5_fu_1968_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_5) + unsigned(zext_ln691_5_fu_1960_p1));
    add_ln691_6_fu_2061_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_6) + unsigned(zext_ln691_6_fu_2053_p1));
    add_ln691_7_fu_2138_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_7) + unsigned(zext_ln691_7_fu_2130_p1));
    add_ln691_8_fu_2222_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_8) + unsigned(zext_ln691_8_fu_2214_p1));
    add_ln691_9_fu_2299_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_9) + unsigned(zext_ln691_9_fu_2291_p1));
    add_ln691_fu_1560_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_0) + unsigned(zext_ln691_fu_1552_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ipDataMetaFifo_empty_n, tmp_i_nbreadreq_fu_384_p3, ipDataCheckFifo_full_n, tmp_i_reg_4574, iph_subSumsFifoOut_full_n, ap_predicate_op638_write_state3)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op638_write_state3 = ap_const_boolean_1) and (iph_subSumsFifoOut_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_i_reg_4574 = ap_const_lv1_1) and (ipDataCheckFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_1) and (ipDataMetaFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ipDataMetaFifo_empty_n, tmp_i_nbreadreq_fu_384_p3, ipDataCheckFifo_full_n, tmp_i_reg_4574, iph_subSumsFifoOut_full_n, ap_predicate_op638_write_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op638_write_state3 = ap_const_boolean_1) and (iph_subSumsFifoOut_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_i_reg_4574 = ap_const_lv1_1) and (ipDataCheckFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_1) and (ipDataMetaFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ipDataMetaFifo_empty_n, tmp_i_nbreadreq_fu_384_p3, ipDataCheckFifo_full_n, tmp_i_reg_4574, iph_subSumsFifoOut_full_n, ap_predicate_op638_write_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op638_write_state3 = ap_const_boolean_1) and (iph_subSumsFifoOut_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_i_reg_4574 = ap_const_lv1_1) and (ipDataCheckFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_1) and (ipDataMetaFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg, ipDataMetaFifo_empty_n, tmp_i_nbreadreq_fu_384_p3)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_1) and (ipDataMetaFifo_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(ipDataCheckFifo_full_n, tmp_i_reg_4574)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((tmp_i_reg_4574 = ap_const_lv1_1) and (ipDataCheckFifo_full_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(iph_subSumsFifoOut_full_n, ap_predicate_op638_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op638_write_state3 = ap_const_boolean_1) and (iph_subSumsFifoOut_full_n = ap_const_logic_0));
    end process;


    ap_condition_83_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_83 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_412)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4 <= ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_412;
            end if;
        else 
            ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4 <= ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_412;
        end if; 
    end process;


    ap_phi_mux_cics_firstWord_flag_1_i_phi_fu_877_p4_assign_proc : process(tmp_i_reg_4574, ap_phi_reg_pp0_iter1_cics_firstWord_flag_1_i_reg_873, or_ln566_fu_3953_p2)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_firstWord_flag_1_i_phi_fu_877_p4 <= or_ln566_fu_3953_p2;
        else 
            ap_phi_mux_cics_firstWord_flag_1_i_phi_fu_877_p4 <= ap_phi_reg_pp0_iter1_cics_firstWord_flag_1_i_reg_873;
        end if; 
    end process;


    ap_phi_mux_cics_firstWord_new_1_i_phi_fu_888_p4_assign_proc : process(tmp_i_reg_4574, tmp_last_V_reg_4647, ap_phi_reg_pp0_iter1_cics_firstWord_new_1_i_reg_884)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_firstWord_new_1_i_phi_fu_888_p4 <= tmp_last_V_reg_4647;
        else 
            ap_phi_mux_cics_firstWord_new_1_i_phi_fu_888_p4 <= ap_phi_reg_pp0_iter1_cics_firstWord_new_1_i_reg_884;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, icmp_ln878_fu_1545_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_423)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4 <= icmp_ln878_fu_1545_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_423;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_423;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_flag_2_i_phi_fu_899_p4_assign_proc : process(tmp_i_reg_4574, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_2_i_reg_895, or_ln566_1_fu_3959_p2)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_2_i_phi_fu_899_p4 <= or_ln566_1_fu_3959_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_2_i_phi_fu_899_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_2_i_reg_895;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_436_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_fu_1594_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_433)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_436_p4 <= select_ln878_fu_1594_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_436_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_433;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_new_2_i_phi_fu_910_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_fu_3965_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_2_i_reg_906)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_0_new_2_i_phi_fu_910_p4 <= select_ln566_fu_3965_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_new_2_i_phi_fu_910_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_2_i_reg_906;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, icmp_ln878_5_fu_2368_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_573)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4 <= icmp_ln878_5_fu_2368_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_573;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_573;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_10_flag_1_i_phi_fu_1064_p4_assign_proc : process(tmp_i_reg_4574, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_1_i_reg_1060, or_ln566_6_fu_4069_p2)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_1_i_phi_fu_1064_p4 <= or_ln566_6_fu_4069_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_1_i_phi_fu_1064_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_1_i_reg_1060;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_586_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_10_fu_2417_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_583)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_586_p4 <= select_ln878_10_fu_2417_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_586_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_583;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_10_new_1_i_phi_fu_1075_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_10_fu_4075_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_1_i_reg_1071)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_10_new_1_i_phi_fu_1075_p4 <= select_ln566_10_fu_4075_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_10_new_1_i_phi_fu_1075_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_1_i_reg_1071;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_596_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_11_fu_2494_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_593)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_596_p4 <= select_ln878_11_fu_2494_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_596_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_593;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_11_new_1_i_phi_fu_1086_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_11_fu_4083_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_1_i_reg_1082)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_11_new_1_i_phi_fu_1086_p4 <= select_ln566_11_fu_4083_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_11_new_1_i_phi_fu_1086_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_1_i_reg_1082;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, icmp_ln878_6_fu_2529_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_603)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4 <= icmp_ln878_6_fu_2529_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_603;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_603;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_12_flag_1_i_phi_fu_1097_p4_assign_proc : process(tmp_i_reg_4574, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_1_i_reg_1093, or_ln566_7_fu_4091_p2)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_1_i_phi_fu_1097_p4 <= or_ln566_7_fu_4091_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_1_i_phi_fu_1097_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_1_i_reg_1093;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_616_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_12_fu_2578_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_613)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_616_p4 <= select_ln878_12_fu_2578_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_616_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_613;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_12_new_1_i_phi_fu_1108_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_12_fu_4097_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_1_i_reg_1104)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_12_new_1_i_phi_fu_1108_p4 <= select_ln566_12_fu_4097_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_12_new_1_i_phi_fu_1108_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_1_i_reg_1104;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_626_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_13_fu_2655_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_623)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_626_p4 <= select_ln878_13_fu_2655_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_626_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_623;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_13_new_1_i_phi_fu_1119_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_13_fu_4105_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_1_i_reg_1115)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_13_new_1_i_phi_fu_1119_p4 <= select_ln566_13_fu_4105_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_13_new_1_i_phi_fu_1119_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_1_i_reg_1115;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4_assign_proc : process(tmp_i_reg_4574, ipDataMetaFifo_read_reg_4578, cics_firstWord_load_load_fu_1398_p1, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_633)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4 <= ipDataMetaFifo_read_reg_4578(3 downto 3);
            else 
                ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_633;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_633;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_14_flag_1_i_phi_fu_1130_p4_assign_proc : process(tmp_i_reg_4574, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_1_i_reg_1126, or_ln566_8_fu_4113_p2)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_1_i_phi_fu_1130_p4 <= or_ln566_8_fu_4113_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_1_i_phi_fu_1130_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_1_i_reg_1126;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_646_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_14_fu_2740_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_643)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_646_p4 <= select_ln878_14_fu_2740_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_646_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_643;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_14_new_1_i_phi_fu_1141_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_14_fu_4119_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_1_i_reg_1137)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_14_new_1_i_phi_fu_1141_p4 <= select_ln566_14_fu_4119_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_14_new_1_i_phi_fu_1141_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_1_i_reg_1137;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_656_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_15_fu_2817_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_653)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_656_p4 <= select_ln878_15_fu_2817_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_656_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_653;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_15_new_1_i_phi_fu_1152_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_15_fu_4127_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_1_i_reg_1148)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_15_new_1_i_phi_fu_1152_p4 <= select_ln566_15_fu_4127_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_15_new_1_i_phi_fu_1152_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_1_i_reg_1148;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, icmp_ln878_7_fu_2852_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_663)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4 <= icmp_ln878_7_fu_2852_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_663;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_663;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_16_flag_1_i_phi_fu_1163_p4_assign_proc : process(tmp_i_reg_4574, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_1_i_reg_1159, or_ln566_9_fu_4135_p2)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_1_i_phi_fu_1163_p4 <= or_ln566_9_fu_4135_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_1_i_phi_fu_1163_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_1_i_reg_1159;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_676_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_16_fu_2901_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_673)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_676_p4 <= select_ln878_16_fu_2901_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_676_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_673;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_16_new_1_i_phi_fu_1174_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_16_fu_4141_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_1_i_reg_1170)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_16_new_1_i_phi_fu_1174_p4 <= select_ln566_16_fu_4141_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_16_new_1_i_phi_fu_1174_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_1_i_reg_1170;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_686_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_17_fu_2978_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_683)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_686_p4 <= select_ln878_17_fu_2978_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_686_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_683;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_17_new_1_i_phi_fu_1185_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_17_fu_4149_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_1_i_reg_1181)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_17_new_1_i_phi_fu_1185_p4 <= select_ln566_17_fu_4149_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_17_new_1_i_phi_fu_1185_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_1_i_reg_1181;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, icmp_ln878_8_fu_3013_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_693)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4 <= icmp_ln878_8_fu_3013_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_693;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_693;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_18_flag_1_i_phi_fu_1196_p4_assign_proc : process(tmp_i_reg_4574, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_1_i_reg_1192, or_ln566_10_fu_4157_p2)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_1_i_phi_fu_1196_p4 <= or_ln566_10_fu_4157_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_1_i_phi_fu_1196_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_1_i_reg_1192;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_706_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_18_fu_3062_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_703)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_706_p4 <= select_ln878_18_fu_3062_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_706_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_703;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_18_new_1_i_phi_fu_1207_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_18_fu_4163_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_1_i_reg_1203)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_18_new_1_i_phi_fu_1207_p4 <= select_ln566_18_fu_4163_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_18_new_1_i_phi_fu_1207_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_1_i_reg_1203;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_716_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_19_fu_3139_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_713)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_716_p4 <= select_ln878_19_fu_3139_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_716_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_713;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_19_new_1_i_phi_fu_1218_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_19_fu_4171_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_1_i_reg_1214)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_19_new_1_i_phi_fu_1218_p4 <= select_ln566_19_fu_4171_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_19_new_1_i_phi_fu_1218_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_1_i_reg_1214;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_446_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_1_fu_1671_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_443)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_446_p4 <= select_ln878_1_fu_1671_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_446_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_443;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_new_1_i_phi_fu_921_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_1_fu_3973_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_1_i_reg_917)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_new_1_i_phi_fu_921_p4 <= select_ln566_1_fu_3973_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_new_1_i_phi_fu_921_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_1_i_reg_917;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, icmp_ln878_9_fu_3174_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_723)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4 <= icmp_ln878_9_fu_3174_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_723;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_723;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_20_flag_1_i_phi_fu_1229_p4_assign_proc : process(tmp_i_reg_4574, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_1_i_reg_1225, or_ln566_11_fu_4179_p2)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_1_i_phi_fu_1229_p4 <= or_ln566_11_fu_4179_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_1_i_phi_fu_1229_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_1_i_reg_1225;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_736_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_20_fu_3223_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_733)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_736_p4 <= select_ln878_20_fu_3223_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_736_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_733;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_20_new_1_i_phi_fu_1240_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_20_fu_4185_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_1_i_reg_1236)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_20_new_1_i_phi_fu_1240_p4 <= select_ln566_20_fu_4185_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_20_new_1_i_phi_fu_1240_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_1_i_reg_1236;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_746_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_21_fu_3300_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_743)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_746_p4 <= select_ln878_21_fu_3300_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_746_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_743;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_21_new_1_i_phi_fu_1251_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_21_fu_4193_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_1_i_reg_1247)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_21_new_1_i_phi_fu_1251_p4 <= select_ln566_21_fu_4193_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_21_new_1_i_phi_fu_1251_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_1_i_reg_1247;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, icmp_ln878_10_fu_3335_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_753)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4 <= icmp_ln878_10_fu_3335_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_753;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_753;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_22_flag_1_i_phi_fu_1262_p4_assign_proc : process(tmp_i_reg_4574, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_1_i_reg_1258, or_ln566_12_fu_4201_p2)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_1_i_phi_fu_1262_p4 <= or_ln566_12_fu_4201_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_1_i_phi_fu_1262_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_1_i_reg_1258;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_766_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_22_fu_3384_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_763)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_766_p4 <= select_ln878_22_fu_3384_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_766_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_763;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_22_new_1_i_phi_fu_1273_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_22_fu_4207_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_1_i_reg_1269)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_22_new_1_i_phi_fu_1273_p4 <= select_ln566_22_fu_4207_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_22_new_1_i_phi_fu_1273_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_1_i_reg_1269;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_776_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_23_fu_3461_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_773)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_776_p4 <= select_ln878_23_fu_3461_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_776_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_773;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_23_new_1_i_phi_fu_1284_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_23_fu_4215_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_1_i_reg_1280)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_23_new_1_i_phi_fu_1284_p4 <= select_ln566_23_fu_4215_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_23_new_1_i_phi_fu_1284_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_1_i_reg_1280;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, icmp_ln878_11_fu_3496_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_783)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4 <= icmp_ln878_11_fu_3496_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_783;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_783;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_24_flag_1_i_phi_fu_1295_p4_assign_proc : process(tmp_i_reg_4574, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_1_i_reg_1291, or_ln566_13_fu_4223_p2)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_1_i_phi_fu_1295_p4 <= or_ln566_13_fu_4223_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_1_i_phi_fu_1295_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_1_i_reg_1291;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_796_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_24_fu_3545_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_793)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_796_p4 <= select_ln878_24_fu_3545_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_796_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_793;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_24_new_1_i_phi_fu_1306_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_24_fu_4229_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_1_i_reg_1302)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_24_new_1_i_phi_fu_1306_p4 <= select_ln566_24_fu_4229_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_24_new_1_i_phi_fu_1306_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_1_i_reg_1302;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_806_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_25_fu_3622_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_803)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_806_p4 <= select_ln878_25_fu_3622_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_806_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_803;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_25_new_1_i_phi_fu_1317_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_25_fu_4237_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_1_i_reg_1313)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_25_new_1_i_phi_fu_1317_p4 <= select_ln566_25_fu_4237_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_25_new_1_i_phi_fu_1317_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_1_i_reg_1313;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, icmp_ln878_12_fu_3657_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_813)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4 <= icmp_ln878_12_fu_3657_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_813;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_813;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_26_flag_1_i_phi_fu_1328_p4_assign_proc : process(tmp_i_reg_4574, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_1_i_reg_1324, or_ln566_14_fu_4245_p2)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_1_i_phi_fu_1328_p4 <= or_ln566_14_fu_4245_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_1_i_phi_fu_1328_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_1_i_reg_1324;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_826_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_26_fu_3706_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_823)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_826_p4 <= select_ln878_26_fu_3706_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_826_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_823;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_26_new_1_i_phi_fu_1339_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_26_fu_4251_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_1_i_reg_1335)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_26_new_1_i_phi_fu_1339_p4 <= select_ln566_26_fu_4251_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_26_new_1_i_phi_fu_1339_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_1_i_reg_1335;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_836_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_27_fu_3783_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_833)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_836_p4 <= select_ln878_27_fu_3783_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_836_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_833;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_27_new_1_i_phi_fu_1350_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_27_fu_4259_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_1_i_reg_1346)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_27_new_1_i_phi_fu_1350_p4 <= select_ln566_27_fu_4259_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_27_new_1_i_phi_fu_1350_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_1_i_reg_1346;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, icmp_ln878_13_fu_3818_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_843)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4 <= icmp_ln878_13_fu_3818_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_843;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_843;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_28_flag_1_i_phi_fu_1361_p4_assign_proc : process(tmp_i_reg_4574, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_1_i_reg_1357, or_ln566_15_fu_4267_p2)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_1_i_phi_fu_1361_p4 <= or_ln566_15_fu_4267_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_1_i_phi_fu_1361_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_1_i_reg_1357;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_856_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_28_fu_3867_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_853)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_856_p4 <= select_ln878_28_fu_3867_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_856_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_853;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_28_new_1_i_phi_fu_1372_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_28_fu_4273_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_1_i_reg_1368)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_28_new_1_i_phi_fu_1372_p4 <= select_ln566_28_fu_4273_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_28_new_1_i_phi_fu_1372_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_1_i_reg_1368;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_866_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_29_fu_3944_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_863)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_866_p4 <= select_ln878_29_fu_3944_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_866_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_863;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_29_new_1_i_phi_fu_1383_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_29_fu_4281_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_1_i_reg_1379)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_29_new_1_i_phi_fu_1383_p4 <= select_ln566_29_fu_4281_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_29_new_1_i_phi_fu_1383_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_1_i_reg_1379;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, icmp_ln878_1_fu_1715_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_453)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4 <= icmp_ln878_1_fu_1715_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_453;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_453;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_flag_1_i_phi_fu_932_p4_assign_proc : process(tmp_i_reg_4574, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_1_i_reg_928, or_ln566_2_fu_3981_p2)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_1_i_phi_fu_932_p4 <= or_ln566_2_fu_3981_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_1_i_phi_fu_932_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_1_i_reg_928;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_466_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_2_fu_1764_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_463)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_466_p4 <= select_ln878_2_fu_1764_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_466_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_463;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_new_1_i_phi_fu_943_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_2_fu_3987_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_1_i_reg_939)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_new_1_i_phi_fu_943_p4 <= select_ln566_2_fu_3987_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_new_1_i_phi_fu_943_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_1_i_reg_939;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_476_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_3_fu_1841_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_473)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_476_p4 <= select_ln878_3_fu_1841_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_476_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_473;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_3_new_1_i_phi_fu_954_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_3_fu_3995_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_1_i_reg_950)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_3_new_1_i_phi_fu_954_p4 <= select_ln566_3_fu_3995_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_3_new_1_i_phi_fu_954_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_1_i_reg_950;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, icmp_ln878_2_fu_1876_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_483)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4 <= icmp_ln878_2_fu_1876_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_483;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_483;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_4_flag_1_i_phi_fu_965_p4_assign_proc : process(tmp_i_reg_4574, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_1_i_reg_961, or_ln566_3_fu_4003_p2)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_1_i_phi_fu_965_p4 <= or_ln566_3_fu_4003_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_1_i_phi_fu_965_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_1_i_reg_961;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_496_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_4_fu_1925_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_493)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_496_p4 <= select_ln878_4_fu_1925_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_496_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_493;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_4_new_1_i_phi_fu_976_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_4_fu_4009_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_1_i_reg_972)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_4_new_1_i_phi_fu_976_p4 <= select_ln566_4_fu_4009_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_4_new_1_i_phi_fu_976_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_1_i_reg_972;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_506_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_5_fu_2002_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_503)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_506_p4 <= select_ln878_5_fu_2002_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_506_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_503;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_5_new_1_i_phi_fu_987_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_5_fu_4017_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_1_i_reg_983)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_5_new_1_i_phi_fu_987_p4 <= select_ln566_5_fu_4017_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_5_new_1_i_phi_fu_987_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_1_i_reg_983;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, icmp_ln878_3_fu_2046_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_513)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4 <= icmp_ln878_3_fu_2046_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_513;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_513;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_6_flag_1_i_phi_fu_998_p4_assign_proc : process(tmp_i_reg_4574, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_1_i_reg_994, or_ln566_4_fu_4025_p2)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_1_i_phi_fu_998_p4 <= or_ln566_4_fu_4025_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_1_i_phi_fu_998_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_1_i_reg_994;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_526_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_6_fu_2095_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_523)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_526_p4 <= select_ln878_6_fu_2095_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_526_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_523;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_6_new_1_i_phi_fu_1009_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_6_fu_4031_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_1_i_reg_1005)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_6_new_1_i_phi_fu_1009_p4 <= select_ln566_6_fu_4031_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_6_new_1_i_phi_fu_1009_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_1_i_reg_1005;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_536_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_7_fu_2172_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_533)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_536_p4 <= select_ln878_7_fu_2172_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_536_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_533;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_7_new_1_i_phi_fu_1020_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_7_fu_4039_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_1_i_reg_1016)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_7_new_1_i_phi_fu_1020_p4 <= select_ln566_7_fu_4039_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_7_new_1_i_phi_fu_1020_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_1_i_reg_1016;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, icmp_ln878_4_fu_2207_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_543)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4 <= icmp_ln878_4_fu_2207_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_543;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_543;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_8_flag_1_i_phi_fu_1031_p4_assign_proc : process(tmp_i_reg_4574, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_1_i_reg_1027, or_ln566_5_fu_4047_p2)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_1_i_phi_fu_1031_p4 <= or_ln566_5_fu_4047_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_1_i_phi_fu_1031_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_1_i_reg_1027;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_556_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_8_fu_2256_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_553)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_556_p4 <= select_ln878_8_fu_2256_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_556_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_553;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_8_new_1_i_phi_fu_1042_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_8_fu_4053_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_1_i_reg_1038)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_8_new_1_i_phi_fu_1042_p4 <= select_ln566_8_fu_4053_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_8_new_1_i_phi_fu_1042_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_1_i_reg_1038;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_566_p4_assign_proc : process(tmp_i_reg_4574, cics_firstWord_load_load_fu_1398_p1, select_ln878_9_fu_2333_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_563)
    begin
        if (((tmp_i_reg_4574 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1398_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_566_p4 <= select_ln878_9_fu_2333_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_566_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_563;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_9_new_1_i_phi_fu_1053_p4_assign_proc : process(tmp_i_reg_4574, select_ln566_9_fu_4061_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_1_i_reg_1049)
    begin
        if ((tmp_i_reg_4574 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_9_new_1_i_phi_fu_1053_p4 <= select_ln566_9_fu_4061_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_9_new_1_i_phi_fu_1053_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_1_i_reg_1049;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_cics_firstWord_flag_1_i_reg_873 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_flag_2_i_reg_895 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_10_flag_1_i_reg_1060 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_12_flag_1_i_reg_1093 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_14_flag_1_i_reg_1126 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_16_flag_1_i_reg_1159 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_18_flag_1_i_reg_1192 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_20_flag_1_i_reg_1225 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_22_flag_1_i_reg_1258 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_24_flag_1_i_reg_1291 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_26_flag_1_i_reg_1324 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_28_flag_1_i_reg_1357 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_flag_1_i_reg_928 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_flag_1_i_reg_961 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_flag_1_i_reg_994 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_flag_1_i_reg_1027 <= "X";
    ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_412 <= "X";
    ap_phi_reg_pp0_iter1_cics_firstWord_new_1_i_reg_884 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_423 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_433 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_2_i_reg_906 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_573 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_583 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_1_i_reg_1071 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_593 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_1_i_reg_1082 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_603 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_613 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_1_i_reg_1104 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_623 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_1_i_reg_1115 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_633 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_643 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_1_i_reg_1137 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_653 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_1_i_reg_1148 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_663 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_673 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_1_i_reg_1170 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_683 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_1_i_reg_1181 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_693 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_703 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_1_i_reg_1203 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_713 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_1_i_reg_1214 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_443 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_1_i_reg_917 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_723 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_733 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_1_i_reg_1236 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_743 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_1_i_reg_1247 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_753 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_763 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_1_i_reg_1269 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_773 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_1_i_reg_1280 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_783 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_793 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_1_i_reg_1302 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_803 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_1_i_reg_1313 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_813 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_823 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_1_i_reg_1335 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_833 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_1_i_reg_1346 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_843 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_853 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_1_i_reg_1368 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_863 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_1_i_reg_1379 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_453 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_463 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_1_i_reg_939 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_473 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_1_i_reg_950 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_483 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_493 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_1_i_reg_972 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_503 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_1_i_reg_983 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_513 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_523 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_1_i_reg_1005 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_533 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_1_i_reg_1016 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_543 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_553 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_1_i_reg_1038 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_563 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_1_i_reg_1049 <= "XXXXXXXXXXXXXXXXX";

    ap_predicate_op638_write_state3_assign_proc : process(tmp_i_reg_4574_pp0_iter1_reg, cics_firstWord_load_reg_4698)
    begin
                ap_predicate_op638_write_state3 <= ((cics_firstWord_load_reg_4698 = ap_const_lv1_1) and (tmp_i_reg_4574_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    cics_firstWord_load_load_fu_1398_p1 <= cics_firstWord;
    icmp_ln878_10_fu_3335_p2 <= "1" when (unsigned(trunc_ln674_fu_1522_p1) > unsigned(ap_const_lv4_B)) else "0";
    icmp_ln878_11_fu_3496_p2 <= "1" when (unsigned(trunc_ln674_fu_1522_p1) > unsigned(ap_const_lv4_C)) else "0";
    icmp_ln878_12_fu_3657_p2 <= "1" when (unsigned(trunc_ln674_fu_1522_p1) > unsigned(ap_const_lv4_D)) else "0";
    icmp_ln878_13_fu_3818_p2 <= "1" when (trunc_ln674_fu_1522_p1 = ap_const_lv4_F) else "0";
    icmp_ln878_1_fu_1715_p2 <= "0" when (tmp_4_fu_1706_p4 = ap_const_lv3_0) else "1";
    icmp_ln878_2_fu_1876_p2 <= "1" when (unsigned(trunc_ln674_fu_1522_p1) > unsigned(ap_const_lv4_2)) else "0";
    icmp_ln878_3_fu_2046_p2 <= "0" when (tmp_9_fu_2037_p4 = ap_const_lv2_0) else "1";
    icmp_ln878_4_fu_2207_p2 <= "1" when (unsigned(trunc_ln674_fu_1522_p1) > unsigned(ap_const_lv4_4)) else "0";
    icmp_ln878_5_fu_2368_p2 <= "1" when (unsigned(trunc_ln674_fu_1522_p1) > unsigned(ap_const_lv4_5)) else "0";
    icmp_ln878_6_fu_2529_p2 <= "1" when (unsigned(trunc_ln674_fu_1522_p1) > unsigned(ap_const_lv4_6)) else "0";
    icmp_ln878_7_fu_2852_p2 <= "1" when (unsigned(trunc_ln674_fu_1522_p1) > unsigned(ap_const_lv4_8)) else "0";
    icmp_ln878_8_fu_3013_p2 <= "1" when (unsigned(trunc_ln674_fu_1522_p1) > unsigned(ap_const_lv4_9)) else "0";
    icmp_ln878_9_fu_3174_p2 <= "1" when (unsigned(trunc_ln674_fu_1522_p1) > unsigned(ap_const_lv4_A)) else "0";
    icmp_ln878_fu_1545_p2 <= "0" when (trunc_ln674_fu_1522_p1 = ap_const_lv4_0) else "1";

    ipDataCheckFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ipDataCheckFifo_full_n, tmp_i_reg_4574, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_i_reg_4574 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ipDataCheckFifo_blk_n <= ipDataCheckFifo_full_n;
        else 
            ipDataCheckFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ipDataCheckFifo_din <= ipDataMetaFifo_read_reg_4578;

    ipDataCheckFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_4574, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_4574 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ipDataCheckFifo_write <= ap_const_logic_1;
        else 
            ipDataCheckFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    ipDataMetaFifo_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, ipDataMetaFifo_empty_n, tmp_i_nbreadreq_fu_384_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_done_reg = ap_const_logic_0))) then 
            ipDataMetaFifo_blk_n <= ipDataMetaFifo_empty_n;
        else 
            ipDataMetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ipDataMetaFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_384_p3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_384_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ipDataMetaFifo_read <= ap_const_logic_1;
        else 
            ipDataMetaFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    iph_subSumsFifoOut_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, iph_subSumsFifoOut_full_n, ap_predicate_op638_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op638_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iph_subSumsFifoOut_blk_n <= iph_subSumsFifoOut_full_n;
        else 
            iph_subSumsFifoOut_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    iph_subSumsFifoOut_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_i_fu_4475_p61),1024));

    iph_subSumsFifoOut_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op638_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op638_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iph_subSumsFifoOut_write <= ap_const_logic_1;
        else 
            iph_subSumsFifoOut_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln566_10_fu_4157_p2 <= (tmp_last_V_reg_4647 or ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_696_p4);
    or_ln566_11_fu_4179_p2 <= (tmp_last_V_reg_4647 or ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_726_p4);
    or_ln566_12_fu_4201_p2 <= (tmp_last_V_reg_4647 or ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_756_p4);
    or_ln566_13_fu_4223_p2 <= (tmp_last_V_reg_4647 or ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_786_p4);
    or_ln566_14_fu_4245_p2 <= (tmp_last_V_reg_4647 or ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_816_p4);
    or_ln566_15_fu_4267_p2 <= (tmp_last_V_reg_4647 or ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_846_p4);
    or_ln566_1_fu_3959_p2 <= (tmp_last_V_reg_4647 or ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_426_p4);
    or_ln566_2_fu_3981_p2 <= (tmp_last_V_reg_4647 or ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_456_p4);
    or_ln566_3_fu_4003_p2 <= (tmp_last_V_reg_4647 or ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_486_p4);
    or_ln566_4_fu_4025_p2 <= (tmp_last_V_reg_4647 or ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_516_p4);
    or_ln566_5_fu_4047_p2 <= (tmp_last_V_reg_4647 or ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_546_p4);
    or_ln566_6_fu_4069_p2 <= (tmp_last_V_reg_4647 or ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_576_p4);
    or_ln566_7_fu_4091_p2 <= (tmp_last_V_reg_4647 or ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_606_p4);
    or_ln566_8_fu_4113_p2 <= (tmp_last_V_reg_4647 or ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_636_p4);
    or_ln566_9_fu_4135_p2 <= (tmp_last_V_reg_4647 or ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_666_p4);
    or_ln566_fu_3953_p2 <= (tmp_last_V_reg_4647 or ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_415_p4);
    p_Result_10_fu_2360_p3 <= (p_Result_6_i216_i_fu_2351_p4 & p_Result_4_i215_i_fu_2342_p4);
    p_Result_11_fu_2444_p3 <= (p_Result_6_i219_i_fu_2435_p4 & p_Result_4_i218_i_fu_2426_p4);
    p_Result_12_fu_2521_p3 <= (p_Result_6_i222_i_fu_2512_p4 & p_Result_4_i221_i_fu_2503_p4);
    p_Result_13_fu_2605_p3 <= (p_Result_6_i225_i_fu_2596_p4 & p_Result_4_i224_i_fu_2587_p4);
    p_Result_14_fu_2682_p3 <= (p_Result_6_i228_i_fu_2673_p4 & p_Result_4_i227_i_fu_2664_p4);
    p_Result_15_fu_2767_p3 <= (p_Result_6_i231_i_fu_2758_p4 & p_Result_4_i230_i_fu_2749_p4);
    p_Result_16_fu_2844_p3 <= (p_Result_6_i234_i_fu_2835_p4 & p_Result_4_i233_i_fu_2826_p4);
    p_Result_17_fu_2928_p3 <= (p_Result_6_i237_i_fu_2919_p4 & p_Result_4_i236_i_fu_2910_p4);
    p_Result_18_fu_3005_p3 <= (p_Result_6_i240_i_fu_2996_p4 & p_Result_4_i239_i_fu_2987_p4);
    p_Result_19_fu_3089_p3 <= (p_Result_6_i243_i_fu_3080_p4 & p_Result_4_i242_i_fu_3071_p4);
    p_Result_1_fu_1621_p3 <= (p_Result_6_i189_i_fu_1612_p4 & p_Result_4_i188_i_fu_1603_p4);
    p_Result_20_fu_3166_p3 <= (p_Result_6_i246_i_fu_3157_p4 & p_Result_4_i245_i_fu_3148_p4);
    p_Result_21_fu_3250_p3 <= (p_Result_6_i249_i_fu_3241_p4 & p_Result_4_i248_i_fu_3232_p4);
    p_Result_22_fu_3327_p3 <= (p_Result_6_i252_i_fu_3318_p4 & p_Result_4_i251_i_fu_3309_p4);
    p_Result_23_fu_3411_p3 <= (p_Result_6_i255_i_fu_3402_p4 & p_Result_4_i254_i_fu_3393_p4);
    p_Result_24_fu_3488_p3 <= (p_Result_6_i258_i_fu_3479_p4 & p_Result_4_i257_i_fu_3470_p4);
    p_Result_25_fu_3572_p3 <= (p_Result_6_i261_i_fu_3563_p4 & p_Result_4_i260_i_fu_3554_p4);
    p_Result_26_fu_3649_p3 <= (p_Result_6_i264_i_fu_3640_p4 & p_Result_4_i263_i_fu_3631_p4);
    p_Result_27_fu_3733_p3 <= (p_Result_6_i267_i_fu_3724_p4 & p_Result_4_i266_i_fu_3715_p4);
    p_Result_28_fu_3810_p3 <= (p_Result_6_i270_i_fu_3801_p4 & p_Result_4_i269_i_fu_3792_p4);
    p_Result_29_fu_3894_p3 <= (p_Result_6_i273_i_fu_3885_p4 & p_Result_4_i272_i_fu_3876_p4);
    p_Result_2_fu_1698_p3 <= (p_Result_6_i192_i_fu_1689_p4 & p_Result_4_i191_i_fu_1680_p4);
    p_Result_3_fu_1791_p3 <= (p_Result_6_i195_i_fu_1782_p4 & p_Result_4_i194_i_fu_1773_p4);
    p_Result_4_fu_1868_p3 <= (p_Result_6_i198_i_fu_1859_p4 & p_Result_4_i197_i_fu_1850_p4);
    p_Result_4_i188_i_fu_1603_p4 <= ipDataMetaFifo_read_reg_4578(31 downto 24);
    p_Result_4_i191_i_fu_1680_p4 <= ipDataMetaFifo_read_reg_4578(47 downto 40);
    p_Result_4_i194_i_fu_1773_p4 <= ipDataMetaFifo_read_reg_4578(63 downto 56);
    p_Result_4_i197_i_fu_1850_p4 <= ipDataMetaFifo_read_reg_4578(79 downto 72);
    p_Result_4_i200_i_fu_1934_p4 <= ipDataMetaFifo_read_reg_4578(95 downto 88);
    p_Result_4_i203_i_fu_2011_p4 <= ipDataMetaFifo_read_reg_4578(111 downto 104);
    p_Result_4_i206_i_fu_2104_p4 <= ipDataMetaFifo_read_reg_4578(127 downto 120);
    p_Result_4_i209_i_fu_2181_p4 <= ipDataMetaFifo_read_reg_4578(143 downto 136);
    p_Result_4_i212_i_fu_2265_p4 <= ipDataMetaFifo_read_reg_4578(159 downto 152);
    p_Result_4_i215_i_fu_2342_p4 <= ipDataMetaFifo_read_reg_4578(175 downto 168);
    p_Result_4_i218_i_fu_2426_p4 <= ipDataMetaFifo_read_reg_4578(191 downto 184);
    p_Result_4_i221_i_fu_2503_p4 <= ipDataMetaFifo_read_reg_4578(207 downto 200);
    p_Result_4_i224_i_fu_2587_p4 <= ipDataMetaFifo_read_reg_4578(223 downto 216);
    p_Result_4_i227_i_fu_2664_p4 <= ipDataMetaFifo_read_reg_4578(239 downto 232);
    p_Result_4_i230_i_fu_2749_p4 <= ipDataMetaFifo_read_reg_4578(255 downto 248);
    p_Result_4_i233_i_fu_2826_p4 <= ipDataMetaFifo_read_reg_4578(271 downto 264);
    p_Result_4_i236_i_fu_2910_p4 <= ipDataMetaFifo_read_reg_4578(287 downto 280);
    p_Result_4_i239_i_fu_2987_p4 <= ipDataMetaFifo_read_reg_4578(303 downto 296);
    p_Result_4_i242_i_fu_3071_p4 <= ipDataMetaFifo_read_reg_4578(319 downto 312);
    p_Result_4_i245_i_fu_3148_p4 <= ipDataMetaFifo_read_reg_4578(335 downto 328);
    p_Result_4_i248_i_fu_3232_p4 <= ipDataMetaFifo_read_reg_4578(351 downto 344);
    p_Result_4_i251_i_fu_3309_p4 <= ipDataMetaFifo_read_reg_4578(367 downto 360);
    p_Result_4_i254_i_fu_3393_p4 <= ipDataMetaFifo_read_reg_4578(383 downto 376);
    p_Result_4_i257_i_fu_3470_p4 <= ipDataMetaFifo_read_reg_4578(399 downto 392);
    p_Result_4_i260_i_fu_3554_p4 <= ipDataMetaFifo_read_reg_4578(415 downto 408);
    p_Result_4_i263_i_fu_3631_p4 <= ipDataMetaFifo_read_reg_4578(431 downto 424);
    p_Result_4_i266_i_fu_3715_p4 <= ipDataMetaFifo_read_reg_4578(447 downto 440);
    p_Result_4_i269_i_fu_3792_p4 <= ipDataMetaFifo_read_reg_4578(463 downto 456);
    p_Result_4_i272_i_fu_3876_p4 <= ipDataMetaFifo_read_reg_4578(479 downto 472);
    p_Result_4_i_i_fu_1525_p4 <= ipDataMetaFifo_read_reg_4578(15 downto 8);
    p_Result_5_fu_1952_p3 <= (p_Result_6_i201_i_fu_1943_p4 & p_Result_4_i200_i_fu_1934_p4);
    p_Result_6_fu_2029_p3 <= (p_Result_6_i204_i_fu_2020_p4 & p_Result_4_i203_i_fu_2011_p4);
    p_Result_6_i189_i_fu_1612_p4 <= ipDataMetaFifo_read_reg_4578(23 downto 16);
    p_Result_6_i192_i_fu_1689_p4 <= ipDataMetaFifo_read_reg_4578(39 downto 32);
    p_Result_6_i195_i_fu_1782_p4 <= ipDataMetaFifo_read_reg_4578(55 downto 48);
    p_Result_6_i198_i_fu_1859_p4 <= ipDataMetaFifo_read_reg_4578(71 downto 64);
    p_Result_6_i201_i_fu_1943_p4 <= ipDataMetaFifo_read_reg_4578(87 downto 80);
    p_Result_6_i204_i_fu_2020_p4 <= ipDataMetaFifo_read_reg_4578(103 downto 96);
    p_Result_6_i207_i_fu_2113_p4 <= ipDataMetaFifo_read_reg_4578(119 downto 112);
    p_Result_6_i210_i_fu_2190_p4 <= ipDataMetaFifo_read_reg_4578(135 downto 128);
    p_Result_6_i213_i_fu_2274_p4 <= ipDataMetaFifo_read_reg_4578(151 downto 144);
    p_Result_6_i216_i_fu_2351_p4 <= ipDataMetaFifo_read_reg_4578(167 downto 160);
    p_Result_6_i219_i_fu_2435_p4 <= ipDataMetaFifo_read_reg_4578(183 downto 176);
    p_Result_6_i222_i_fu_2512_p4 <= ipDataMetaFifo_read_reg_4578(199 downto 192);
    p_Result_6_i225_i_fu_2596_p4 <= ipDataMetaFifo_read_reg_4578(215 downto 208);
    p_Result_6_i228_i_fu_2673_p4 <= ipDataMetaFifo_read_reg_4578(231 downto 224);
    p_Result_6_i231_i_fu_2758_p4 <= ipDataMetaFifo_read_reg_4578(247 downto 240);
    p_Result_6_i234_i_fu_2835_p4 <= ipDataMetaFifo_read_reg_4578(263 downto 256);
    p_Result_6_i237_i_fu_2919_p4 <= ipDataMetaFifo_read_reg_4578(279 downto 272);
    p_Result_6_i240_i_fu_2996_p4 <= ipDataMetaFifo_read_reg_4578(295 downto 288);
    p_Result_6_i243_i_fu_3080_p4 <= ipDataMetaFifo_read_reg_4578(311 downto 304);
    p_Result_6_i246_i_fu_3157_p4 <= ipDataMetaFifo_read_reg_4578(327 downto 320);
    p_Result_6_i249_i_fu_3241_p4 <= ipDataMetaFifo_read_reg_4578(343 downto 336);
    p_Result_6_i252_i_fu_3318_p4 <= ipDataMetaFifo_read_reg_4578(359 downto 352);
    p_Result_6_i255_i_fu_3402_p4 <= ipDataMetaFifo_read_reg_4578(375 downto 368);
    p_Result_6_i258_i_fu_3479_p4 <= ipDataMetaFifo_read_reg_4578(391 downto 384);
    p_Result_6_i261_i_fu_3563_p4 <= ipDataMetaFifo_read_reg_4578(407 downto 400);
    p_Result_6_i264_i_fu_3640_p4 <= ipDataMetaFifo_read_reg_4578(423 downto 416);
    p_Result_6_i267_i_fu_3724_p4 <= ipDataMetaFifo_read_reg_4578(439 downto 432);
    p_Result_6_i270_i_fu_3801_p4 <= ipDataMetaFifo_read_reg_4578(455 downto 448);
    p_Result_6_i273_i_fu_3885_p4 <= ipDataMetaFifo_read_reg_4578(471 downto 464);
    p_Result_7_fu_2122_p3 <= (p_Result_6_i207_i_fu_2113_p4 & p_Result_4_i206_i_fu_2104_p4);
    p_Result_8_fu_2199_p3 <= (p_Result_6_i210_i_fu_2190_p4 & p_Result_4_i209_i_fu_2181_p4);
    p_Result_9_fu_2283_p3 <= (p_Result_6_i213_i_fu_2274_p4 & p_Result_4_i212_i_fu_2265_p4);
    p_Result_s_fu_1537_p3 <= (trunc_ln674_1_fu_1534_p1 & p_Result_4_i_i_fu_1525_p4);
    select_ln566_10_fu_4075_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_586_p4;
    select_ln566_11_fu_4083_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_596_p4;
    select_ln566_12_fu_4097_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_616_p4;
    select_ln566_13_fu_4105_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_626_p4;
    select_ln566_14_fu_4119_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_646_p4;
    select_ln566_15_fu_4127_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_656_p4;
    select_ln566_16_fu_4141_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_676_p4;
    select_ln566_17_fu_4149_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_686_p4;
    select_ln566_18_fu_4163_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_706_p4;
    select_ln566_19_fu_4171_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_716_p4;
    select_ln566_1_fu_3973_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_446_p4;
    select_ln566_20_fu_4185_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_736_p4;
    select_ln566_21_fu_4193_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_746_p4;
    select_ln566_22_fu_4207_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_766_p4;
    select_ln566_23_fu_4215_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_776_p4;
    select_ln566_24_fu_4229_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_796_p4;
    select_ln566_25_fu_4237_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_806_p4;
    select_ln566_26_fu_4251_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_826_p4;
    select_ln566_27_fu_4259_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_836_p4;
    select_ln566_28_fu_4273_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_856_p4;
    select_ln566_29_fu_4281_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_866_p4;
    select_ln566_2_fu_3987_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_466_p4;
    select_ln566_3_fu_3995_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_476_p4;
    select_ln566_4_fu_4009_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_496_p4;
    select_ln566_5_fu_4017_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_506_p4;
    select_ln566_6_fu_4031_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_526_p4;
    select_ln566_7_fu_4039_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_536_p4;
    select_ln566_8_fu_4053_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_556_p4;
    select_ln566_9_fu_4061_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_566_p4;
    select_ln566_fu_3965_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4647(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_436_p4;
    select_ln878_10_fu_2417_p3 <= 
        zext_ln559_10_fu_2413_p1 when (icmp_ln878_5_fu_2368_p2(0) = '1') else 
        cics_ip_sums_sum_V_10;
    select_ln878_11_fu_2494_p3 <= 
        zext_ln559_11_fu_2490_p1 when (icmp_ln878_5_fu_2368_p2(0) = '1') else 
        cics_ip_sums_sum_V_11;
    select_ln878_12_fu_2578_p3 <= 
        zext_ln559_12_fu_2574_p1 when (icmp_ln878_6_fu_2529_p2(0) = '1') else 
        cics_ip_sums_sum_V_12;
    select_ln878_13_fu_2655_p3 <= 
        zext_ln559_13_fu_2651_p1 when (icmp_ln878_6_fu_2529_p2(0) = '1') else 
        cics_ip_sums_sum_V_13;
    select_ln878_14_fu_2740_p3 <= 
        zext_ln559_14_fu_2736_p1 when (tmp_18_fu_2690_p3(0) = '1') else 
        cics_ip_sums_sum_V_14;
    select_ln878_15_fu_2817_p3 <= 
        zext_ln559_15_fu_2813_p1 when (tmp_18_fu_2690_p3(0) = '1') else 
        cics_ip_sums_sum_V_15;
    select_ln878_16_fu_2901_p3 <= 
        zext_ln559_16_fu_2897_p1 when (icmp_ln878_7_fu_2852_p2(0) = '1') else 
        cics_ip_sums_sum_V_16;
    select_ln878_17_fu_2978_p3 <= 
        zext_ln559_17_fu_2974_p1 when (icmp_ln878_7_fu_2852_p2(0) = '1') else 
        cics_ip_sums_sum_V_17;
    select_ln878_18_fu_3062_p3 <= 
        zext_ln559_18_fu_3058_p1 when (icmp_ln878_8_fu_3013_p2(0) = '1') else 
        cics_ip_sums_sum_V_18;
    select_ln878_19_fu_3139_p3 <= 
        zext_ln559_19_fu_3135_p1 when (icmp_ln878_8_fu_3013_p2(0) = '1') else 
        cics_ip_sums_sum_V_19;
    select_ln878_1_fu_1671_p3 <= 
        zext_ln559_1_fu_1667_p1 when (icmp_ln878_fu_1545_p2(0) = '1') else 
        cics_ip_sums_sum_V_1;
    select_ln878_20_fu_3223_p3 <= 
        zext_ln559_20_fu_3219_p1 when (icmp_ln878_9_fu_3174_p2(0) = '1') else 
        cics_ip_sums_sum_V_20;
    select_ln878_21_fu_3300_p3 <= 
        zext_ln559_21_fu_3296_p1 when (icmp_ln878_9_fu_3174_p2(0) = '1') else 
        cics_ip_sums_sum_V_21;
    select_ln878_22_fu_3384_p3 <= 
        zext_ln559_22_fu_3380_p1 when (icmp_ln878_10_fu_3335_p2(0) = '1') else 
        cics_ip_sums_sum_V_22;
    select_ln878_23_fu_3461_p3 <= 
        zext_ln559_23_fu_3457_p1 when (icmp_ln878_10_fu_3335_p2(0) = '1') else 
        cics_ip_sums_sum_V_23;
    select_ln878_24_fu_3545_p3 <= 
        zext_ln559_24_fu_3541_p1 when (icmp_ln878_11_fu_3496_p2(0) = '1') else 
        cics_ip_sums_sum_V_24;
    select_ln878_25_fu_3622_p3 <= 
        zext_ln559_25_fu_3618_p1 when (icmp_ln878_11_fu_3496_p2(0) = '1') else 
        cics_ip_sums_sum_V_25;
    select_ln878_26_fu_3706_p3 <= 
        zext_ln559_26_fu_3702_p1 when (icmp_ln878_12_fu_3657_p2(0) = '1') else 
        cics_ip_sums_sum_V_26;
    select_ln878_27_fu_3783_p3 <= 
        zext_ln559_27_fu_3779_p1 when (icmp_ln878_12_fu_3657_p2(0) = '1') else 
        cics_ip_sums_sum_V_27;
    select_ln878_28_fu_3867_p3 <= 
        zext_ln559_28_fu_3863_p1 when (icmp_ln878_13_fu_3818_p2(0) = '1') else 
        cics_ip_sums_sum_V_28;
    select_ln878_29_fu_3944_p3 <= 
        zext_ln559_29_fu_3940_p1 when (icmp_ln878_13_fu_3818_p2(0) = '1') else 
        cics_ip_sums_sum_V_29;
    select_ln878_2_fu_1764_p3 <= 
        zext_ln559_2_fu_1760_p1 when (icmp_ln878_1_fu_1715_p2(0) = '1') else 
        cics_ip_sums_sum_V_2;
    select_ln878_3_fu_1841_p3 <= 
        zext_ln559_3_fu_1837_p1 when (icmp_ln878_1_fu_1715_p2(0) = '1') else 
        cics_ip_sums_sum_V_3;
    select_ln878_4_fu_1925_p3 <= 
        zext_ln559_4_fu_1921_p1 when (icmp_ln878_2_fu_1876_p2(0) = '1') else 
        cics_ip_sums_sum_V_4;
    select_ln878_5_fu_2002_p3 <= 
        zext_ln559_5_fu_1998_p1 when (icmp_ln878_2_fu_1876_p2(0) = '1') else 
        cics_ip_sums_sum_V_5;
    select_ln878_6_fu_2095_p3 <= 
        zext_ln559_6_fu_2091_p1 when (icmp_ln878_3_fu_2046_p2(0) = '1') else 
        cics_ip_sums_sum_V_6;
    select_ln878_7_fu_2172_p3 <= 
        zext_ln559_7_fu_2168_p1 when (icmp_ln878_3_fu_2046_p2(0) = '1') else 
        cics_ip_sums_sum_V_7;
    select_ln878_8_fu_2256_p3 <= 
        zext_ln559_8_fu_2252_p1 when (icmp_ln878_4_fu_2207_p2(0) = '1') else 
        cics_ip_sums_sum_V_8;
    select_ln878_9_fu_2333_p3 <= 
        zext_ln559_9_fu_2329_p1 when (icmp_ln878_4_fu_2207_p2(0) = '1') else 
        cics_ip_sums_sum_V_9;
    select_ln878_fu_1594_p3 <= 
        zext_ln559_fu_1590_p1 when (icmp_ln878_fu_1545_p2(0) = '1') else 
        cics_ip_sums_sum_V_0;
    tmp_10_fu_2067_p3 <= add_ln691_6_fu_2061_p2(16 downto 16);
    tmp_11_fu_2144_p3 <= add_ln691_7_fu_2138_p2(16 downto 16);
    tmp_12_fu_2228_p3 <= add_ln691_8_fu_2222_p2(16 downto 16);
    tmp_13_fu_2305_p3 <= add_ln691_9_fu_2299_p2(16 downto 16);
    tmp_14_fu_2389_p3 <= add_ln691_10_fu_2383_p2(16 downto 16);
    tmp_15_fu_2466_p3 <= add_ln691_11_fu_2460_p2(16 downto 16);
    tmp_16_fu_2550_p3 <= add_ln691_12_fu_2544_p2(16 downto 16);
    tmp_16_i_fu_4475_p61 <= (((((((((((((((((((((((((((((((((((((((((((((((((((((((((((ap_const_lv64_0 & select_ln878_29_reg_4847) & ap_const_lv15_0) & select_ln878_28_reg_4842) & ap_const_lv15_0) & select_ln878_27_reg_4837) & ap_const_lv15_0) & select_ln878_26_reg_4832) & ap_const_lv15_0) & select_ln878_25_reg_4827) & ap_const_lv15_0) & select_ln878_24_reg_4822) & ap_const_lv15_0) & select_ln878_23_reg_4817) & ap_const_lv15_0) & select_ln878_22_reg_4812) & ap_const_lv15_0) & select_ln878_21_reg_4807) & ap_const_lv15_0) & select_ln878_20_reg_4802) & ap_const_lv15_0) & select_ln878_19_reg_4797) & ap_const_lv15_0) & select_ln878_18_reg_4792) & ap_const_lv15_0) & select_ln878_17_reg_4787) & ap_const_lv15_0) & select_ln878_16_reg_4782) & ap_const_lv15_0) & select_ln878_15_reg_4777) & ap_const_lv15_0) & select_ln878_14_reg_4772) & ap_const_lv15_0) & select_ln878_13_reg_4767) & ap_const_lv15_0) & select_ln878_12_reg_4762) & ap_const_lv15_0) & select_ln878_11_reg_4757) & ap_const_lv15_0) & select_ln878_10_reg_4752) & ap_const_lv15_0) & select_ln878_9_reg_4747) & ap_const_lv15_0) & select_ln878_8_reg_4742) & ap_const_lv15_0) & select_ln878_7_reg_4737) & ap_const_lv15_0) & select_ln878_6_reg_4732) & ap_const_lv15_0) & select_ln878_5_reg_4727) & ap_const_lv15_0) & select_ln878_4_reg_4722) & ap_const_lv15_0) & select_ln878_3_reg_4717) & ap_const_lv15_0) & select_ln878_2_reg_4712) & ap_const_lv15_0) & select_ln878_1_reg_4707) & ap_const_lv15_0) & select_ln878_reg_4702);
    tmp_17_fu_2627_p3 <= add_ln691_13_fu_2621_p2(16 downto 16);
    tmp_18_fu_2690_p3 <= ipDataMetaFifo_read_reg_4578(3 downto 3);
    tmp_19_fu_2712_p3 <= add_ln691_14_fu_2706_p2(16 downto 16);
    tmp_20_fu_2789_p3 <= add_ln691_15_fu_2783_p2(16 downto 16);
    tmp_21_fu_2873_p3 <= add_ln691_16_fu_2867_p2(16 downto 16);
    tmp_22_fu_2950_p3 <= add_ln691_17_fu_2944_p2(16 downto 16);
    tmp_23_fu_3034_p3 <= add_ln691_18_fu_3028_p2(16 downto 16);
    tmp_24_fu_3111_p3 <= add_ln691_19_fu_3105_p2(16 downto 16);
    tmp_25_fu_3195_p3 <= add_ln691_20_fu_3189_p2(16 downto 16);
    tmp_26_fu_3272_p3 <= add_ln691_21_fu_3266_p2(16 downto 16);
    tmp_27_fu_3356_p3 <= add_ln691_22_fu_3350_p2(16 downto 16);
    tmp_28_fu_3433_p3 <= add_ln691_23_fu_3427_p2(16 downto 16);
    tmp_29_fu_3517_p3 <= add_ln691_24_fu_3511_p2(16 downto 16);
    tmp_30_fu_3594_p3 <= add_ln691_25_fu_3588_p2(16 downto 16);
    tmp_31_fu_3678_p3 <= add_ln691_26_fu_3672_p2(16 downto 16);
    tmp_32_fu_3755_p3 <= add_ln691_27_fu_3749_p2(16 downto 16);
    tmp_33_fu_3839_p3 <= add_ln691_28_fu_3833_p2(16 downto 16);
    tmp_34_fu_3916_p3 <= add_ln691_29_fu_3910_p2(16 downto 16);
    tmp_3_fu_1643_p3 <= add_ln691_1_fu_1637_p2(16 downto 16);
    tmp_4_fu_1706_p4 <= ipDataMetaFifo_read_reg_4578(3 downto 1);
    tmp_5_fu_1736_p3 <= add_ln691_2_fu_1730_p2(16 downto 16);
    tmp_6_fu_1813_p3 <= add_ln691_3_fu_1807_p2(16 downto 16);
    tmp_7_fu_1897_p3 <= add_ln691_4_fu_1891_p2(16 downto 16);
    tmp_8_fu_1974_p3 <= add_ln691_5_fu_1968_p2(16 downto 16);
    tmp_9_fu_2037_p4 <= ipDataMetaFifo_read_reg_4578(3 downto 2);
    tmp_fu_1566_p3 <= add_ln691_fu_1560_p2(16 downto 16);
    tmp_i_nbreadreq_fu_384_p3 <= (0=>(ipDataMetaFifo_empty_n), others=>'-');
    trunc_ln674_1_fu_1534_p1 <= ipDataMetaFifo_read_reg_4578(8 - 1 downto 0);
    trunc_ln674_fu_1522_p1 <= ipDataMetaFifo_read_reg_4578(4 - 1 downto 0);
    trunc_ln691_10_fu_2379_p1 <= cics_ip_sums_sum_V_10(16 - 1 downto 0);
    trunc_ln691_11_fu_2456_p1 <= cics_ip_sums_sum_V_11(16 - 1 downto 0);
    trunc_ln691_12_fu_2540_p1 <= cics_ip_sums_sum_V_12(16 - 1 downto 0);
    trunc_ln691_13_fu_2617_p1 <= cics_ip_sums_sum_V_13(16 - 1 downto 0);
    trunc_ln691_14_fu_2702_p1 <= cics_ip_sums_sum_V_14(16 - 1 downto 0);
    trunc_ln691_15_fu_2779_p1 <= cics_ip_sums_sum_V_15(16 - 1 downto 0);
    trunc_ln691_16_fu_2863_p1 <= cics_ip_sums_sum_V_16(16 - 1 downto 0);
    trunc_ln691_17_fu_2940_p1 <= cics_ip_sums_sum_V_17(16 - 1 downto 0);
    trunc_ln691_18_fu_3024_p1 <= cics_ip_sums_sum_V_18(16 - 1 downto 0);
    trunc_ln691_19_fu_3101_p1 <= cics_ip_sums_sum_V_19(16 - 1 downto 0);
    trunc_ln691_1_fu_1633_p1 <= cics_ip_sums_sum_V_1(16 - 1 downto 0);
    trunc_ln691_20_fu_3185_p1 <= cics_ip_sums_sum_V_20(16 - 1 downto 0);
    trunc_ln691_21_fu_3262_p1 <= cics_ip_sums_sum_V_21(16 - 1 downto 0);
    trunc_ln691_22_fu_3346_p1 <= cics_ip_sums_sum_V_22(16 - 1 downto 0);
    trunc_ln691_23_fu_3423_p1 <= cics_ip_sums_sum_V_23(16 - 1 downto 0);
    trunc_ln691_24_fu_3507_p1 <= cics_ip_sums_sum_V_24(16 - 1 downto 0);
    trunc_ln691_25_fu_3584_p1 <= cics_ip_sums_sum_V_25(16 - 1 downto 0);
    trunc_ln691_26_fu_3668_p1 <= cics_ip_sums_sum_V_26(16 - 1 downto 0);
    trunc_ln691_27_fu_3745_p1 <= cics_ip_sums_sum_V_27(16 - 1 downto 0);
    trunc_ln691_28_fu_3829_p1 <= cics_ip_sums_sum_V_28(16 - 1 downto 0);
    trunc_ln691_29_fu_3906_p1 <= cics_ip_sums_sum_V_29(16 - 1 downto 0);
    trunc_ln691_2_fu_1726_p1 <= cics_ip_sums_sum_V_2(16 - 1 downto 0);
    trunc_ln691_3_fu_1803_p1 <= cics_ip_sums_sum_V_3(16 - 1 downto 0);
    trunc_ln691_4_fu_1887_p1 <= cics_ip_sums_sum_V_4(16 - 1 downto 0);
    trunc_ln691_5_fu_1964_p1 <= cics_ip_sums_sum_V_5(16 - 1 downto 0);
    trunc_ln691_6_fu_2057_p1 <= cics_ip_sums_sum_V_6(16 - 1 downto 0);
    trunc_ln691_7_fu_2134_p1 <= cics_ip_sums_sum_V_7(16 - 1 downto 0);
    trunc_ln691_8_fu_2218_p1 <= cics_ip_sums_sum_V_8(16 - 1 downto 0);
    trunc_ln691_9_fu_2295_p1 <= cics_ip_sums_sum_V_9(16 - 1 downto 0);
    trunc_ln691_fu_1556_p1 <= cics_ip_sums_sum_V_0(16 - 1 downto 0);
    zext_ln1497_10_fu_2397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_2389_p3),16));
    zext_ln1497_11_fu_2474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_2466_p3),16));
    zext_ln1497_12_fu_2558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_2550_p3),16));
    zext_ln1497_13_fu_2635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_2627_p3),16));
    zext_ln1497_14_fu_2720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_2712_p3),16));
    zext_ln1497_15_fu_2797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_2789_p3),16));
    zext_ln1497_16_fu_2881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_2873_p3),16));
    zext_ln1497_17_fu_2958_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_2950_p3),16));
    zext_ln1497_18_fu_3042_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_3034_p3),16));
    zext_ln1497_19_fu_3119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_3111_p3),16));
    zext_ln1497_1_fu_1651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_1643_p3),16));
    zext_ln1497_20_fu_3203_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_3195_p3),16));
    zext_ln1497_21_fu_3280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_3272_p3),16));
    zext_ln1497_22_fu_3364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_3356_p3),16));
    zext_ln1497_23_fu_3441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_3433_p3),16));
    zext_ln1497_24_fu_3525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_3517_p3),16));
    zext_ln1497_25_fu_3602_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_3594_p3),16));
    zext_ln1497_26_fu_3686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_3678_p3),16));
    zext_ln1497_27_fu_3763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_3755_p3),16));
    zext_ln1497_28_fu_3847_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_3839_p3),16));
    zext_ln1497_29_fu_3924_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_3916_p3),16));
    zext_ln1497_2_fu_1744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_1736_p3),16));
    zext_ln1497_3_fu_1821_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_1813_p3),16));
    zext_ln1497_4_fu_1905_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_1897_p3),16));
    zext_ln1497_5_fu_1982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_1974_p3),16));
    zext_ln1497_6_fu_2075_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_2067_p3),16));
    zext_ln1497_7_fu_2152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_2144_p3),16));
    zext_ln1497_8_fu_2236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_2228_p3),16));
    zext_ln1497_9_fu_2313_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_2305_p3),16));
    zext_ln1497_fu_1574_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1566_p3),16));
    zext_ln559_10_fu_2413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_10_fu_2407_p2),17));
    zext_ln559_11_fu_2490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_11_fu_2484_p2),17));
    zext_ln559_12_fu_2574_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_12_fu_2568_p2),17));
    zext_ln559_13_fu_2651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_13_fu_2645_p2),17));
    zext_ln559_14_fu_2736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_14_fu_2730_p2),17));
    zext_ln559_15_fu_2813_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_15_fu_2807_p2),17));
    zext_ln559_16_fu_2897_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_16_fu_2891_p2),17));
    zext_ln559_17_fu_2974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_17_fu_2968_p2),17));
    zext_ln559_18_fu_3058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_18_fu_3052_p2),17));
    zext_ln559_19_fu_3135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_19_fu_3129_p2),17));
    zext_ln559_1_fu_1667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_1_fu_1661_p2),17));
    zext_ln559_20_fu_3219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_20_fu_3213_p2),17));
    zext_ln559_21_fu_3296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_21_fu_3290_p2),17));
    zext_ln559_22_fu_3380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_22_fu_3374_p2),17));
    zext_ln559_23_fu_3457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_23_fu_3451_p2),17));
    zext_ln559_24_fu_3541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_24_fu_3535_p2),17));
    zext_ln559_25_fu_3618_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_25_fu_3612_p2),17));
    zext_ln559_26_fu_3702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_26_fu_3696_p2),17));
    zext_ln559_27_fu_3779_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_27_fu_3773_p2),17));
    zext_ln559_28_fu_3863_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_28_fu_3857_p2),17));
    zext_ln559_29_fu_3940_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_29_fu_3934_p2),17));
    zext_ln559_2_fu_1760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_2_fu_1754_p2),17));
    zext_ln559_3_fu_1837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_3_fu_1831_p2),17));
    zext_ln559_4_fu_1921_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_4_fu_1915_p2),17));
    zext_ln559_5_fu_1998_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_5_fu_1992_p2),17));
    zext_ln559_6_fu_2091_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_6_fu_2085_p2),17));
    zext_ln559_7_fu_2168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_7_fu_2162_p2),17));
    zext_ln559_8_fu_2252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_8_fu_2246_p2),17));
    zext_ln559_9_fu_2329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_9_fu_2323_p2),17));
    zext_ln559_fu_1590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_fu_1584_p2),17));
    zext_ln691_10_fu_2375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_10_fu_2360_p3),17));
    zext_ln691_11_fu_2452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_11_fu_2444_p3),17));
    zext_ln691_12_fu_2536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_12_fu_2521_p3),17));
    zext_ln691_13_fu_2613_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_13_fu_2605_p3),17));
    zext_ln691_14_fu_2698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_14_fu_2682_p3),17));
    zext_ln691_15_fu_2775_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_15_fu_2767_p3),17));
    zext_ln691_16_fu_2859_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_16_fu_2844_p3),17));
    zext_ln691_17_fu_2936_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_17_fu_2928_p3),17));
    zext_ln691_18_fu_3020_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_18_fu_3005_p3),17));
    zext_ln691_19_fu_3097_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_19_fu_3089_p3),17));
    zext_ln691_1_fu_1629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_fu_1621_p3),17));
    zext_ln691_20_fu_3181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_20_fu_3166_p3),17));
    zext_ln691_21_fu_3258_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_21_fu_3250_p3),17));
    zext_ln691_22_fu_3342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_22_fu_3327_p3),17));
    zext_ln691_23_fu_3419_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_23_fu_3411_p3),17));
    zext_ln691_24_fu_3503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_24_fu_3488_p3),17));
    zext_ln691_25_fu_3580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_25_fu_3572_p3),17));
    zext_ln691_26_fu_3664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_26_fu_3649_p3),17));
    zext_ln691_27_fu_3741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_27_fu_3733_p3),17));
    zext_ln691_28_fu_3825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_28_fu_3810_p3),17));
    zext_ln691_29_fu_3902_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_29_fu_3894_p3),17));
    zext_ln691_2_fu_1722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_2_fu_1698_p3),17));
    zext_ln691_3_fu_1799_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_3_fu_1791_p3),17));
    zext_ln691_4_fu_1883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_4_fu_1868_p3),17));
    zext_ln691_5_fu_1960_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_5_fu_1952_p3),17));
    zext_ln691_6_fu_2053_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_6_fu_2029_p3),17));
    zext_ln691_7_fu_2130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_7_fu_2122_p3),17));
    zext_ln691_8_fu_2214_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_8_fu_2199_p3),17));
    zext_ln691_9_fu_2291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_9_fu_2283_p3),17));
    zext_ln691_fu_1552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_s_fu_1537_p3),17));
end behav;
