

================================================================
== Vivado HLS Report for 'atax'
================================================================
* Date:           Wed May 26 17:04:24 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        io1_l1n1n1_l3n1p1
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.419|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  41420|  41420|  41420|  41420|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-------+-------+----------+-----------+-----------+------+----------+
        |           |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-------+-------+----------+-----------+-----------+------+----------+
        |- lprd_1   |   4352|   4352|        68|          -|          -|    64|    no    |
        | + lprd_2  |     64|     64|         2|          1|          1|    64|    yes   |
        |- lp1      |  32896|  32896|       514|          -|          -|    64|    no    |
        | + lp2     |    512|    512|         8|          -|          -|    64|    no    |
        |- lp3_lp4  |   4102|   4102|         8|          1|          1|  4096|    yes   |
        |- lpwr_1   |     64|     64|         2|          1|          1|    64|    yes   |
        +-----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     297|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     355|     349|    -|
|Memory           |       12|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     363|    -|
|Register         |        0|      -|     426|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       12|      5|     781|    1073|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |atax_fadd_32ns_32bkb_U1  |atax_fadd_32ns_32bkb  |        0|      2|  227|  214|
    |atax_fmul_32ns_32cud_U2  |atax_fmul_32ns_32cud  |        0|      3|  128|  135|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  355|  349|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-----------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------+---------+---+----+------+-----+------+-------------+
    |buff_A_U      |atax_buff_A      |        8|  0|   0|  4096|   32|     1|       131072|
    |buff_x_U      |atax_buff_x      |        1|  0|   0|    64|   32|     1|         2048|
    |tmp1_U        |atax_buff_x      |        1|  0|   0|    64|   32|     1|         2048|
    |buff_y_out_U  |atax_buff_y_out  |        2|  0|   0|    64|   32|     1|         2048|
    +--------------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total         |                 |       12|  0|   0|  4288|  128|     4|       137216|
    +--------------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_356_p2                      |     +    |      0|  0|  15|           7|           1|
    |i_5_fu_411_p2                      |     +    |      0|  0|  15|           7|           1|
    |i_6_fu_554_p2                      |     +    |      0|  0|  15|           7|           1|
    |i_7_fu_477_p2                      |     +    |      0|  0|  15|           7|           1|
    |indvar_flatten_next_fu_471_p2      |     +    |      0|  0|  20|          13|           1|
    |j_3_fu_385_p2                      |     +    |      0|  0|  15|           7|           1|
    |j_4_fu_440_p2                      |     +    |      0|  0|  15|           7|           1|
    |j_5_fu_542_p2                      |     +    |      0|  0|  15|           7|           1|
    |tmp_13_fu_395_p2                   |     +    |      0|  0|  21|          14|          14|
    |tmp_17_fu_531_p2                   |     +    |      0|  0|  21|          14|          14|
    |tmp_18_fu_455_p2                   |     +    |      0|  0|  21|          14|          14|
    |ap_block_pp2_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state26_pp2_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_483_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond3_fu_434_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond4_fu_405_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond5_fu_379_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond6_fu_350_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond_flatten_fu_465_p2         |   icmp   |      0|  0|  13|          13|          14|
    |exitcond_fu_548_p2                 |   icmp   |      0|  0|  11|           7|           8|
    |j_2_mid2_fu_489_p3                 |  select  |      0|  0|   7|           1|           1|
    |p_v_fu_497_p3                      |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 297|         172|         131|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  93|         19|    1|         19|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter7       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_i_2_phi_fu_293_p4  |   9|          2|    7|         14|
    |buff_A_address0               |  21|          4|   12|         48|
    |buff_x_address0               |  15|          3|    6|         18|
    |buff_y_out_address0           |  15|          3|    6|         18|
    |buff_y_out_address1           |  15|          3|    6|         18|
    |grp_fu_322_p0                 |  15|          3|   32|         96|
    |grp_fu_330_p1                 |  15|          3|   32|         96|
    |i_1_reg_256                   |   9|          2|    7|         14|
    |i_2_reg_289                   |   9|          2|    7|         14|
    |i_3_reg_311                   |   9|          2|    7|         14|
    |i_reg_233                     |   9|          2|    7|         14|
    |indvar_flatten_reg_278        |   9|          2|   13|         26|
    |j_1_reg_267                   |   9|          2|    7|         14|
    |j_2_reg_300                   |   9|          2|    7|         14|
    |j_reg_245                     |   9|          2|    7|         14|
    |tmp1_address0                 |  21|          4|    6|         24|
    |tmp1_d0                       |  15|          3|   32|         96|
    |y_out_blk_n                   |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 363|         75|  207|        583|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1    |   1|   0|    1|          0|
    |buff_x_load_reg_646        |  32|   0|   32|          0|
    |buff_y_out_addr_2_reg_675  |   6|   0|    6|          0|
    |exitcond5_reg_590          |   1|   0|    1|          0|
    |exitcond_flatten_reg_651   |   1|   0|    1|          0|
    |exitcond_reg_691           |   1|   0|    1|          0|
    |i_1_reg_256                |   7|   0|    7|          0|
    |i_2_reg_289                |   7|   0|    7|          0|
    |i_3_reg_311                |   7|   0|    7|          0|
    |i_4_reg_568                |   7|   0|    7|          0|
    |i_5_reg_613                |   7|   0|    7|          0|
    |i_reg_233                  |   7|   0|    7|          0|
    |indvar_flatten_reg_278     |  13|   0|   13|          0|
    |j_1_reg_267                |   7|   0|    7|          0|
    |j_2_reg_300                |   7|   0|    7|          0|
    |j_4_reg_631                |   7|   0|    7|          0|
    |j_reg_245                  |   7|   0|    7|          0|
    |p_v_reg_660                |   7|   0|    7|          0|
    |reg_334                    |  32|   0|   32|          0|
    |reg_339                    |  32|   0|   32|          0|
    |reg_344                    |  32|   0|   32|          0|
    |tmp1_addr_1_reg_623        |   6|   0|    6|          0|
    |tmp_12_cast_reg_585        |   7|   0|   14|          7|
    |tmp_17_cast_reg_618        |   7|   0|   14|          7|
    |tmp_18_cast_reg_599        |  14|   0|   64|         50|
    |tmp_reg_573                |   7|   0|   64|         57|
    |buff_y_out_addr_2_reg_675  |  64|  32|    6|          0|
    |exitcond_flatten_reg_651   |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 426|  64|  426|        121|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |     atax     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |     atax     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |     atax     | return value |
|ap_done       | out |    1| ap_ctrl_hs |     atax     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |     atax     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |     atax     | return value |
|A_address0    | out |   12|  ap_memory |       A      |     array    |
|A_ce0         | out |    1|  ap_memory |       A      |     array    |
|A_q0          |  in |   32|  ap_memory |       A      |     array    |
|x_address0    | out |    6|  ap_memory |       x      |     array    |
|x_ce0         | out |    1|  ap_memory |       x      |     array    |
|x_q0          |  in |   32|  ap_memory |       x      |     array    |
|y_out_din     | out |   32|   ap_fifo  |     y_out    |    pointer   |
|y_out_full_n  |  in |    1|   ap_fifo  |     y_out    |    pointer   |
|y_out_write   | out |    1|   ap_fifo  |     y_out    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

