INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 24 21:24:15 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : if_float2
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.103ns  (required time - arrival time)
  Source:                 addf0/ip/roundingAdder/X_1_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.823ns (24.551%)  route 5.602ns (75.449%))
  Logic Levels:           23  (CARRY4=10 LUT2=1 LUT5=1 LUT6=11)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 11.548 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3192, unset)         1.625     1.625    addf0/ip/roundingAdder/clk
    SLICE_X16Y36         FDRE                                         r  addf0/ip/roundingAdder/X_1_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.259     1.884 r  addf0/ip/roundingAdder/X_1_d1_reg[0]/Q
                         net (fo=2, routed)           0.243     2.127    addf0/ip/roundingAdder/X_1_d1_reg_n_0_[0]
    SLICE_X17Y36         LUT2 (Prop_lut2_I0_O)        0.043     2.170 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_41/O
                         net (fo=1, routed)           0.000     2.170    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_41_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.429 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.429    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_37_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.482 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.482    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_36_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.535 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000     2.535    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_39_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.588 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.588    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_30_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.641 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.641    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_29_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.694 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.694    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_14_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.747 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.747    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_23_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.800 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000     2.800    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_26_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.911 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_27/O[0]
                         net (fo=3, routed)           0.368     3.280    addf0/ip/roundingAdder/RoundedExpFrac[32]
    SLICE_X16Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.404 f  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_12/O
                         net (fo=20, routed)          0.549     3.953    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_12_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I4_O)        0.043     3.996 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_17/O
                         net (fo=2, routed)           0.450     4.446    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_17_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I2_O)        0.043     4.489 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_8/O
                         net (fo=4, routed)           0.306     4.795    buffer8/control/cmpf0/operator/ieee2nfloat_0/eqOp__21_alias
    SLICE_X15Y39         LUT6 (Prop_lut6_I3_O)        0.043     4.838 r  buffer8/control/dataReg[2]_i_1__1_comp_1/O
                         net (fo=6, routed)           0.414     5.252    buffer16/control/mux3_outs[2]
    SLICE_X15Y38         LUT6 (Prop_lut6_I1_O)        0.043     5.295 r  buffer16/control/result0_i_9/O
                         net (fo=6, routed)           0.367     5.662    buffer16/control/result0_i_9_n_0
    SLICE_X16Y37         LUT6 (Prop_lut6_I5_O)        0.043     5.705 r  buffer16/control/a_loadAddr[6]_INST_0_i_2_comp/O
                         net (fo=4, routed)           0.343     6.049    buffer16/control/dataReg_reg[5]
    SLICE_X18Y38         LUT5 (Prop_lut5_I4_O)        0.043     6.092 r  buffer16/control/result0_i_5/O
                         net (fo=1, routed)           0.000     6.092    cmpi0/S[2]
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.275 r  cmpi0/result0/CO[3]
                         net (fo=16, routed)          0.451     6.726    buffer8/control/CO[0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.043     6.769 r  buffer8/control/x0_ready_INST_0_i_3_comp/O
                         net (fo=5, routed)           0.198     6.966    buffer6/fifo/control/control_merge0_index
    SLICE_X20Y38         LUT6 (Prop_lut6_I3_O)        0.043     7.009 r  buffer6/fifo/control/i__i_1_comp/O
                         net (fo=83, routed)          0.495     7.505    buffer2/control/p_2_in
    SLICE_X21Y34         LUT6 (Prop_lut6_I3_O)        0.043     7.548 f  buffer2/control/minus_trace_storeData[29]_INST_0_i_1_comp/O
                         net (fo=24, routed)          0.614     8.162    buffer2/control/buffer2_outs[2]
    SLICE_X20Y39         LUT6 (Prop_lut6_I2_O)        0.043     8.205 r  buffer2/control/Mint_i_59/O
                         net (fo=24, routed)          0.488     8.692    buffer2/control/mulf0/ieee2nfloat_rhs/eqOp1_in
    SLICE_X21Y43         LUT6 (Prop_lut6_I3_O)        0.043     8.735 r  buffer2/control/Mint_i_23/O
                         net (fo=2, routed)           0.315     9.050    mulf0/ip/SignificandMultiplication/tile_0_mult/A[17]
    DSP48_X1Y16          DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=3192, unset)         1.548    11.548    mulf0/ip/SignificandMultiplication/tile_0_mult/clk
    DSP48_X1Y16          DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/CLK
                         clock pessimism              0.090    11.638    
                         clock uncertainty           -0.035    11.602    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -2.655     8.947    mulf0/ip/SignificandMultiplication/tile_0_mult/Mint
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                 -0.103    




