Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jun 10 16:43:32 2025
| Host         : BERNA-R7X3D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu7ev
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   647 |
|    Minimum number of control sets                        |   647 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   442 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   647 |
| >= 0 to < 4        |   121 |
| >= 4 to < 6        |    42 |
| >= 6 to < 8        |    17 |
| >= 8 to < 10       |   235 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     2 |
| >= 16              |   208 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             466 |          196 |
| No           | No                    | Yes                    |              99 |           32 |
| No           | Yes                   | No                     |             363 |          210 |
| Yes          | No                    | No                     |           11312 |         1810 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1766 |          432 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                        Enable Signal                                                                                                                        |                                                                                                                    Set/Reset Signal                                                                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/state                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                     |                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                              | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                     | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_8_[0]                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                       | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                                                                                      |                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                        | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_8                                                                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_state                                                                                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                        | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/E[0]                                                                                                    | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rvalid_i                                                                                                                                              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_state                                                                                                                                                     | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg_n_8_[0]                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/m_ready_d[1]_i_1_n_8                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_8_[0]                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                                                                                  | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.s_read_cmd_vacancy_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_reg.wroute_split/m_ready_d[1]_i_1_n_8                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.s_write_cmd_vacancy_i_reg_0                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                       | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                    | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_reg.s_write_cmd_vacancy_i_reg_0                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_reg.s_read_cmd_vacancy_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/empty_21_fu_1042_reg[0]                                                                                                                                                                           | design_1_i/sha256_top_0/inst/empty_21_fu_1042[1]_i_1_n_8                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                     | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                                                                                      | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/ap_CS_fsm_reg[22]                                                                                                                                                                                 | design_1_i/sha256_top_0/inst/empty_fu_5101                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                                                                                      | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                                                                                  | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                                                                                                         | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                                                                                     | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/control_s_axi_U/int_ier10_out                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                                                                                 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg                                                                                                     |                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_1[0]                                                                                                    | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                       | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/SR[0]                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                             |                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                |                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                                  |                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/E[0]                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                                                               |                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg_n_8_[0]                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                              |                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rvalid_i                                                                                                                                              | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_reg.wroute_split/E[0]                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[164]_0                                                                                  |                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[164]_0                                                                                  | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/SR[0]                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                              |                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                              |                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_8                                                                                                           | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i_reg_0[0]                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.state                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_state                                                                                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.state                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/state                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_state                                                                                                                                                     | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                              | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i_reg_0[0]                                                                                                              | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                                                                                                          | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_8                                                                                                                     | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_8                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                   | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                   | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push119_out                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[1]_i_1_n_8                                                                                                                                     | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[1]_i_1_n_8                                                                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/fifoaddr[3]_i_1__1_n_8                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_reg.woffset_vacancy_i_reg_0                                                                              |                                                                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_8                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_8                                                                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_8                                                                                                                                                                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                   |                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__6_n_8                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/fifoaddr[3]_i_1__0_n_8                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg_0[0]                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                   |                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_8                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg_0[0]                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[2][0]                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__2_n_8                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_8                                                                                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__3_n_8                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_1_fu_1673/flow_control_loop_pipe_sequential_init_U/empty_fu_24                                                                                                                                         |                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__7_n_8                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_8                                                                                                                      | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[2][0]                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/E[0]                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_8                                                                                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__2_n_8                                                                                                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/ap_CS_fsm_state1                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state33                                                                                                                                                                                                              | design_1_i/sha256_top_0/inst/ap_CS_fsm[24]_i_1_n_8                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_req[0]                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_111_3_fu_1577/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                      |                                                                                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/control_s_axi_U/rdata[31]_i_2_n_8                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558/flow_control_loop_pipe_sequential_init_U/i_7_in_fu_52                                                                                              |                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290                                                                                            | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg                          |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_req[0]                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290                                                                   | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                  | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_8                                                                                                                                        | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_8                                                                                                                                          | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state24                                                                                                                                                                                                              | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[8].srl_nx1/shift_qual                                                                                                         |                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                      |                                                                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                             |                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_49[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_26[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_7[0]                                                                                    |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_9[0]                                                                                    |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_51[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_5[0]                                                                                    |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_6[0]                                                                                    |                                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_50[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_52[0]                                                                                   |                                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_8[0]                                                                                    |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_53[0]                                                                                   |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                      |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_0[0]                                                                                    |                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_1[0]                                                                                    |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30][0]                                                                                      |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_3[0]                                                                                    |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_4[0]                                                                                    |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_2[0]                                                                                    |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101160_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101126_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_510192_out                                                                                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_510184_out                                                                                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101192_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101176_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/in_data_56_loc_0_reg_13070                                                                                                                                                                            | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/in_data_56_loc_0_reg_1307[7]_i_1_n_8                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101100_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101                                                                                                                                                                                                                  | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101108_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_8                                                                                                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101106_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101104_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101102_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_13[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_8                                                                                                                                           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_8                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_4[0]                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/in_data_90_fu_630[7]_i_1_n_8                                                                                                                                                                                                   | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/in_data_97_fu_658[7]_i_1_n_8                                                                                                                                                                                                   | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/in_data_98_fu_662[7]_i_1_n_8                                                                                                                                                                                                   | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/in_data_95_fu_650[7]_i_1_n_8                                                                                                                                                                                                   | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/in_data_73_fu_562[7]_i_1_n_8                                                                                                                                                                                                   | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/p_0_in72_out                                                                                                                                                                                                                   | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/in_data_113_fu_722[7]_i_1_n_8                                                                                                                                                                                                  | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/in_data_112_fu_718[7]_i_1_n_8                                                                                                                                                                                                  | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/in_data_111_fu_714[7]_i_1_n_8                                                                                                                                                                                                  | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/in_data_114_fu_726[7]_i_1_n_8                                                                                                                                                                                                  | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/in_data_109_fu_706[7]_i_1_n_8                                                                                                                                                                                                  | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_510186_out                                                                                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101188_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101164_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101136_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101114_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101130_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101152_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101154_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101158_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101156_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101110_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101142_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101112_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_510174_out                                                                                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101148_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101144_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101182_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101122_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_510182_out                                                                                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101186_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101178_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_510188_out                                                                                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_17[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101194_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101120_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101116_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_510180_out                                                                                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101132_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_510178_out                                                                                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_8                                                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101118_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[9]_i_1_n_8                                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_8                                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101128_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_510198_out                                                                                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101184_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_510196_out                                                                                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_510194_out                                                                                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101180_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101174_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_510176_out                                                                                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/control_s_axi_U/aw_hs                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101190_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101150_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_111_3_fu_1577/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30][0]                                                                                      |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_28[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_3[0]                                                                                    |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/state_reg[s_ready_i]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_31[0]                                                                                   |                                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_35[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/gen_wsplitter.aw_split_state_reg[0]                                                                                                                    |                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_33[0]                                                                                   |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_38[0]                                                                                   |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_42[0]                                                                                   |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_0[0]                                                                                    |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_1[0]                                                                                    |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_12[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_18[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_21[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_23[0]                                                                                   |                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_8                                                                                                                                          | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_27[0]                                                                                   |                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_37[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[8].srl_nx1/shift_qual                                                                                                                       |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_20[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_39[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_4[0]                                                                                    |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_40[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_15[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_25[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_41[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_44[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_14[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_32[0]                                                                                   |                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_45[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30][0]                                                                                      |                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_19[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_2[0]                                                                                    |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_24[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_22[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_11[0]                                                                                   |                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_34[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_36[0]                                                                                   |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_fu_5101146_out                                                                                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_29[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_16[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_30[0]                                                                                   |                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_43[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_10[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_46[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/ap_CS_fsm_reg[7]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_47[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[27]_3[0]                                                                                                                |                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[27]_5[0]                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[27]_2[0]                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[27]_6[0]                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[27]_8[0]                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[27]_0[0]                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[27]_4[0]                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[27][0]                                                                                                                  |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[27]_1[0]                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[27]_9[0]                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[30]_48[0]                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824_ap_start_reg_reg[0]                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[0]_1[0]                                                                                                                |                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_13[0]                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_9[0]                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[2]_0[0]                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_32[0]                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[0]_3[0]                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[0]_2[0]                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[1][0]                                                                                                                  |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_10[0]                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_25[0]                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_21[0]                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_0[0]                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_19[0]                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_26[0]                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_33[0]                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_5[0]                                                                                                                |                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_11[0]                                                                                                               |                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824_ap_start_reg_reg_4[0]                                                                 |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824_ap_start_reg_reg_0[0]                                                                 |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824_ap_start_reg_reg_6[0]                                                                 |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_12[0]                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_34[0]                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_8[0]                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[2][0]                                                                                                                  |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[0][0]                                                                                                                  |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[0]_0[0]                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_17[0]                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_16[0]                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_2[0]                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_20[0]                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_22[0]                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_23[0]                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_28[0]                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824_ap_start_reg_reg_3[0]                                                                 |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824_ap_start_reg_reg_5[0]                                                                 |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_1[0]                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_24[0]                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_6[0]                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_18[0]                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_30[0]                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_14[0]                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_7[0]                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824_ap_start_reg_reg_1[0]                                                                 |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[0]_4[0]                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_29[0]                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_3[0]                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824_ap_start_reg_reg_2[0]                                                                 |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_27[0]                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3][0]                                                                                                                  |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_15[0]                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_31[0]                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_8                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[5]                                                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[6]                                                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[11]                                                                                                                                              |                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[8]                                                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[7]                                                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1                                                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[9]                                                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[12]                                                                                                                                              |                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[10]                                                                                                                                              |                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[3]                                                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[14]                                                                                                                                              |                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                       | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_8                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                      | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_8                                                                                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[4]                                                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_8                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[13]                                                                                                                                              |                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                         |                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_8                                                                                                                                          |                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/PS8_i[0]                                                                                                                        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/i___0_n_8                                                                                                                                              |                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[9]_i_1_n_8                                                                                                                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1131]_1[0]                                                                                                                          |                                                                                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/PS8_i[0]                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                             |                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                 |                                                                                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                        |                                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/gen_pipelined.state_reg[1]                                                                                            |                                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                 |                                                                                                                                                                                                                                                        |                7 |             12 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                    |                                                                                                                                                                                                                                                        |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                           |                                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                                                              |                                                                                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                        |                                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                    |                                                                                                                                                                                                                                                        |                7 |             12 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                      | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                9 |             14 |         1.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                         |                9 |             14 |         1.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913/flow_control_loop_pipe_sequential_init_U/i_fu_3700                                                                                           |                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                  |                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                  |                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                  |                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_0                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_8                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                  |                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_8                                                                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_0                                                                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913/flow_control_loop_pipe_sequential_init_U/i_fu_3700                                                                  |                                                                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i__n_8                                                                                                                                             |                                                                                                                                                                                                                                                        |                6 |             18 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                |               14 |             18 |         1.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                         |                                                                                                                                                                                                                                                        |                6 |             18 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                         |                                                                                                                                                                                                                                                        |                9 |             20 |         2.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_8                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             20 |         2.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                                                                      |                                                                                                                                                                                                                                                        |                3 |             20 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                               |                                                                                                                                                                                                                                                        |                7 |             20 |         2.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/i___0_n_8                                                                                                                                              |                                                                                                                                                                                                                                                        |                6 |             20 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                             |                                                                                                                                                                                                                                                        |                6 |             20 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                                                              |                                                                                                                                                                                                                                                        |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___0_n_8                                                                                                                                          |                                                                                                                                                                                                                                                        |                6 |             22 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                         |                                                                                                                                                                                                                                                        |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_NS_fsm1330_out                                                                                                                                                                                                              | design_1_i/sha256_top_0/inst/ap_CS_fsm[24]_i_1_n_8                                                                                                                                                                                                     |                3 |             23 |         7.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                            |                                                                                                                                                                                                                                                        |               11 |             23 |         2.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                            |                                                                                                                                                                                                                                                        |               12 |             23 |         1.92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                   |                                                                                                                                                                                                                                                        |                3 |             23 |         7.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                   |                                                                                                                                                                                                                                                        |                4 |             23 |         5.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                |               25 |             26 |         1.04 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/control_s_axi_U/rdata[31]_i_2_n_8                                                                                                                                                                                              | design_1_i/sha256_top_0/inst/control_s_axi_U/rdata[31]_i_1_n_8                                                                                                                                                                                         |                4 |             26 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push119_out                                                                                                                                |                                                                                                                                                                                                                                                        |               13 |             31 |         2.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/in_data_127_fu_7780                                                                                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                6 |             31 |         5.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_7[0]                                                       |                                                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_4[0]                                                       |                                                                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_15[0]                                                      |                                                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_1[0]                                                       |                                                                                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_13[0]                                                      |                                                                                                                                                                                                                                                        |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_9[0]                                                       |                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_3[0]                                                       |                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg_0[0] |                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg_2[0] |                                                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_2[0]                                                       |                                                                                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_14[0]                                                      |                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_18[0]                                                      |                                                                                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_14[0]                                                      |                                                                                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_12[0]                                                      |                                                                                                                                                                                                                                                        |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_7[0]                                                       |                                                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg_1[0] |                                                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/E[0]                                                                       |                                                                                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                |                                                                                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg_2[0]                          |                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg_0[0]                          |                                                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg_1[0]                          |                                                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_21[0]                                                                               |                                                                                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_17[0]                                                                               |                                                                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_12[0]                                                                               |                                                                                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[3]_1[0]                                                                                |                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_12[0]                                                                               |                                                                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_9[0]                                                                                |                                                                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[3]_2[0]                                                                                |                                                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_1[0]                                                                                |                                                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_10[0]                                                                               |                                                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_18[0]                                                                               |                                                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_6[0]                                                                                |                                                                                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_3[0]                                                                                |                                                                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[0]_0[0]                                                                                |                                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_19[0]                                                                               |                                                                                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_1[0]                                                                                |                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_4[0]                                                                                |                                                                                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_10[0]                                                                               |                                                                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[0]_1[0]                                                                                |                                                                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_6[0]                                                                                |                                                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_4[0]                                                                                |                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_8[0]                                                                                |                                                                                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_16[0]                                                                               |                                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_13[0]                                                                               |                                                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_11[0]                                                                               |                                                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[3]_0[0]                                                                                |                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_0[0]                                                                                |                                                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_3[0]                                                                                |                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_14[0]                                                                               |                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_15[0]                                                                               |                                                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_2[0]                                                                                |                                                                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_13[0]                                                                               |                                                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_0[0]                                                                                |                                                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_8[0]                                                                                |                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_14[0]                                                                               |                                                                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_9[0]                                                                                |                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_5[0]                                                                                |                                                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_11[0]                                                                               |                                                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_16[0]                                                                               |                                                                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_7[0]                                                                                |                                                                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_20[0]                                                                               |                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_2[0]                                                                                |                                                                                                                                                                                                                                                        |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_15[0]                                                                               |                                                                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_5[0]                                                                                |                                                                                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913_ap_start_reg                                                                                                                                 |                                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_8                                                                                                                                   | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_8                                                                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_19[0]                                                      |                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                          |                                                                                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_8                                                                                           |                                                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_8                                                                                           |                                                                                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_8                                                                                           |                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913_ap_start_reg                                                                                                        |                                                                                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state10                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state8                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state18                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state21                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state7                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state12                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state17                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state13                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state19                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state6                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state20                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state16                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state14                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state15                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state4                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state26                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state9                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state5                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_20_fu_522                                                                                                                                                                                                                | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                               |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/empty_23_fu_1054                                                                                                                                                                                                               | design_1_i/sha256_top_0/inst/ap_CS_fsm[24]_i_1_n_8                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[3]_0[0]                                                       |                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_9[0]                                                       |                                                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/control_s_axi_U/ap_busy_out[0]                                                                                                                                                                                                 | design_1_i/cycle_counter_0/inst/counter[0]_i_1_n_8                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_5[0]                                                       |                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/cycle_counter_0/inst/reg_out                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_11[0]                                                      |                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_16[0]                                                      |                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_6[0]                                                       |                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_20[0]                                                      |                                                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_8[0]                                                       |                                                                                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_4[0]                                                       |                                                                                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_10[0]                                                      |                                                                                                                                                                                                                                                        |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_13[0]                                                      |                                                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[0]_1[0]                                                       |                                                                                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_21[0]                                                      |                                                                                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_6[0]                                                       |                                                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_5[0]                                                       |                                                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_12[0]                                                      |                                                                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_2[0]                                                       |                                                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_1[0]                                                       |                                                                                                                                                                                                                                                        |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[3]_1[0]                                                       |                                                                                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[3]_2[0]                                                       |                                                                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_11[0]                                                      |                                                                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_0[0]                                                       |                                                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_16[0]                                                      |                                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_0[0]                                                       |                                                                                                                                                                                                                                                        |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_17[0]                                                      |                                                                                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_8[0]                                                       |                                                                                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_15[0]                                                      |                                                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_3[0]                                                       |                                                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[1]_10[0]                                                      |                                                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[0]_0[0]                                                       |                                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]_7[0]                                                                                |                                                                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1132]_i_1_n_8                                                                                                                                                              |                                                                                                                                                                                                                                                        |               13 |             39 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               13 |             39 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1132]_i_1__0_n_8                                                                                                                                                           |                                                                                                                                                                                                                                                        |                8 |             39 |         4.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                7 |             39 |         5.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1132]_i_1_n_8                                                                                                                                                              |                                                                                                                                                                                                                                                        |               13 |             41 |         3.15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1132]_i_1__0_n_8                                                                                                                                                           |                                                                                                                                                                                                                                                        |               10 |             41 |         4.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               13 |             41 |         3.15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             41 |         4.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                      |               18 |             45 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/ap_CS_fsm_state5                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               21 |             56 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_fu_1750_in_data_56_o_ap_vld                                                                                                                                                          |                                                                                                                                                                                                                                                        |               22 |             61 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/ap_CS_fsm_state4                                                                                                                                                         |                                                                                                                                                                                                                                                        |               36 |             64 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/ap_CS_fsm_state5                                                                                                                                                         |                                                                                                                                                                                                                                                        |               23 |             64 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/ap_CS_fsm_state11                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               34 |             64 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/ap_CS_fsm_state12                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               29 |             64 |         2.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/ap_CS_fsm_state5                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               27 |             64 |         2.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/ap_CS_fsm_state13                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               32 |             64 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/ap_CS_fsm_state4                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               34 |             64 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/ap_CS_fsm_state2                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               34 |             64 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/ap_CS_fsm_state2                                                                                                                                                         |                                                                                                                                                                                                                                                        |               39 |             64 |         1.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state25                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               14 |             67 |         4.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state34                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               16 |             67 |         4.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                    |               32 |             99 |         3.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                     |               60 |            119 |         1.98 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[143].srl_nx1/push                                                                                                      |                                                                                                                                                                                                                                                        |               34 |            128 |         3.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                                                        |                                                                                                                                                                                                                                                        |               21 |            128 |         6.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[143].srl_nx1/push                                                                                                      |                                                                                                                                                                                                                                                        |               21 |            128 |         6.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                                                        |                                                                                                                                                                                                                                                        |               34 |            128 |         3.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                         |                                                                                                                                                                                                                                                        |               34 |            128 |         3.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                         |                                                                                                                                                                                                                                                        |               48 |            128 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                           |                                                                                                                                                                                                                                                        |               53 |            131 |         2.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                      |                                                                                                                                                                                                                                                        |               30 |            135 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                                                                         |                                                                                                                                                                                                                                                        |               20 |            146 |         7.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                                        |                                                                                                                                                                                                                                                        |               20 |            146 |         7.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_valid                                                                          |                                                                                                                                                                                                                                                        |               28 |            151 |         5.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/state_address015_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               52 |            224 |         4.31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                |                                                                                                                                                                                                                                                        |               68 |            256 |         3.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913/flow_control_loop_pipe_sequential_init_U/E[0]                                                                       |                                                                                                                                                                                                                                                        |               78 |            256 |         3.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_fu_1750_ap_ready                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                     |               63 |            256 |         4.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/reg_18890                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |              123 |            448 |         3.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |              198 |            468 |         2.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state31                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |              176 |            518 |         2.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state22                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |              182 |            519 |         2.85 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/ap_CS_fsm_state3                                                                                                                                                         |                                                                                                                                                                                                                                                        |              180 |            576 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/ap_CS_fsm_state3                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |              187 |            576 |         3.08 |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


