{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682041877645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682041877660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 20 20:51:17 2023 " "Processing started: Thu Apr 20 20:51:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682041877660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041877660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fruit_ninja -c ninja " "Command: quartus_map --read_settings_files=on --write_settings_files=off fruit_ninja -c ninja" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041877660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682041878713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682041878713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/background_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/background_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "background/background_rom.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/background/background_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/background_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/background_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_palette " "Found entity 1: background_palette" {  } { { "background/background_palette.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/background/background_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/background_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/background_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_example " "Found entity 1: background_example" {  } { { "background/background_example.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/background/background_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple/apple_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file apple/apple_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apple_rom " "Found entity 1: apple_rom" {  } { { "apple/apple_rom.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/apple/apple_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple/apple_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file apple/apple_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apple_palette " "Found entity 1: apple_palette" {  } { { "apple/apple_palette.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/apple/apple_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple/apple_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file apple/apple_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apple_example " "Found entity 1: apple_example" {  } { { "apple/apple_example.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/apple/apple_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888053 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final final.v(6) " "Verilog HDL Declaration warning at final.v(6): \"final\" is SystemVerilog-2005 keyword" {  } { { "final/synthesis/final.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/final.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1682041888053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/final.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/final.v" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final/synthesis/final.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/final.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_irq_mapper " "Found entity 1: final_irq_mapper" {  } { { "final/synthesis/submodules/final_irq_mapper.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0 " "Found entity 1: final_mm_interconnect_0" {  } { { "final/synthesis/submodules/final_mm_interconnect_0.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: final_mm_interconnect_0_avalon_st_adapter_004" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: final_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_mm_interconnect_0_avalon_st_adapter" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "final/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "final/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_rsp_mux " "Found entity 1: final_mm_interconnect_0_rsp_mux" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888157 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_rsp_demux " "Found entity 1: final_mm_interconnect_0_rsp_demux" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_cmd_mux " "Found entity 1: final_mm_interconnect_0_cmd_mux" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_cmd_demux " "Found entity 1: final_mm_interconnect_0_cmd_demux" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "final/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "final/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888205 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888205 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888205 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888205 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682041888205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "final/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "final/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682041888221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "final/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "final/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "final/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at final_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682041888237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at final_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682041888237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_router_006_default_decode " "Found entity 1: final_mm_interconnect_0_router_006_default_decode" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888237 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_mm_interconnect_0_router_006 " "Found entity 2: final_mm_interconnect_0_router_006" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682041888245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682041888245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_mm_interconnect_0_router_002_default_decode" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888245 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_mm_interconnect_0_router_002 " "Found entity 2: final_mm_interconnect_0_router_002" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682041888253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682041888253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final/synthesis/submodules/final_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_mm_interconnect_0_router_default_decode " "Found entity 1: final_mm_interconnect_0_router_default_decode" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888253 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_mm_interconnect_0_router " "Found entity 2: final_mm_interconnect_0_router" {  } { { "final/synthesis/submodules/final_mm_interconnect_0_router.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_usb_rst " "Found entity 1: final_usb_rst" {  } { { "final/synthesis/submodules/final_usb_rst.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_timer_0 " "Found entity 1: final_timer_0" {  } { { "final/synthesis/submodules/final_timer_0.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_sysid_qsys_0 " "Found entity 1: final_sysid_qsys_0" {  } { { "final/synthesis/submodules/final_sysid_qsys_0.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_spi_0 " "Found entity 1: final_spi_0" {  } { { "final/synthesis/submodules/final_spi_0.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final/synthesis/submodules/final_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_sdram_pll_dffpipe_l2c " "Found entity 1: final_sdram_pll_dffpipe_l2c" {  } { { "final/synthesis/submodules/final_sdram_pll.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888325 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_sdram_pll_stdsync_sv6 " "Found entity 2: final_sdram_pll_stdsync_sv6" {  } { { "final/synthesis/submodules/final_sdram_pll.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888325 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_sdram_pll_altpll_vg92 " "Found entity 3: final_sdram_pll_altpll_vg92" {  } { { "final/synthesis/submodules/final_sdram_pll.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888325 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_sdram_pll " "Found entity 4: final_sdram_pll" {  } { { "final/synthesis/submodules/final_sdram_pll.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_onchip_memory2_0 " "Found entity 1: final_onchip_memory2_0" {  } { { "final/synthesis/submodules/final_onchip_memory2_0.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_gen2_0 " "Found entity 1: final_nios2_gen2_0" {  } { { "final/synthesis/submodules/final_nios2_gen2_0.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final/synthesis/submodules/final_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_nios2_gen2_0_cpu_nios2_oci" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_nios2_gen2_0_cpu " "Found entity 21: final_nios2_gen2_0_cpu" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_nios2_gen2_0_cpu_test_bench" {  } { { "final/synthesis/submodules/final_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_keycode " "Found entity 1: final_keycode" {  } { { "final/synthesis/submodules/final_keycode.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_hex_digits_pio " "Found entity 1: final_hex_digits_pio" {  } { { "final/synthesis/submodules/final_hex_digits_pio.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final/synthesis/submodules/final_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_SDRAM_input_efifo_module " "Found entity 1: final_SDRAM_input_efifo_module" {  } { { "final/synthesis/submodules/final_SDRAM.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888445 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_SDRAM " "Found entity 2: final_SDRAM" {  } { { "final/synthesis/submodules/final_SDRAM.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final/synthesis/submodules/final_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file final/synthesis/submodules/final_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_RESET " "Found entity 1: final_RESET" {  } { { "final/synthesis/submodules/final_RESET.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_RESET.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888468 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexdriver.sv(23) " "Verilog HDL warning at hexdriver.sv(23): extended using \"x\" or \"z\"" {  } { { "hexdriver.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/hexdriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682041888468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hexdriver.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fruit.sv 1 1 " "Found 1 design units, including 1 entities, in source file fruit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fruit " "Found entity 1: fruit" {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682041888493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888493 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FruitX fruit.sv(109) " "Verilog HDL Implicit Net warning at fruit.sv(109): created implicit net for \"FruitX\"" {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682041888493 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FruitY fruit.sv(111) " "Verilog HDL Implicit Net warning at fruit.sv(111): created implicit net for \"FruitY\"" {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682041888493 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FruitS fruit.sv(113) " "Verilog HDL Implicit Net warning at fruit.sv(113): created implicit net for \"FruitS\"" {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682041888493 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_SDRAM.v(318) " "Verilog HDL or VHDL warning at final_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "final/synthesis/submodules/final_SDRAM.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682041888510 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_SDRAM.v(328) " "Verilog HDL or VHDL warning at final_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "final/synthesis/submodules/final_SDRAM.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682041888510 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_SDRAM.v(338) " "Verilog HDL or VHDL warning at final_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "final/synthesis/submodules/final_SDRAM.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682041888510 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_SDRAM.v(682) " "Verilog HDL or VHDL warning at final_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "final/synthesis/submodules/final_SDRAM.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682041888517 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_spi_0.v(402) " "Verilog HDL or VHDL warning at final_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "final/synthesis/submodules/final_spi_0.v" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/final/synthesis/submodules/final_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682041888525 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "new_fruit fruit.sv(34) " "Verilog HDL error at fruit.sv(34): object \"new_fruit\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 34 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682041888573 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "move_fruit fruit.sv(43) " "Verilog HDL error at fruit.sv(43): object \"move_fruit\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 43 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682041888573 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "number_of_fruits_cut fruit.sv(46) " "Verilog HDL error at fruit.sv(46): object \"number_of_fruits_cut\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 46 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682041888573 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "number_of_fruits_cut fruit.sv(49) " "Verilog HDL error at fruit.sv(49): object \"number_of_fruits_cut\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 49 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682041888573 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "number_of_fruits_cut fruit.sv(52) " "Verilog HDL error at fruit.sv(52): object \"number_of_fruits_cut\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 52 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682041888573 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "number_of_fruits_cut fruit.sv(55) " "Verilog HDL error at fruit.sv(55): object \"number_of_fruits_cut\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 55 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682041888573 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "number_of_fruits_cut fruit.sv(58) " "Verilog HDL error at fruit.sv(58): object \"number_of_fruits_cut\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 58 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682041888573 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "number_of_fruits_cut fruit.sv(61) " "Verilog HDL error at fruit.sv(61): object \"number_of_fruits_cut\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 61 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682041888573 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "number_of_fruits_cut fruit.sv(64) " "Verilog HDL error at fruit.sv(64): object \"number_of_fruits_cut\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 64 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682041888573 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "number_of_fruits_cut fruit.sv(67) " "Verilog HDL error at fruit.sv(67): object \"number_of_fruits_cut\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 67 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682041888573 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "number_of_fruits_cut fruit.sv(70) " "Verilog HDL error at fruit.sv(70): object \"number_of_fruits_cut\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 70 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682041888573 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "number_of_fruits_cut fruit.sv(73) " "Verilog HDL error at fruit.sv(73): object \"number_of_fruits_cut\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 73 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682041888573 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "number_of_fruits_cut fruit.sv(76) " "Verilog HDL error at fruit.sv(76): object \"number_of_fruits_cut\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 76 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682041888573 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "number_of_fruits_cut fruit.sv(79) " "Verilog HDL error at fruit.sv(79): object \"number_of_fruits_cut\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 79 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682041888573 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "number_of_fruits_cut fruit.sv(82) " "Verilog HDL error at fruit.sv(82): object \"number_of_fruits_cut\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 82 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682041888573 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "number_of_fruits_cut fruit.sv(85) " "Verilog HDL error at fruit.sv(85): object \"number_of_fruits_cut\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fruit.sv" "" { Text "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/fruit.sv" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682041888573 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/output_files/ninja.map.smsg " "Generated suppressed messages file C:/Users/sz_ol/Desktop/mandukie/College/1-SP23/ECE385/1111- FINAL/Fruit-ninja-on-FPGA/output_files/ninja.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041888669 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682041890594 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 20 20:51:30 2023 " "Processing ended: Thu Apr 20 20:51:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682041890594 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682041890594 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682041890594 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041890594 ""}
