// Seed: 1201528465
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    output wor   id_4,
    input  tri   id_5,
    input  tri1  id_6,
    input  tri0  id_7,
    output wand  id_8
);
  assign id_0 = id_7 || ~-1;
  logic [7:0][1] id_10;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input wand id_2,
    output wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri1 id_6,
    output supply1 id_7,
    output tri0 id_8,
    input supply0 id_9,
    output supply1 id_10,
    id_15,
    input tri1 id_11,
    input wor id_12,
    input wand id_13
);
  always $display(-1);
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_4,
      id_1,
      id_4,
      id_0,
      id_4,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
