# 1 "../arch/arm64/boot/dts/qcom/sa8155.dts"
# 1 "<built-in>" 1
# 1 "../arch/arm64/boot/dts/qcom/sa8155.dts" 2
# 13 "../arch/arm64/boot/dts/qcom/sa8155.dts"
/dts-v1/;


# 1 "../arch/arm64/boot/dts/qcom/sa8155-v1.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sa8155-v1.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sm8150.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 cpus { };
 soc { };
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 14 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-sm8150.h" 1
# 15 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,camcc-sm8150.h" 1
# 16 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,dispcc-sm8150.h" 1
# 17 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gpucc-sm8150.h" 1
# 18 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,scc-sm8150.h" 1
# 19 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,videocc-sm8150.h" 1
# 20 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,cpucc-sm8150.h" 1
# 21 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,npucc-sm8150.h" 1
# 22 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 23 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,aop-qmp.h" 1
# 24 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator.h" 1
# 25 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 26 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/soc/qcom,tcs-mbox.h" 1
# 27 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/soc/qcom,dcc_v2.h" 1
# 28 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/msm/msm-bus-ids.h" 1
# 29 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 30 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2




/ {
 model = "Qualcomm Technologies, Inc. SM8150";
 compatible = "qcom,sm8150";
 qcom,msm-name = "SM8150 V1";
 qcom,msm-id = <339 0x10000>;
 interrupt-parent = <&pdc>;

 mem-offline {
  compatible = "qcom,mem-offline";
  offline-sizes = <0x1 0x40000000 0x0 0x40000000>,
    <0x1 0xc0000000 0x0 0x80000000>;
  granule = <512>;
  mboxes = <&qmp_aop 0>;
 };

 aliases {
  ufshc1 = &ufshc_mem;
  sdhc2 = &sdhc_2;
  pci-domain0 = &pcie0;
  pci-domain1 = &pcie1;
  mhi0 = &mhi_0;
  mhi1 = &mhi_1;
  mhi_netdev0 = &mhi_netdev_0;
  mhi_netdev1 = &mhi_netdev_1;
  mhi_netdev2 = &mhi_netdev_2;
  mhi_netdev3 = &mhi_netdev_3;
 };

 aliases {
  serial0 = &qupv3_se12_2uart;
  hsuart0 = &qupv3_se13_4uart;
  spi0 = &qupv3_se3_spi;
  i2c0 = &qupv3_se4_i2c;
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x0>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   cache-size = <0x8000>;
   next-level-cache = <&L2_0>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;
   L2_0: l2-cache {
         compatible = "arm,arch-cache";
         cache-size = <0x20000>;
         cache-level = <2>;
         next-level-cache = <&L3_0>;

    L3_0: l3-cache {
          compatible = "arm,arch-cache";
          cache-size = <0x200000>;
          cache-level = <3>;
    };
   };

   L1_I_0: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x8800>;
   };

   L1_D_0: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9000>;
   };

   L2_TLB_0: l2-tlb {
    qcom,dump-size = <0x5000>;
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x100>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   cache-size = <0x8000>;
   next-level-cache = <&L2_1>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;
   L2_1: l2-cache {
         compatible = "arm,arch-cache";
         cache-size = <0x20000>;
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };

   L1_I_100: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x8800>;
   };

   L1_D_100: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9000>;
   };

   L2_TLB_100: l2-tlb {
    qcom,dump-size = <0x5000>;
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x200>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   cache-size = <0x8000>;
   next-level-cache = <&L2_2>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;
   L2_2: l2-cache {
         compatible = "arm,arch-cache";
         cache-size = <0x20000>;
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };

   L1_I_200: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x8800>;
   };

   L1_D_200: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9000>;
   };

   L2_TLB_200: l2-tlb {
    qcom,dump-size = <0x5000>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x300>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   cache-size = <0x8000>;
   next-level-cache = <&L2_3>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;
   L2_3: l2-cache {
         compatible = "arm,arch-cache";
         cache-size = <0x20000>;
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };

   L1_I_300: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x8800>;
   };

   L1_D_300: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9000>;
   };

   L2_TLB_300: l2-tlb {
    qcom,dump-size = <0x5000>;
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x400>;
   enable-method = "psci";
   capacity-dmips-mhz = <1740>;
   cache-size = <0x20000>;
   next-level-cache = <&L2_4>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   #cooling-cells = <2>;
   L2_4: l2-cache {
         compatible = "arm,arch-cache";
         cache-size = <0x40000>;
         cache-level = <2>;
         next-level-cache = <&L3_0>;
         qcom,dump-size = <0x88000>;
   };

   L1_I_400: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x11000>;
   };

   L1_D_400: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };

   L1_ITLB_400: l1-itlb {
    qcom,dump-size = <0x300>;
   };

   L1_DTLB_400: l1-dtlb {
    qcom,dump-size = <0x480>;
   };

   L2_TLB_400: l2-tlb {
    qcom,dump-size = <0x7800>;
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x500>;
   enable-method = "psci";
   capacity-dmips-mhz = <1740>;
   cache-size = <0x20000>;
   next-level-cache = <&L2_5>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   #cooling-cells = <2>;
   L2_5: l2-cache {
         compatible = "arm,arch-cache";
         cache-size = <0x40000>;
         cache-level = <2>;
         next-level-cache = <&L3_0>;
         qcom,dump-size = <0x88000>;
   };

   L1_I_500: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x11000>;
   };

   L1_D_500: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };

   L1_ITLB_500: l1-itlb {
    qcom,dump-size = <0x300>;
   };

   L1_DTLB_500: l1-dtlb {
    qcom,dump-size = <0x480>;
   };

   L2_TLB_500: l2-tlb {
    qcom,dump-size = <0x7800>;
   };
  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x600>;
   enable-method = "psci";
   capacity-dmips-mhz = <1740>;
   cache-size = <0x20000>;
   next-level-cache = <&L2_6>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   #cooling-cells = <2>;
   L2_6: l2-cache {
         compatible = "arm,arch-cache";
         cache-size = <0x40000>;
         cache-level = <2>;
         next-level-cache = <&L3_0>;
         qcom,dump-size = <0x88000>;
   };

   L1_I_600: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x11000>;
   };

   L1_D_600: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };

   L1_ITLB_600: l1-itlb {
    qcom,dump-size = <0x300>;
   };

   L1_DTLB_600: l1-dtlb {
    qcom,dump-size = <0x480>;
   };

   L2_TLB_600: l2-tlb {
    qcom,dump-size = <0x7800>;
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x700>;
   enable-method = "psci";
   capacity-dmips-mhz = <1740>;
   cache-size = <0x20000>;
   next-level-cache = <&L2_7>;
   sched-energy-costs = <&CPU_COST_2 &CLUSTER_COST_2>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   #cooling-cells = <2>;
   L2_7: l2-cache {
         compatible = "arm,arch-cache";
         cache-size = <0x80000>;
         cache-level = <2>;
         next-level-cache = <&L3_0>;
         qcom,dump-size = <0x110000>;
   };

   L1_I_700: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x11000>;
   };

   L1_D_700: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };

   L1_ITLB_700: l1-itlb {
    qcom,dump-size = <0x300>;
   };

   L1_DTLB_700: l1-dtlb {
    qcom,dump-size = <0x480>;
   };

   L2_TLB_700: l2-tlb {
    qcom,dump-size = <0x7800>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };

    core1 {
     cpu = <&CPU5>;
    };

    core2 {
     cpu = <&CPU6>;
    };
   };

   cluster2 {
    core0 {
     cpu = <&CPU7>;
    };
   };
  };
 };

 energy_costs: energy-costs {
  compatible = "sched-energy";

  CPU_COST_0: core-cost0 {
   busy-cost-data = <
     300000 28
     403200 30
     480000 33
     576000 37
     672000 42
     768000 47
     864000 54
     979200 63
    1075200 70
    1171200 79
    1267200 88
   >;
   idle-cost-data = <
    18 14 12
   >;
  };

  CPU_COST_1: core-cost1 {
   busy-cost-data = <
     576000 133
     672000 152
     768000 175
     864000 202
     960000 233
    1056000 267
    1152000 304
    1248000 344
    1344000 386
    1420800 421
    1497600 458
    1593600 505
    1689600 560
    1785600 622
    1862400 678
    1939200 740
    2016000 807
   >;
   idle-cost-data = <
    80 60 40
   >;
  };

  CPU_COST_2: core-cost2 {
   busy-cost-data = <
     691200 171
     768000 195
     864000 230
     940800 261
    1017600 294
    1113600 337
    1190400 373
    1286400 418
    1363200 455
    1459200 503
    1536000 545
    1632000 602
    1728000 666
    1824000 739
    1900800 806
    1977600 879
    2054400 960
   >;
   idle-cost-data = <
    110 90 70
   >;
  };

  CLUSTER_COST_0: cluster-cost0 {
   busy-cost-data = <
     300000 3
     403200 4
     480000 4
     576000 4
     672000 5
     768000 5
     864000 6
     979200 7
    1075200 8
    1171200 9
    1267200 10
   >;
   idle-cost-data = <
    3 2 1
   >;
  };

  CLUSTER_COST_1: cluster-cost1 {
   busy-cost-data = <
     576000 25
     672000 26
     768000 27
     864000 28
     960000 29
    1056000 30
    1152000 32
    1248000 34
    1344000 37
    1420800 40
    1497600 45
    1593600 50
    1689600 57
    1785600 64
    1862400 74
    1939200 90
    2016000 106

   >;
   idle-cost-data = <
    3 2 1
   >;
  };

  CLUSTER_COST_2: cluster-cost2 {
   busy-cost-data = <
     691200 30
     768000 33
     864000 36
     940800 39
    1017600 42
    1113600 46
    1190400 49
    1286400 55
    1363200 67
    1459200 77
    1536000 87
    1632000 100
    1728000 110
    1824000 120
    1900800 128
    1977600 135
    2054400 140
   >;
   idle-cost-data = <
    3 2 1
   >;
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 chosen {
  bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7 cgroup.memory=nokmem,nosocket";
 };

 soc: soc { };

 firmware: firmware {
  android {
   compatible = "android,firmware";
   vbmeta {
    compatible = "android,vbmeta";
    parts = "vbmeta,boot,system,vendor,dtbo,vm-linux";
   };
   fstab {
    compatible = "android,fstab";
    vendor {
     compatible = "android,vendor";
     dev = "/dev/block/platform/soc/8804000.sdhci/by-name/vendor";
     type = "ext4";
     mnt_flags = "ro,barrier=1,discard";
     fsmgr_flags = "wait,slotselect,avb";
     status = "ok";
    };
    vm-linux {
     compatible = "android,vm-linux";
     dev = "/dev/block/platform/soc/8804000.sdhci/by-name/vm-linux";
     type = "emmc";
     mnt_flags = "ro";
     fsmgr_flags = "wait,slotselect";
     status = "";
    };
   };
  };
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: hyp_mem@85700000 {
   no-map;
   reg = <0x0 0x85700000 0x0 0x600000>;
  };

  xbl_aop_mem: xbl_aop_mem@85e00000 {
   no-map;
   reg = <0x0 0x85e00000 0x0 0x140000>;
  };

  smem_region: smem@86000000 {
   no-map;
   reg = <0x0 0x86000000 0x0 0x200000>;
  };

  removed_regions: removed_regions@86200000 {
   no-map;
   reg = <0x0 0x86200000 0x0 0x5500000>;
  };

  pil_camera_mem: camera_region@8b700000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8b700000 0x0 0x500000>;
  };

  pil_wlan_fw_mem: pil_wlan_fw_region@8bc00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8bc00000 0x0 0x180000>;
  };

  pil_npu_mem: pil_npu_region@8bd80000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8bd80000 0x0 0x80000>;
  };

  pil_adsp_mem: pil_adsp_region@8be00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8be00000 0x0 0x1a00000>;
  };

  pil_modem_mem: modem_region@8d800000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8d800000 0x0 0x9600000>;
  };

  pil_video_mem: pil_video_region@96e00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x96e00000 0x0 0x500000>;
  };

  pil_slpi_mem: pil_slpi_region@97300000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x97300000 0x0 0x1400000>;
  };

  pil_ipa_fw_mem: pil_ipa_fw_region@98700000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x98700000 0x0 0x10000>;
  };

  pil_ipa_gsi_mem: pil_ipa_gsi_region@98710000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x98710000 0x0 0x5000>;
  };

  pil_gpu_mem: pil_gpu_region@98715000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x98715000 0x0 0x2000>;
  };

  pil_spss_mem: pil_spss_region@98800000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x98800000 0x0 0x100000>;
  };

  pil_cdsp_mem: cdsp_regions@98900000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x98900000 0x0 0x1400000>;
  };

  qseecom_mem: qseecom_region@0x9e400000 {
   compatible = "shared-dma-pool";
   no-map;
   reg = <0 0x9e400000 0 0x1400000>;
  };

  cdsp_sec_mem: cdsp_sec_regions@0xa4c00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0xa4c00000 0x0 0x3c00000>;
  };

  cont_splash_memory: cont_splash_region@9c000000 {
   reg = <0x0 0x9c000000 0x0 0x02400000>;
   label = "cont_splash_region";
  };

  disp_rdump_memory: disp_rdump_region@9c000000 {
   reg = <0x0 0x9c000000 0x0 0x02400000>;
   label = "disp_rdump_region";
  };

  adsp_mem: adsp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x1000000>;
  };

  cdsp_mem: cdsp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x400000>;
  };

  user_contig_mem: user_contig_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x1000000>;
  };

  qseecom_ta_mem: qseecom_ta_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x1000000>;
  };

  sp_mem: sp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x800000>;
  };

  secure_display_memory: secure_display_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0xA000000>;
  };

  dump_mem: mem_dump_region {
   compatible = "shared-dma-pool";
   reusable;
   size = <0 0x2400000>;
  };


  linux,cma {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x2800000>;
   linux,cma-default;
  };
  asus_debug_mem: asus_debug_resion@0{
   compatible = "removed-dma-poll";
   no-map;
   reg = <0x0 0xA0000000 0x0 0x00300000>;
  };
 };

 vendor: vendor {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";
 };
};


# 1 "../arch/arm64/boot/dts/qcom/sm8150-gdsc.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/sm8150-gdsc.dtsi"
&soc {

 emac_gdsc: qcom,gdsc@0x106004 {
  compatible = "qcom,gdsc";
  regulator-name = "emac_gdsc";
  reg = <0x106004 0x4>;
  status = "disabled";
 };

 pcie_0_gdsc: qcom,gdsc@0x16b004 {
  compatible = "qcom,gdsc";
  regulator-name = "pcie_0_gdsc";
  reg = <0x16b004 0x4>;
  status = "disabled";
 };

 pcie_1_gdsc: qcom,gdsc@0x18d004 {
  compatible = "qcom,gdsc";
  regulator-name = "pcie_1_gdsc";
  reg = <0x18d004 0x4>;
  status = "disabled";
 };

 ufs_card_gdsc: qcom,gdsc@0x175004 {
  compatible = "qcom,gdsc";
  regulator-name = "ufs_card_gdsc";
  reg = <0x175004 0x4>;
  status = "disabled";
 };

 ufs_phy_gdsc: qcom,gdsc@0x177004 {
  compatible = "qcom,gdsc";
  regulator-name = "ufs_phy_gdsc";
  reg = <0x177004 0x4>;
  status = "disabled";
 };

 usb30_prim_gdsc: qcom,gdsc@0x10f004 {
  compatible = "qcom,gdsc";
  regulator-name = "usb30_prim_gdsc";
  reg = <0x10f004 0x4>;
  status = "disabled";
 };

 usb30_sec_gdsc: qcom,gdsc@0x110004 {
  compatible = "qcom,gdsc";
  regulator-name = "usb30_sec_gdsc";
  reg = <0x110004 0x4>;
  status = "disabled";
 };

 hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc: qcom,gdsc@0x17d040 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc";
  reg = <0x17d040 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 hlos1_vote_aggre_noc_mmu_tbu1_gdsc: qcom,gdsc@0x17d044 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_aggre_noc_mmu_tbu1_gdsc";
  reg = <0x17d044 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 hlos1_vote_aggre_noc_mmu_tbu2_gdsc: qcom,gdsc@0x17d048 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_aggre_noc_mmu_tbu2_gdsc";
  reg = <0x17d048 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc: qcom,gdsc@0x17d04c {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc";
  reg = <0x17d04c 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc: qcom,gdsc@0x17d050 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
  reg = <0x17d050 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 hlos1_vote_mmnoc_mmu_tbu_sf_gdsc: qcom,gdsc@0x17d054 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf_gdsc";
  reg = <0x17d054 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc: qcom,gdsc@0x17d058 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
  reg = <0x17d058 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 hlos1_vote_turing_mmu_tbu0_gdsc: qcom,gdsc@0x17d05c {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
  reg = <0x17d05c 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 hlos1_vote_turing_mmu_tbu1_gdsc: qcom,gdsc@0x17d060 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
  reg = <0x17d060 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };


 bps_gdsc: qcom,gdsc@0xad07004 {
  compatible = "qcom,gdsc";
  regulator-name = "bps_gdsc";
  reg = <0xad07004 0x4>;
  status = "disabled";
 };

 ipe_0_gdsc: qcom,gdsc@0xad08004 {
  compatible = "qcom,gdsc";
  regulator-name = "ipe_0_gdsc";
  reg = <0xad08004 0x4>;
  status = "disabled";
 };

 ipe_1_gdsc: qcom,gdsc@0xad09004 {
  compatible = "qcom,gdsc";
  regulator-name = "ipe_1_gdsc";
  reg = <0xad09004 0x4>;
  status = "disabled";
 };

 ife_0_gdsc: qcom,gdsc@0xad0a004 {
  compatible = "qcom,gdsc";
  regulator-name = "ife_0_gdsc";
  reg = <0xad0a004 0x4>;
  status = "disabled";
 };

 ife_1_gdsc: qcom,gdsc@0xad0b004 {
  compatible = "qcom,gdsc";
  regulator-name = "ife_1_gdsc";
  reg = <0xad0b004 0x4>;
  status = "disabled";
 };

 titan_top_gdsc: qcom,gdsc@0xad0c1bc {
  compatible = "qcom,gdsc";
  regulator-name = "titan_top_gdsc";
  reg = <0xad0c1bc 0x4>;
  status = "disabled";
 };


 mdss_core_gdsc: qcom,gdsc@0xaf03000 {
  compatible = "qcom,gdsc";
  regulator-name = "mdss_core_gdsc";
  reg = <0xaf03000 0x4>;
  qcom,support-hw-trigger;
  status = "disabled";
  proxy-supply = <&mdss_core_gdsc>;
  qcom,proxy-consumer-enable;
 };


 gpu_cx_hw_ctrl: syscon@0x2c91540 {
  compatible = "syscon";
  reg = <0x2c91540 0x4>;
 };

 gpu_cx_gdsc: qcom,gdsc@0x2c9106c {
  compatible = "qcom,gdsc";
  regulator-name = "gpu_cx_gdsc";
  reg = <0x2c9106c 0x4>;
  hw-ctrl-addr = <&gpu_cx_hw_ctrl>;
  qcom,skip-disable;
  qcom,gds-timeout = <500>;
  qcom,clk-dis-wait-val = <8>;
  mboxes = <&qmp_aop 0>;
  status = "disabled";
 };

 gpu_gx_domain_addr: syscon@0x2c91508 {
  compatible = "syscon";
  reg = <0x2c91508 0x4>;
 };

 gpu_gx_sw_reset: syscon@0x2c91008 {
  compatible = "syscon";
  reg = <0x2c91008 0x4>;
 };

 gpu_gx_gdsc: qcom,gdsc@0x2c9100c {
  compatible = "qcom,gdsc";
  regulator-name = "gpu_gx_gdsc";
  reg = <0x2c9100c 0x4>;
  domain-addr = <&gpu_gx_domain_addr>;
  sw-reset = <&gpu_gx_sw_reset>;
  qcom,reset-aon-logic;
  status = "disabled";
 };


 mvsc_gdsc: qcom,gdsc@0xab00814 {
  compatible = "qcom,gdsc";
  regulator-name = "mvsc_gdsc";
  reg = <0xab00814 0x4>;
  status = "disabled";
 };

 mvs0_gdsc: qcom,gdsc@0xab00874 {
  compatible = "qcom,gdsc";
  regulator-name = "mvs0_gdsc";
  reg = <0xab00874 0x4>;
  status = "disabled";
 };

 mvs1_gdsc: qcom,gdsc@0xab008b4 {
  compatible = "qcom,gdsc";
  regulator-name = "mvs1_gdsc";
  reg = <0xab008b4 0x4>;
  status = "disabled";
 };


 npu_core_gdsc: qcom,gdsc@0x9911028 {
  compatible = "qcom,gdsc";
  regulator-name = "npu_core_gdsc";
  reg = <0x9911028 0x4>;
  status = "disabled";
 };
};
# 801 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2

# 1 "../arch/arm64/boot/dts/qcom/sm8150-sde-pll.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sm8150-sde-pll.dtsi"
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@ae94900 {
  compatible = "qcom,mdss_dsi_pll_7nm";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;
  reg = <0xae94900 0x260>,
        <0xae94400 0x800>,
        <0xaf03000 0x8>;
  reg-names = "pll_base", "phy_base", "gdsc_base";
  clocks = <&clock_dispcc 0>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  gdsc-supply = <&mdss_core_gdsc>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";
  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dsi1_pll: qcom,mdss_dsi_pll@ae96900 {
  compatible = "qcom,mdss_dsi_pll_7nm";
  label = "MDSS DSI 1 PLL";
  cell-index = <1>;
  #clock-cells = <1>;
  reg = <0xae96900 0x260>,
        <0xae96400 0x800>,
        <0xaf03000 0x8>;
  reg-names = "pll_base", "phy_base", "gdsc_base";
  clocks = <&clock_dispcc 0>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  gdsc-supply = <&mdss_core_gdsc>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";
  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dp_pll: qcom,mdss_dp_pll@c011000 {
  compatible = "qcom,mdss_dp_pll_7nm";
  label = "MDSS DP PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0x088ea000 0x200>,
        <0x088eaa00 0x200>,
        <0x088ea200 0x200>,
        <0x088ea600 0x200>,
        <0xaf03000 0x8>;
  reg-names = "pll_base", "phy_base", "ln_tx0_base",
   "ln_tx1_base", "gdsc_base";

  clocks = <&clock_dispcc 0>,
    <&clock_rpmh 0>,
    <&clock_gcc 20>,
    <&clock_gcc 182>,
    <&clock_gcc 186>;
  clock-names = "iface_clk", "ref_clk_src", "gcc_iface",
   "ref_clk", "pipe_clk";
  clock-rate = <0>;
 };

};
# 803 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sm8150-sde.dtsi" 1
# 12 "../arch/arm64/boot/dts/qcom/sm8150-sde.dtsi"
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/mdss-10nm-pll-clk.h" 1
# 13 "../arch/arm64/boot/dts/qcom/sm8150-sde.dtsi" 2

&soc {
 mdss_mdp: qcom,mdss_mdp@ae00000 {
  compatible = "qcom,sde-kms";
  reg = <0x0ae00000 0x84208>,
        <0x0aeb0000 0x2008>,
        <0x0aeac000 0x214>;
  reg-names = "mdp_phys",
   "vbif_phys",
   "regdma_phys";

  clocks =
   <&clock_gcc 20>,
   <&clock_gcc 21>,
   <&clock_gcc 22>,
   <&clock_dispcc 0>,
   <&clock_dispcc 43>,
   <&clock_dispcc 55>,
   <&clock_dispcc 45>,
   <&clock_dispcc 51>;
  clock-names = "gcc_iface", "gcc_bus", "gcc_nrt_bus",
    "iface_clk", "core_clk", "vsync_clk",
    "lut_clk", "rot_clk";
  clock-rate = <0 0 0 0 300000000 19200000 300000000 19200000>;
  clock-max-rate = <0 0 0 0 460000000 19200000 460000000
     460000000>;

  sde-vdd-supply = <&mdss_core_gdsc>;


  interrupts = <0 83 0>;
  interrupt-controller;
  #interrupt-cells = <1>;
  iommus = <&apps_smmu 0x800 0x420>;

  #address-cells = <1>;
  #size-cells = <0>;

  #power-domain-cells = <0>;


  qcom,sde-off = <0x1000>;
  qcom,sde-len = <0x45c>;

  qcom,sde-ctl-off = <0x2000 0x2200 0x2400
         0x2600 0x2800 0x2a00>;
  qcom,sde-ctl-size = <0x1e0>;
  qcom,sde-ctl-display-pref = "primary", "none", "none",
       "none", "none";

  qcom,sde-mixer-off = <0x45000 0x46000 0x47000
          0x48000 0x49000 0x4a000>;
  qcom,sde-mixer-size = <0x320>;
  qcom,sde-mixer-display-pref = "primary", "primary", "none",
           "none", "none", "none";

  qcom,sde-mixer-cwb-pref = "none", "none", "cwb",
           "cwb", "cwb", "cwb";

  qcom,sde-dspp-top-off = <0x1300>;
  qcom,sde-dspp-top-size = <0x80>;
  qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
  qcom,sde-dspp-size = <0x1800>;

  qcom,sde-dest-scaler-top-off = <0x00061000>;
  qcom,sde-dest-scaler-top-size = <0x1c>;
  qcom,sde-dest-scaler-off = <0x800 0x1000>;
  qcom,sde-dest-scaler-size = <0xa0>;

  qcom,sde-wb-off = <0x66000>;
  qcom,sde-wb-size = <0x2c8>;
  qcom,sde-wb-xin-id = <6>;
  qcom,sde-wb-id = <2>;
  qcom,sde-wb-clk-ctrl = <0x3b8 24>;

  qcom,sde-intf-off = <0x6b000 0x6b800
     0x6c000 0x6c800>;
  qcom,sde-intf-size = <0x2b8>;
  qcom,sde-intf-type = "dp", "dsi", "dsi", "dp";

  qcom,sde-pp-off = <0x71000 0x71800
       0x72000 0x72800 0x73000 0x73800>;
  qcom,sde-pp-slave = <0x0 0x0 0x0 0x0 0x0 0x0>;
  qcom,sde-pp-size = <0xd4>;
  qcom,sde-pp-merge-3d-id = <0x0 0x0 0x1 0x1 0x2 0x2>;

  qcom,sde-merge-3d-off = <0x84000 0x84100 0x84200>;
  qcom,sde-merge-3d-size = <0x100>;

  qcom,sde-te2-off = <0x2000 0x2000 0x0 0x0 0x0 0x0>;

  qcom,sde-cdm-off = <0x7a200>;
  qcom,sde-cdm-size = <0x224>;

  qcom,sde-dsc-off = <0x81000 0x81400 0x81800 0x81c00>;
  qcom,sde-dsc-size = <0x140>;

  qcom,sde-dither-off = <0x30e0 0x30e0 0x30e0
       0x30e0 0x30e0 0x30e0>;
  qcom,sde-dither-version = <0x00010000>;
  qcom,sde-dither-size = <0x20>;

  qcom,sde-sspp-type = "vig", "vig", "vig", "vig",
     "dma", "dma", "dma", "dma";

  qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000
     0x25000 0x27000 0x29000 0x2b000>;
  qcom,sde-sspp-src-size = <0x1f0>;

  qcom,sde-sspp-xin-id = <0 4 8 12
     1 5 9 13>;
  qcom,sde-sspp-excl-rect = <1 1 1 1
      1 1 1 1>;
  qcom,sde-sspp-smart-dma-priority = <5 6 7 8 1 2 3 4>;
  qcom,sde-smart-dma-rev = "smart_dma_v2p5";

  qcom,sde-mixer-pair-mask = <2 1 4 3 6 5>;

  qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98
      0xb0 0xc8 0xe0 0xf8 0x110>;

  qcom,sde-max-per-pipe-bw-kbps = <4500000 4500000
       4500000 4500000
       4500000 4500000
       4500000 4500000>;


  qcom,sde-sspp-clk-ctrl =
    <0x2ac 0>, <0x2b4 0>, <0x2bc 0>, <0x2c4 0>,
     <0x2ac 8>, <0x2b4 8>, <0x2bc 8>, <0x2c4 8>;
  qcom,sde-sspp-csc-off = <0x1a00>;
  qcom,sde-csc-type = "csc-10bit";
  qcom,sde-qseed-type = "qseedv3";
  qcom,sde-sspp-qseed-off = <0xa00>;
  qcom,sde-mixer-linewidth = <2560>;
  qcom,sde-sspp-linewidth = <4096>;
  qcom,sde-wb-linewidth = <4096>;
  qcom,sde-mixer-blendstages = <0xb>;
  qcom,sde-highest-bank-bit = <0x2>;
  qcom,sde-ubwc-version = <0x300>;
  qcom,sde-ubwc-bw-calc-version = <0x1>;
  qcom,sde-smart-panel-align-mode = <0xc>;
  qcom,sde-panic-per-pipe;
  qcom,sde-has-cdp;
  qcom,sde-has-src-split;
  qcom,sde-pipe-order-version = <0x1>;
  qcom,sde-has-dim-layer;
  qcom,sde-has-idle-pc;
  qcom,sde-has-dest-scaler;
  qcom,sde-max-dest-scaler-input-linewidth = <2048>;
  qcom,sde-max-dest-scaler-output-linewidth = <2560>;
  qcom,sde-max-bw-low-kbps = <12800000>;
  qcom,sde-max-bw-high-kbps = <12800000>;
  qcom,sde-min-core-ib-kbps = <2400000>;
  qcom,sde-min-llcc-ib-kbps = <800000>;
  qcom,sde-min-dram-ib-kbps = <800000>;
  qcom,sde-dram-channels = <2>;
  qcom,sde-num-nrt-paths = <0>;
  qcom,sde-dspp-ad-version = <0x00040000>;
  qcom,sde-dspp-ad-off = <0x28000 0x27000>;

  qcom,sde-vbif-off = <0>;
  qcom,sde-vbif-size = <0x1040>;
  qcom,sde-vbif-id = <0>;
  qcom,sde-vbif-memtype-0 = <3 3 3 3 3 3 3 3>;
  qcom,sde-vbif-memtype-1 = <3 3 3 3 3 3>;

  qcom,sde-vbif-qos-rt-remap = <3 3 4 4 5 5 6 6>;
  qcom,sde-vbif-qos-nrt-remap = <3 3 3 3 3 3 3 3>;


  qcom,sde-danger-lut = <0x0000000f 0x0000ffff
   0x00000000 0x00000000 0x0000ffff>;

  qcom,sde-safe-lut-linear = <0 0xfff8>;
  qcom,sde-safe-lut-macrotile = <0 0xf000>;

  qcom,sde-safe-lut-macrotile-qseed = <0 0xf000>;
  qcom,sde-safe-lut-nrt = <0 0xffff>;
  qcom,sde-safe-lut-cwb = <0 0xffff>;

  qcom,sde-qos-lut-linear = <0 0x00112222 0x22223357>;
  qcom,sde-qos-lut-macrotile = <0 0x00112233 0x44556677>;
  qcom,sde-qos-lut-macrotile-qseed = <0 0x00112233 0x66777777>;
  qcom,sde-qos-lut-nrt = <0 0x00000000 0x00000000>;
  qcom,sde-qos-lut-cwb = <0 0x75300000 0x00000000>;

  qcom,sde-cdp-setting = <1 1>, <1 0>;

  qcom,sde-qos-cpu-mask = <0x3>;
  qcom,sde-qos-cpu-dma-latency = <44>;



  qcom,sde-reg-dma-off = <0>;
  qcom,sde-reg-dma-version = <0x00010001>;
  qcom,sde-reg-dma-trigger-off = <0x119c>;

  qcom,sde-secure-sid-mask = <0x4200801>;

  qcom,sde-sspp-vig-blocks {
   qcom,sde-vig-csc-off = <0x1a00>;
   qcom,sde-vig-qseed-off = <0xa00>;
   qcom,sde-vig-qseed-size = <0xa0>;
   qcom,sde-vig-gamut = <0x1d00 0x00050000>;
   qcom,sde-vig-igc = <0x1d00 0x00050000>;
   qcom,sde-vig-inverse-pma;
  };

  qcom,sde-sspp-dma-blocks {
   dgm@0 {
    qcom,sde-dma-igc = <0x400 0x00050000>;
    qcom,sde-dma-gc = <0x600 0x00050000>;
    qcom,sde-dma-inverse-pma;
    qcom,sde-dma-csc-off = <0x200>;
   };
   dgm@1 {
    qcom,sde-dma-igc = <0x1400 0x00050000>;
    qcom,sde-dma-gc = <0x600 0x00050000>;
    qcom,sde-dma-inverse-pma;
    qcom,sde-dma-csc-off = <0x1200>;
   };
  };

  qcom,sde-dspp-blocks {
   qcom,sde-dspp-igc = <0x0 0x00030001>;
   qcom,sde-dspp-hsic = <0x800 0x00010007>;
   qcom,sde-dspp-memcolor = <0x880 0x00010007>;
   qcom,sde-dspp-hist = <0x800 0x00010007>;
   qcom,sde-dspp-sixzone= <0x900 0x00010007>;
   qcom,sde-dspp-vlut = <0xa00 0x00010008>;
   qcom,sde-dspp-gamut = <0x1000 0x00040001>;
   qcom,sde-dspp-pcc = <0x1700 0x00040000>;
   qcom,sde-dspp-gc = <0x17c0 0x00010008>;
   qcom,sde-dspp-dither = <0x82c 0x00010007>;
  };

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "sde-vdd";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  smmu_sde_sec: qcom,smmu_sde_sec_cb {
   compatible = "qcom,smmu_sde_sec";
   iommus = <&apps_smmu 0x801 0x420>;
  };


  qcom,sde-data-bus {
   qcom,msm-bus,name = "mdss_sde";
   qcom,msm-bus,num-cases = <3>;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
    <22 512 0 0>, <23 512 0 0>,
    <22 512 0 6400000>, <23 512 0 6400000>,
    <22 512 0 6400000>, <23 512 0 6400000>;
  };

  qcom,sde-reg-bus {
   qcom,msm-bus,name = "mdss_reg";
   qcom,msm-bus,num-cases = <4>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>,
    <1 590 0 150000>,
    <1 590 0 300000>;
  };
 };

 sde_rscc: qcom,sde_rscc@af20000 {
  cell-index = <0>;
  compatible = "qcom,sde-rsc";
  reg = <0xaf20000 0x1c44>,
   <0xaf30000 0x3fd4>;
  reg-names = "drv", "wrapper";
  qcom,sde-rsc-version = <2>;
  status = "disabled";

  vdd-supply = <&mdss_core_gdsc>;
  clocks = <&clock_dispcc 54>,
   <&clock_dispcc 46>,
   <&clock_dispcc 53>;
  clock-names = "vsync_clk", "gdsc_clk", "iface_clk";
  clock-rate = <0 0 0>;

  qcom,sde-dram-channels = <2>;

  mboxes = <&disp_rsc 0>;
  mbox-names = "disp_rsc";


  qcom,sde-data-bus {
   qcom,msm-bus,name = "disp_rsc_mnoc";
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-cases = <3>;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
       <20003 20515 0 0>, <20004 20515 0 0>,
       <20003 20515 0 6400000>, <20004 20515 0 6400000>,
       <20003 20515 0 6400000>, <20004 20515 0 6400000>;
  };

  qcom,sde-llcc-bus {
   qcom,msm-bus,name = "disp_rsc_llcc";
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-cases = <3>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
       <20001 20513 0 0>,
       <20001 20513 0 6400000>,
       <20001 20513 0 6400000>;
  };

  qcom,sde-ebi-bus {
   qcom,msm-bus,name = "disp_rsc_ebi";
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-cases = <3>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
       <20000 20512 0 0>,
       <20000 20512 0 6400000>,
       <20000 20512 0 6400000>;
  };
 };

 mdss_rotator: qcom,mdss_rotator@ae00000 {
  compatible = "qcom,sde_rotator";
  reg = <0x0ae00000 0xac000>,
        <0x0aeb8000 0x3000>;
  reg-names = "mdp_phys",
   "rot_vbif_phys";

  #list-cells = <1>;

  qcom,mdss-rot-mode = <1>;
  qcom,mdss-highest-bank-bit = <0x2>;


  qcom,msm-bus,name = "mdss_rotator";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <25 512 0 0>,
   <25 512 0 6400000>,
   <25 512 0 6400000>;

  rot-vdd-supply = <&mdss_core_gdsc>;
  qcom,supply-names = "rot-vdd";

  clocks =
   <&clock_gcc 20>,
   <&clock_gcc 22>,
   <&clock_dispcc 0>,
   <&clock_dispcc 51>;
  clock-names = "gcc_iface", "gcc_bus",
   "iface_clk", "rot_clk";

  interrupt-parent = <&mdss_mdp>;
  interrupts = <2 0>;

  power-domains = <&mdss_mdp>;


  qcom,mdss-rot-vbif-qos-setting = <3 3 3 3 3 3 3 3>;
  qcom,mdss-rot-vbif-memtype = <3 3>;
  qcom,mdss-rot-cdp-setting = <1 1>;
  qcom,mdss-rot-qos-lut = <0x0 0x0 0x0 0x0>;
  qcom,mdss-rot-danger-lut = <0x0 0x0>;
  qcom,mdss-rot-safe-lut = <0x0000ffff 0x0000ffff>;

  qcom,mdss-default-ot-rd-limit = <32>;
  qcom,mdss-default-ot-wr-limit = <32>;

  qcom,mdss-sbuf-headroom = <20>;

  cache-slice-names = "rotator";
  cache-slices = <&llcc 4>;


  rot_reg: qcom,rot-reg-bus {
   qcom,msm-bus,name = "mdss_rot_reg";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>;
  };

  smmu_rot_unsec: qcom,smmu_rot_unsec_cb {
   compatible = "qcom,smmu_sde_rot_unsec";
   iommus = <&apps_smmu 0x1040 0x0>;
  };

  smmu_rot_sec: qcom,smmu_rot_sec_cb {
   compatible = "qcom,smmu_sde_rot_sec";
   iommus = <&apps_smmu 0x1041 0x0>;
  };
 };

 mdss_dsi0: qcom,mdss_dsi_ctrl0@ae94000 {
  compatible = "qcom,dsi-ctrl-hw-v2.3";
  label = "dsi-ctrl-0";
  cell-index = <0>;
  reg = <0xae94000 0x400>,
   <0xaf08000 0x4>;
  reg-names = "dsi_ctrl", "disp_cc_base";
  interrupt-parent = <&mdss_mdp>;
  interrupts = <4 0>;
  vdda-1p2-supply = <&pm8150l_l3>;
  clocks = <&clock_dispcc 2>,
   <&clock_dispcc 3>,
   <&clock_dispcc 5>,
   <&clock_dispcc 47>,
   <&clock_dispcc 48>,
   <&clock_dispcc 39>;
  clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk",
     "pixel_clk", "pixel_clk_rcg",
     "esc_clk";

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <21800>;
    qcom,supply-disable-load = <0>;
   };
  };
  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "refgen";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dsi1: qcom,mdss_dsi_ctrl1@ae96000 {
  compatible = "qcom,dsi-ctrl-hw-v2.3";
  label = "dsi-ctrl-1";
  cell-index = <1>;
  reg = <0xae96000 0x400>,
   <0xaf08000 0x4>;
  reg-names = "dsi_ctrl", "disp_cc_base";
  interrupt-parent = <&mdss_mdp>;
  interrupts = <5 0>;
  vdda-1p2-supply = <&pm8150l_l3>;
  clocks = <&clock_dispcc 6>,
   <&clock_dispcc 7>,
   <&clock_dispcc 9>,
   <&clock_dispcc 49>,
   <&clock_dispcc 50>,
   <&clock_dispcc 41>;
  clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk",
    "pixel_clk", "pixel_clk_rcg", "esc_clk";
  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <21800>;
    qcom,supply-disable-load = <0>;
   };
  };
  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "refgen";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dsi_phy0: qcom,mdss_dsi_phy0@ae94400 {
  compatible = "qcom,dsi-phy-v4.0";
  label = "dsi-phy-0";
  cell-index = <0>;
  reg = <0xae94400 0x760>;
  reg-names = "dsi_phy";
  vdda-0p9-supply = <&pm8150_l5>;
  gdsc-supply = <&mdss_core_gdsc>;
  qcom,platform-strength-ctrl = [55 03
      55 03
      55 03
      55 03
      55 00];
  qcom,platform-lane-config = [00 00 0a 0a
      00 00 0a 0a
      00 00 0a 0a
      00 00 0a 0a
      00 00 8a 8a];
  qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <880000>;
    qcom,supply-max-voltage = <880000>;
    qcom,supply-enable-load = <36000>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dsi_phy1: qcom,mdss_dsi_phy0@ae96400 {
  compatible = "qcom,dsi-phy-v4.0";
  label = "dsi-phy-1";
  cell-index = <1>;
  reg = <0xae96400 0x760>;
  reg-names = "dsi_phy";
  vdda-0p9-supply = <&pm8150_l5>;
  gdsc-supply = <&mdss_core_gdsc>;
  qcom,platform-strength-ctrl = [55 03
      55 03
      55 03
      55 03
      55 00];
  qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
  qcom,platform-lane-config = [00 00 0a 0a
      00 00 0a 0a
      00 00 0a 0a
      00 00 0a 0a
      00 00 8a 8a];
  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <880000>;
    qcom,supply-max-voltage = <880000>;
    qcom,supply-enable-load = <36000>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 sde_dp: qcom,dp_display@0{
  cell-index = <0>;
  compatible = "qcom,dp-display";

  vdda-1p2-supply = <&pm8150l_l3>;
  vdda-0p9-supply = <&pm8150_l5>;

  reg = <0xae90000 0x0dc>,
   <0xae90200 0x0c0>,
   <0xae90400 0x508>,
   <0xae90a00 0x094>,
   <0x88eaa00 0x200>,
   <0x88ea200 0x200>,
   <0x88ea600 0x200>,
   <0xaf02000 0x1a0>,
   <0x780000 0x621c>,
   <0x88ea040 0x10>,
   <0x88e8000 0x20>,
   <0x0aee1000 0x034>,
   <0xae91000 0x094>;

  reg-names = "dp_ahb", "dp_aux", "dp_link",
   "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1",
   "dp_mmss_cc", "qfprom_physical", "dp_pll",
   "usb3_dp_com", "hdcp_physical", "dp_p1";

  interrupt-parent = <&mdss_mdp>;
  interrupts = <12 0>;

  clocks = <&clock_dispcc 12>,
    <&clock_rpmh 0>,
    <&clock_gcc 182>,
    <&clock_gcc 186>,
    <&clock_dispcc 21>,
    <&clock_dispcc 23>,
    <&clock_dispcc 16>,
    <&clock_dispcc 29>,
    <&mdss_dp_pll 5>,
    <&clock_dispcc 25>,
    <&mdss_dp_pll 5>,
    <&clock_dispcc 28>,
    <&clock_dispcc 24>;
  clock-names = "core_aux_clk", "core_usb_ref_clk_src",
   "core_usb_ref_clk", "core_usb_pipe_clk",
   "link_clk", "link_iface_clk",
   "crypto_clk", "pixel_clk_rcg", "pixel_parent",
   "pixel1_clk_rcg", "pixel1_parent",
   "strm0_pixel_clk", "strm1_pixel_clk";

  qcom,phy-version = <0x420>;
  qcom,aux-cfg0-settings = [20 00];
  qcom,aux-cfg1-settings = [24 13];
  qcom,aux-cfg2-settings = [28 24];
  qcom,aux-cfg3-settings = [2c 00];
  qcom,aux-cfg4-settings = [30 0a];
  qcom,aux-cfg5-settings = [34 26];
  qcom,aux-cfg6-settings = [38 0a];
  qcom,aux-cfg7-settings = [3c 03];
  qcom,aux-cfg8-settings = [40 b7];
  qcom,aux-cfg9-settings = [44 03];

  qcom,max-pclk-frequency-khz = <675000>;

  qcom,mst-enable;
  qcom,dsc-feature-enable;
  qcom,fec-feature-enable;
  qcom,max-dp-dsc-blks = <2>;
  qcom,max-dp-dsc-input-width-pixs = <2048>;

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <21800>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <880000>;
    qcom,supply-max-voltage = <880000>;
    qcom,supply-enable-load = <36000>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "refgen";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };
};
# 804 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-rdbg.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm-rdbg.dtsi"
&soc {

 qcom,smp2p_interrupt_rdbg_2_out {
  compatible = "qcom,smp2p-interrupt-rdbg-2-out";
  qcom,smem-states = <&smp2p_rdbg2_out 0>;
  qcom,smem-state-names = "rdbg-smp2p-out";
 };
 qcom,smp2p_interrupt_rdbg_2_in {
  compatible = "qcom,smp2p-interrupt-rdbg-2-in";
  interrupts-extended = <&smp2p_rdbg2_in 0 0>;
  interrupt-names = "rdbg-smp2p-in";
 };
 qcom,smp2p_interrupt_rdbg_5_out {
  compatible = "qcom,smp2p-interrupt-rdbg-5-out";
  qcom,smem-states = <&smp2p_rdbg5_out 0>;
  qcom,smem-state-names = "rdbg-smp2p-out";
 };
 qcom,smp2p_interrupt_rdbg_5_in {
  compatible = "qcom,smp2p-interrupt-rdbg-5-in";
  interrupts-extended = <&smp2p_rdbg5_in 0 0>;
  interrupt-names = "rdbg-smp2p-in";
 };
};
# 805 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2

# 1 "../arch/arm64/boot/dts/qcom/sm8150-camera.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/sm8150-camera.dtsi"
&soc {
 qcom,cam-req-mgr {
  compatible = "qcom,cam-req-mgr";
  status = "ok";
 };

 cam_csiphy0: qcom,csiphy@ac65000 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v1.1", "qcom,csiphy";
  reg = <0x0ac65000 0x1000>;
  reg-names = "csiphy";
  reg-cam-base = <0x65000>;
  interrupts = <0 477 0>;
  interrupt-names = "csiphy";
  gdscr-supply = <&titan_top_gdsc>;
  regulator-names = "gdscr";
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&pm8150l_l3>;
  clocks = <&clock_camcc 14>,
   <&clock_camcc 23>,
   <&clock_camcc 16>,
   <&clock_camcc 15>;
  clock-names = "cphy_rx_clk_src",
   "csiphy0_clk",
   "csi0phytimer_clk_src",
   "csi0phytimer_clk";
  src-clock-name = "csi0phytimer_clk_src";
  clock-cntl-level = "turbo";
  clock-rates =
   <400000000 0 300000000 0>;
  status = "ok";
 };

 cam_csiphy1: qcom,csiphy@ac66000{
  cell-index = <1>;
  compatible = "qcom,csiphy-v1.1", "qcom,csiphy";
  reg = <0xac66000 0x1000>;
  reg-names = "csiphy";
  reg-cam-base = <0x66000>;
  interrupts = <0 478 0>;
  interrupt-names = "csiphy";
  gdscr-supply = <&titan_top_gdsc>;
  regulator-names = "gdscr";
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&pm8150l_l3>;
  clocks = <&clock_camcc 14>,
   <&clock_camcc 24>,
   <&clock_camcc 18>,
   <&clock_camcc 17>;
  clock-names = "cphy_rx_clk_src",
   "csiphy1_clk",
   "csi1phytimer_clk_src",
   "csi1phytimer_clk";
  src-clock-name = "csi1phytimer_clk_src";
  clock-cntl-level = "turbo";
  clock-rates =
   <400000000 0 300000000 0>;

  status = "ok";
 };

 cam_csiphy2: qcom,csiphy@ac67000 {
  cell-index = <2>;
  compatible = "qcom,csiphy-v1.1", "qcom,csiphy";
  reg = <0xac67000 0x1000>;
  reg-names = "csiphy";
  reg-cam-base = <0x67000>;
  interrupts = <0 479 0>;
  interrupt-names = "csiphy";
  gdscr-supply = <&titan_top_gdsc>;
  regulator-names = "gdscr";
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&pm8150l_l3>;
  clocks = <&clock_camcc 14>,
   <&clock_camcc 25>,
   <&clock_camcc 20>,
   <&clock_camcc 19>;
  clock-names = "cphy_rx_clk_src",
   "csiphy2_clk",
   "csi2phytimer_clk_src",
   "csi2phytimer_clk";
  src-clock-name = "csi2phytimer_clk_src";
  clock-cntl-level = "turbo";
  clock-rates =
   <400000000 0 300000000 0>;
  status = "ok";
 };

 cam_csiphy3: qcom,csiphy@ac68000 {
  cell-index = <3>;
  compatible = "qcom,csiphy-v1.1", "qcom,csiphy";
  reg = <0xac68000 0x1000>;
  reg-names = "csiphy";
  reg-cam-base = <0x68000>;
  interrupts = <0 448 0>;
  interrupt-names = "csiphy";
  gdscr-supply = <&titan_top_gdsc>;
  regulator-names = "gdscr";
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&pm8150l_l3>;
  clocks = <&clock_camcc 14>,
   <&clock_camcc 26>,
   <&clock_camcc 22>,
   <&clock_camcc 21>;
  clock-names = "cphy_rx_clk_src",
   "csiphy3_clk",
   "csi3phytimer_clk_src",
   "csi3phytimer_clk";
  src-clock-name = "csi3phytimer_clk_src";
  clock-cntl-level = "turbo";
  clock-rates =
   <400000000 0 300000000 0>;
  status = "ok";
 };

 cam_cci0: qcom,cci@ac4a000 {
  cell-index = <0>;
  compatible = "qcom,cci";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xac4a000 0x1000>;
  reg-names = "cci";
  reg-cam-base = <0x4a000>;
  interrupt-names = "cci";
  interrupts = <0 460 0>;
  status = "ok";
  gdscr-supply = <&titan_top_gdsc>;
  regulator-names = "gdscr";
  clocks = <&clock_camcc 9>,
   <&clock_camcc 8>;
  clock-names = "cci_0_clk_src",
   "cci_0_clk";
  src-clock-name = "cci_0_clk_src";
  clock-cntl-level = "lowsvs";
  clock-rates = <37500000 0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cci0_active &cci1_active>;
  pinctrl-1 = <&cci0_suspend &cci1_suspend>;
  gpios = <&tlmm 17 0>,
   <&tlmm 18 0>,
   <&tlmm 19 0>,
   <&tlmm 20 0>;
  gpio-req-tbl-num = <0 1 2 3>;
  gpio-req-tbl-flags = <1 1 1 1>;
  gpio-req-tbl-label = "CCI_I2C_DATA0",
     "CCI_I2C_CLK0",
     "CCI_I2C_DATA1",
     "CCI_I2C_CLK1";

  i2c_freq_100Khz_cci0: qcom,i2c_standard_mode {
   hw-thigh = <201>;
   hw-tlow = <174>;
   hw-tsu-sto = <204>;
   hw-tsu-sta = <231>;
   hw-thd-dat = <22>;
   hw-thd-sta = <162>;
   hw-tbuf = <227>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_400Khz_cci0: qcom,i2c_fast_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_custom_cci0: qcom,i2c_custom_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <1>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_1Mhz_cci0: qcom,i2c_fast_plus_mode {
   hw-thigh = <16>;
   hw-tlow = <22>;
   hw-tsu-sto = <17>;
   hw-tsu-sta = <18>;
   hw-thd-dat = <16>;
   hw-thd-sta = <15>;
   hw-tbuf = <24>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <3>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };
 };
 cam_cci1: qcom,cci@ac4b000 {
  cell-index = <1>;
  compatible = "qcom,cci";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xac4b000 0x1000>;
  reg-names = "cci";
  reg-cam-base = <0x4b000>;
  interrupt-names = "cci";
  interrupts = <0 271 0>;
  status = "ok";
  gdscr-supply = <&titan_top_gdsc>;
  regulator-names = "gdscr";
  clocks = <&clock_camcc 11>,
   <&clock_camcc 10>;
  clock-names = "cci_1_clk_src",
   "cci_1_clk";
  src-clock-name = "cci_1_clk_src";
  clock-cntl-level = "lowsvs";
  clock-rates = <37500000 0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cci2_active &cci3_active>;
  pinctrl-1 = <&cci2_suspend &cci3_suspend>;
  gpios = <&tlmm 31 0>,
   <&tlmm 32 0>,
   <&tlmm 33 0>,
   <&tlmm 34 0>;
  gpio-req-tbl-num = <0 1 2 3>;
  gpio-req-tbl-flags = <1 1 1 1>;
  gpio-req-tbl-label = "CCI_I2C_DATA2",
     "CCI_I2C_CLK2",
     "CCI_I2C_DATA3",
     "CCI_I2C_CLK3";

  i2c_freq_100Khz_cci1: qcom,i2c_standard_mode {
   hw-thigh = <201>;
   hw-tlow = <174>;
   hw-tsu-sto = <204>;
   hw-tsu-sta = <231>;
   hw-thd-dat = <22>;
   hw-thd-sta = <162>;
   hw-tbuf = <227>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_400Khz_cci1: qcom,i2c_fast_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_custom_cci1: qcom,i2c_custom_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <1>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_1Mhz_cci1: qcom,i2c_fast_plus_mode {
   hw-thigh = <16>;
   hw-tlow = <22>;
   hw-tsu-sto = <17>;
   hw-tsu-sta = <18>;
   hw-thd-dat = <16>;
   hw-thd-sta = <15>;
   hw-tbuf = <24>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <3>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };
 };
 qcom,cam_smmu {
  compatible = "qcom,msm-cam-smmu";
  status = "ok";

  msm_cam_smmu_ife {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x840 0x620>,
    <&apps_smmu 0x860 0x620>,
    <&apps_smmu 0xA40 0x620>,
    <&apps_smmu 0xA60 0x620>,
    <&apps_smmu 0xC40 0x620>,
    <&apps_smmu 0xC60 0x620>,
    <&apps_smmu 0xE40 0x620>,
    <&apps_smmu 0xE60 0x620>;
   label = "ife";
   ife_iova_mem_map: iova-mem-map {

    iova-mem-region-io {
     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_jpeg {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x1180 0x20>,
    <&apps_smmu 0x11A0 0x20>;
   label = "jpeg";
   jpeg_iova_mem_map: iova-mem-map {

    iova-mem-region-io {
     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_icp_fw {
   compatible = "qcom,msm-cam-smmu-fw-dev";
   label="icp";
   memory-region = <&pil_camera_mem>;
  };

  msm_cam_smmu_icp {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x1222 0x0>,
    <&apps_smmu 0x1080 0x20>,
    <&apps_smmu 0x10A0 0x20>,
    <&apps_smmu 0x1100 0x20>,
    <&apps_smmu 0x1120 0x20>,
    <&apps_smmu 0x10C0 0x0>,
    <&apps_smmu 0x1140 0x0>;
   label = "icp";
   icp_iova_mem_map: iova-mem-map {
    iova-mem-region-firmware {

     iova-region-name = "firmware";
     iova-region-start = <0x0>;
     iova-region-len = <0x500000>;
     iova-region-id = <0x0>;
     status = "ok";
    };

    iova-mem-region-shared {

     iova-region-name = "shared";
     iova-region-start = <0x7400000>;
     iova-region-len = <0x6400000>;
     iova-region-id = <0x1>;
     status = "ok";
    };

    iova-mem-region-secondary-heap {

     iova-region-name = "secheap";
     iova-region-start = <0xd800000>;
     iova-region-len = <0x100000>;
     iova-region-id = <0x4>;
     status = "ok";
    };

    iova-mem-region-io {

     iova-region-name = "io";
     iova-region-start = <0xda00000>;
     iova-region-len = <0xace00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };

    iova-mem-qdss-region {

     iova-region-name = "qdss";
     iova-region-start = <0xd900000>;
     iova-region-len = <0x100000>;
     iova-region-id = <0x5>;
     qdss-phy-addr = <0x16790000>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_cpas_cdm {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x1000 0x0>;
   label = "cpas-cdm0";
   cpas_cdm_iova_mem_map: iova-mem-map {
    iova-mem-region-io {

     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_secure {
   compatible = "qcom,msm-cam-smmu-cb";
   label = "cam-secure";
   qcom,secure-cb;
  };

  msm_cam_smmu_fd {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x11C0 0x20>,
    <&apps_smmu 0x11E0 0x20>;
   label = "fd";
   fd_iova_mem_map: iova-mem-map {
    iova-mem-region-io {

     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_lrme {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x10e0 0x0>,
    <&apps_smmu 0x1160 0x0>;
   label = "lrme";
   lrme_iova_mem_map: iova-mem-map {
    iova-mem-region-shared {

     iova-region-name = "shared";
     iova-region-start = <0x7400000>;
     iova-region-len = <0x6400000>;
     iova-region-id = <0x1>;
     status = "ok";
    };

    iova-mem-region-io {
     iova-region-name = "io";
     iova-region-start = <0xd800000>;
     iova-region-len = <0xd2800000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };
 };

 qcom,cam-cpas@ac40000 {
  cell-index = <0>;
  compatible = "qcom,cam-cpas";
  label = "cpas";
  arch-compat = "cpas_top";
  status = "ok";
  reg-names = "cam_cpas_top", "cam_camnoc";
  reg = <0xac40000 0x1000>,
   <0xac42000 0x5000>;
  reg-cam-base = <0x40000 0x42000>;
  interrupt-names = "cpas_camnoc";
  interrupts = <0 459 0>;
  camnoc-axi-min-ib-bw = <3000000000>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&titan_top_gdsc>;
  clock-names =
   "gcc_ahb_clk",
   "gcc_axi_hf_clk",
   "gcc_axi_sf_clk",
   "slow_ahb_clk_src",
   "cpas_ahb_clk",
   "camnoc_axi_clk_src",
   "camnoc_axi_clk";
  clocks =
   <&clock_gcc 8>,
   <&clock_gcc 9>,
   <&clock_gcc 10>,
   <&clock_camcc 95>,
   <&clock_camcc 13>,
   <&clock_camcc 6>,
   <&clock_camcc 5>;
  src-clock-name = "camnoc_axi_clk_src";
  clock-rates =
   <0 0 0 0 0 0 0>,
   <0 0 0 19200000 0 19200000 0>,
   <0 0 0 80000000 0 150000000 0>,
   <0 0 0 80000000 0 266670000 0>,
   <0 0 0 80000000 0 320000000 0>,
   <0 0 0 80000000 0 400000000 0>,
   <0 0 0 80000000 0 480000000 0>;
  clock-cntl-level = "suspend", "minsvs", "lowsvs", "svs",
   "svs_l1", "nominal", "turbo";
  control-camnoc-axi-clk;
  camnoc-bus-width = <32>;
  camnoc-axi-clk-bw-margin-perc = <20>;
  qcom,msm-bus,name = "cam_ahb";
  qcom,msm-bus,num-cases = <7>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1
   589 0 0>,
   <1
   589 0 76800>,
   <1
   589 0 76800>,
   <1
   589 0 150000>,
   <1
   589 0 150000>,
   <1
   589 0 300000>,
   <1
   589 0 300000>;
  vdd-corners = <(0 + 1)
   (16 + 1)
   (48 + 1)
   (64 + 1)
   (128 + 1)
   (192 + 1)
   (256 + 1)
   (320 + 1)
   (336 + 1)
   (384 + 1)
   (416 + 1)>;
  vdd-corner-ahb-mapping = "suspend", "suspend",
   "minsvs", "lowsvs", "svs", "svs_l1",
   "nominal", "nominal", "nominal",
   "turbo", "turbo";
  client-id-based;
  client-names =
   "csiphy0", "csiphy1", "csiphy2", "csiphy3",
   "cci0", "cci1",
   "csid0", "csid1", "csid2", "csid3",
   "ife0", "ife1", "ife2", "ife3",
   "ipe0", "ipe1", "cam-cdm-intf0", "cpas-cdm0",
   "bps0", "icp0", "jpeg-dma0", "jpeg-enc0",
   "fd0", "lrmecpas0";
  client-axi-port-names =
   "cam_hf_1", "cam_hf_2", "cam_hf_1", "cam_hf_2",
   "cam_sf_1", "cam_sf_1",
   "cam_hf_1", "cam_hf_2", "cam_hf_1", "cam_hf_2",
   "cam_hf_1", "cam_hf_2", "cam_hf_1", "cam_hf_2",
   "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1",
   "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1",
   "cam_sf_1", "cam_sf_1";
  client-bus-camnoc-based;
  qcom,axi-port-list {
   qcom,axi-port1 {
    qcom,axi-port-name = "cam_hf_1";
    ib-bw-voting-needed;
    qcom,axi-port-mnoc {
     qcom,msm-bus,name = "cam_hf_1_mnoc";
     qcom,msm-bus-vector-dyn-vote;
     qcom,msm-bus,num-cases = <2>;
     qcom,msm-bus,num-paths = <1>;
     qcom,msm-bus,vectors-KBps =
     <136
     512 0 0>,
     <136
     512 0 0>;
    };
    qcom,axi-port-camnoc {
     qcom,msm-bus,name = "cam_hf_1_camnoc";
     qcom,msm-bus-vector-dyn-vote;
     qcom,msm-bus,num-cases = <2>;
     qcom,msm-bus,num-paths = <1>;
     qcom,msm-bus,vectors-KBps =
     <146
     778 0 0>,
     <146
     778 0 0>;
    };
   };
   qcom,axi-port2 {
    qcom,axi-port-name = "cam_hf_2";
    ib-bw-voting-needed;
    qcom,axi-port-mnoc {
     qcom,msm-bus,name = "cam_hf_2_mnoc";
     qcom,msm-bus-vector-dyn-vote;
     qcom,msm-bus,num-cases = <2>;
     qcom,msm-bus,num-paths = <1>;
     qcom,msm-bus,vectors-KBps =
     <145
     512 0 0>,
     <145
     512 0 0>;
    };
    qcom,axi-port-camnoc {
     qcom,msm-bus,name = "cam_hf_2_camnoc";
     qcom,msm-bus-vector-dyn-vote;
     qcom,msm-bus,num-cases = <2>;
     qcom,msm-bus,num-paths = <1>;
     qcom,msm-bus,vectors-KBps =
     <147
     778 0 0>,
     <147
     778 0 0>;
    };
   };
   qcom,axi-port3 {
    qcom,axi-port-name = "cam_sf_1";
    qcom,axi-port-mnoc {
     qcom,msm-bus,name = "cam_sf_1_mnoc";
     qcom,msm-bus-vector-dyn-vote;
     qcom,msm-bus,num-cases = <2>;
     qcom,msm-bus,num-paths = <1>;
     qcom,msm-bus,vectors-KBps =
     <137
     512 0 0>,
     <137
     512 0 0>;
    };
    qcom,axi-port-camnoc {
     qcom,msm-bus,name = "cam_sf_1_camnoc";
     qcom,msm-bus-vector-dyn-vote;
     qcom,msm-bus,num-cases = <2>;
     qcom,msm-bus,num-paths = <1>;
     qcom,msm-bus,vectors-KBps =
     <148
     778 0 0>,
     <148
     778 0 0>;
    };
   };
  };
 };

 qcom,cam-cdm-intf {
  compatible = "qcom,cam-cdm-intf";
  cell-index = <0>;
  label = "cam-cdm-intf";
  num-hw-cdm = <1>;
  cdm-client-names = "vfe",
   "jpegdma",
   "jpegenc",
   "fd",
   "lrmecdm";
  status = "ok";
 };

 qcom,cpas-cdm0@ac48000 {
  cell-index = <0>;
  compatible = "qcom,cam170-cpas-cdm0";
  label = "cpas-cdm";
  reg = <0xac48000 0x1000>;
  reg-names = "cpas-cdm";
  reg-cam-base = <0x48000>;
  interrupts = <0 461 0>;
  interrupt-names = "cpas-cdm";
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names = "cam_cc_cpas_slow_ahb_clk",
   "cam_cc_cpas_ahb_clk";
  clocks = <&clock_camcc 95>,
   <&clock_camcc 13>;
  clock-rates = <0 0>;
  clock-cntl-level = "svs";
  cdm-client-names = "ife";
  status = "ok";
 };

 qcom,cam-isp {
  compatible = "qcom,cam-isp";
  arch-compat = "ife";
  status = "ok";
 };

 cam_csid0: qcom,csid0@acb3000 {
  cell-index = <0>;
  compatible = "qcom,csid175";
  reg-names = "csid";
  reg = <0xacb3000 0x1000>;
  reg-cam-base = <0xb3000>;
  interrupt-names = "csid";
  interrupts = <0 464 0>;
  regulator-names = "camss", "ife0";
  camss-supply = <&titan_top_gdsc>;
  ife0-supply = <&ife_0_gdsc>;
  clock-names =
   "ife_csid_clk_src",
   "ife_csid_clk",
   "cphy_rx_clk_src",
   "ife_cphy_rx_clk",
   "ife_clk_src",
   "ife_clk",
   "ife_axi_clk";
  clocks =
   <&clock_camcc 40>,
   <&clock_camcc 39>,
   <&clock_camcc 14>,
   <&clock_camcc 38>,
   <&clock_camcc 37>,
   <&clock_camcc 36>,
   <&clock_camcc 35>;
  clock-rates =
   <400000000 0 0 0 400000000 0 0>,
   <400000000 0 0 0 558000000 0 0>,
   <480000000 0 0 0 637000000 0 0>,
   <600000000 0 0 0 760000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_csid_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 cam_vfe0: qcom,vfe0@acaf000 {
  cell-index = <0>;
  compatible = "qcom,vfe175";
  reg-names = "ife", "cam_camnoc";
  reg = <0xacaf000 0x4000>,
   <0xac42000 0x5000>;
  reg-cam-base = <0xaf000 0x42000>;
  interrupt-names = "ife";
  interrupts = <0 465 0>;
  regulator-names = "camss", "ife0";
  camss-supply = <&titan_top_gdsc>;
  ife0-supply = <&ife_0_gdsc>;
  clock-names =
   "ife_clk_src",
   "ife_clk",
   "ife_axi_clk";
  clocks =
   <&clock_camcc 37>,
   <&clock_camcc 36>,
   <&clock_camcc 35>;
  clock-rates =
   <400000000 0 0>,
   <558000000 0 0>,
   <637000000 0 0>,
   <760000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_clk_src";
  clock-control-debugfs = "true";
  clock-names-option = "ife_dsp_clk";
  clocks-option = <&clock_camcc 41>;
  clock-rates-option = <760000000>;
  status = "ok";
 };

 cam_csid1: qcom,csid1@acba000 {
  cell-index = <1>;
  compatible = "qcom,csid175";
  reg-names = "csid";
  reg = <0xacba000 0x1000>;
  reg-cam-base = <0xba000>;
  interrupt-names = "csid";
  interrupts = <0 466 0>;
  regulator-names = "camss", "ife1";
  camss-supply = <&titan_top_gdsc>;
  ife1-supply = <&ife_1_gdsc>;
  clock-names =
   "ife_csid_clk_src",
   "ife_csid_clk",
   "cphy_rx_clk_src",
   "ife_cphy_rx_clk",
   "ife_clk_src",
   "ife_clk",
   "ife_axi_clk";
  clocks =
   <&clock_camcc 47>,
   <&clock_camcc 46>,
   <&clock_camcc 14>,
   <&clock_camcc 45>,
   <&clock_camcc 44>,
   <&clock_camcc 43>,
   <&clock_camcc 42>;
  clock-rates =
   <400000000 0 0 0 400000000 0 0>,
   <400000000 0 0 0 558000000 0 0>,
   <480000000 0 0 0 637000000 0 0>,
   <600000000 0 0 0 760000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_csid_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 cam_vfe1: qcom,vfe1@acb6000 {
  cell-index = <1>;
  compatible = "qcom,vfe175";
  reg-names = "ife", "cam_camnoc";
  reg = <0xacb6000 0x4000>,
   <0xac42000 0x5000>;
  reg-cam-base = <0xb6000 0x42000>;
  interrupt-names = "ife";
  interrupts = <0 467 0>;
  regulator-names = "camss", "ife1";
  camss-supply = <&titan_top_gdsc>;
  ife1-supply = <&ife_1_gdsc>;
  clock-names =
   "ife_clk_src",
   "ife_clk",
   "ife_axi_clk";
  clocks =
   <&clock_camcc 44>,
   <&clock_camcc 43>,
   <&clock_camcc 42>;
  clock-rates =
   <400000000 0 0>,
   <558000000 0 0>,
   <637000000 0 0>,
   <760000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_clk_src";
  clock-control-debugfs = "true";
  clock-names-option = "ife_dsp_clk";
  clocks-option = <&clock_camcc 48>;
  clock-rates-option = <760000000>;
  status = "ok";
 };

 cam_csid_lite0: qcom,csid-lite0@acc8000 {
  cell-index = <2>;
  compatible = "qcom,csid-lite175";
  reg-names = "csid-lite";
  reg = <0xacc8000 0x1000>;
  reg-cam-base = <0xc8000>;
  interrupt-names = "csid-lite";
  interrupts = <0 468 0>;
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names =
   "ife_csid_clk_src",
   "ife_csid_clk",
   "cphy_rx_clk_src",
   "ife_cphy_rx_clk",
   "ife_clk_src",
   "ife_clk";
  clocks =
   <&clock_camcc 53>,
   <&clock_camcc 52>,
   <&clock_camcc 14>,
   <&clock_camcc 51>,
   <&clock_camcc 50>,
   <&clock_camcc 49>;
  clock-rates =
   <400000000 0 0 0 320000000 0>,
   <400000000 0 0 0 400000000 0>,
   <480000000 0 0 0 480000000 0>,
   <600000000 0 0 0 600000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_csid_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 cam_vfe_lite0: qcom,vfe-lite0@acc4000 {
  cell-index = <2>;
  compatible = "qcom,vfe-lite175";
  reg-names = "ife-lite";
  reg = <0xacc4000 0x4000>;
  reg-cam-base = <0xc4000>;
  interrupt-names = "ife-lite";
  interrupts = <0 469 0>;
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names =
   "ife_clk_src",
   "ife_clk";
  clocks =
   <&clock_camcc 50>,
   <&clock_camcc 49>;
  clock-rates =
   <320000000 0>,
   <400000000 0>,
   <480000000 0>,
   <600000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 cam_csid_lite1: qcom,csid-lite1@accf000 {
  cell-index = <3>;
  compatible = "qcom,csid-lite175";
  reg-names = "csid-lite";
  reg = <0xaccf000 0x1000>;
  reg-cam-base = <0xcf000>;
  interrupt-names = "csid-lite";
  interrupts = <0 359 0>;
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names =
   "ife_csid_clk_src",
   "ife_csid_clk",
   "cphy_rx_clk_src",
   "ife_cphy_rx_clk",
   "ife_clk_src",
   "ife_clk";
  clocks =
   <&clock_camcc 58>,
   <&clock_camcc 57>,
   <&clock_camcc 14>,
   <&clock_camcc 56>,
   <&clock_camcc 55>,
   <&clock_camcc 54>;
  clock-rates =
   <400000000 0 0 0 320000000 0>,
   <400000000 0 0 0 400000000 0>,
   <480000000 0 0 0 480000000 0>,
   <600000000 0 0 0 600000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_csid_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 cam_vfe_lite1: qcom,vfe-lite1@accb000 {
  cell-index = <3>;
  compatible = "qcom,vfe-lite175";
  reg-names = "ife-lite";
  reg = <0xaccb000 0x4000>;
  reg-cam-base = <0xcb000>;
  interrupt-names = "ife-lite";
  interrupts = <0 360 0>;
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names =
   "ife_clk_src",
   "ife_clk";
  clocks =
   <&clock_camcc 55>,
   <&clock_camcc 54>;
  clock-rates =
   <320000000 0>,
   <400000000 0>,
   <480000000 0>,
   <600000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 qcom,cam-icp {
  compatible = "qcom,cam-icp";
  compat-hw-name = "qcom,a5",
   "qcom,ipe0",
   "qcom,ipe1",
   "qcom,bps";
  num-a5 = <1>;
  num-ipe = <2>;
  num-bps = <1>;
  icp_pc_en;
  ipe_bps_pc_en;
  status = "ok";
 };

 cam_a5: qcom,a5@ac00000 {
  cell-index = <0>;
  compatible = "qcom,cam-a5";
  reg = <0xac00000 0x6000>,
   <0xac10000 0x8000>,
   <0xac18000 0x3000>;
  reg-names = "a5_qgic", "a5_sierra", "a5_csr";
  reg-cam-base = <0x00000 0x10000 0x18000>;
  interrupts = <0 463 0>;
  interrupt-names = "a5";
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&titan_top_gdsc>;
  clock-names =
   "soc_fast_ahb",
   "icp_ahb_clk",
   "icp_clk_src",
   "icp_clk";
  clocks =
   <&clock_camcc 27>,
   <&clock_camcc 32>,
   <&clock_camcc 34>,
   <&clock_camcc 33>;

  clock-rates =
   <200000000 0 400000000 0>,
   <400000000 0 600000000 0>;
  clock-cntl-level = "svs", "turbo";
  fw_name = "CAMERA_ICP.elf";
  ubwc-cfg = <0x7B 0x1EF>;
  status = "ok";
 };

 cam_ipe0: qcom,ipe0 {
  cell-index = <0>;
  compatible = "qcom,cam-ipe";
  reg = <0xac87000 0x3000>;
  reg-names = "ipe0_top";
  reg-cam-base = <0x87000>;
  regulator-names = "ipe0-vdd";
  ipe0-vdd-supply = <&ipe_0_gdsc>;
  clock-names =
   "ipe_0_ahb_clk",
   "ipe_0_areg_clk",
   "ipe_0_axi_clk",
   "ipe_0_clk_src",
   "ipe_0_clk";
  src-clock-name = "ipe_0_clk_src";
  clock-control-debugfs = "true";
  clocks =
   <&clock_camcc 59>,
   <&clock_camcc 60>,
   <&clock_camcc 61>,
   <&clock_camcc 63>,
   <&clock_camcc 62>;

  clock-rates =
   <0 0 0 300000000 0>,
   <0 0 0 475000000 0>,
   <0 0 0 520000000 0>,
   <0 0 0 600000000 0>,
   <0 0 0 600000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1",
    "nominal", "turbo";
  status = "ok";
 };

 cam_ipe1: qcom,ipe1 {
  cell-index = <1>;
  compatible = "qcom,cam-ipe";
  reg = <0xac91000 0x3000>;
  reg-names = "ipe1_top";
  reg-cam-base = <0x91000>;
  regulator-names = "ipe1-vdd";
  ipe1-vdd-supply = <&ipe_1_gdsc>;
  clock-names =
   "ipe_1_ahb_clk",
   "ipe_1_areg_clk",
   "ipe_1_axi_clk",
   "ipe_1_clk_src",
   "ipe_1_clk";
  src-clock-name = "ipe_1_clk_src";
  clock-control-debugfs = "true";
  clocks =
   <&clock_camcc 64>,
   <&clock_camcc 65>,
   <&clock_camcc 66>,
   <&clock_camcc 63>,
   <&clock_camcc 67>;

  clock-rates =
   <0 0 0 300000000 0>,
   <0 0 0 475000000 0>,
   <0 0 0 520000000 0>,
   <0 0 0 600000000 0>,
   <0 0 0 600000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1",
    "nominal", "turbo";
  status = "ok";
 };

 cam_bps: qcom,bps {
  cell-index = <0>;
  compatible = "qcom,cam-bps";
  reg = <0xac6f000 0x3000>;
  reg-names = "bps_top";
  reg-cam-base = <0x6f000>;
  regulator-names = "bps-vdd";
  bps-vdd-supply = <&bps_gdsc>;
  clock-names =
   "bps_ahb_clk",
   "bps_areg_clk",
   "bps_axi_clk",
   "bps_clk_src",
   "bps_clk";
  src-clock-name = "bps_clk_src";
  clock-control-debugfs = "true";
  clocks =
   <&clock_camcc 0>,
   <&clock_camcc 1>,
   <&clock_camcc 2>,
   <&clock_camcc 4>,
   <&clock_camcc 3>;

  clock-rates =
   <0 0 0 200000000 0>,
   <0 0 0 400000000 0>,
   <0 0 0 480000000 0>,
   <0 0 0 600000000 0>,
   <0 0 0 600000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1",
    "nominal", "turbo";
  status = "ok";
 };

 qcom,cam-jpeg {
  compatible = "qcom,cam-jpeg";
  compat-hw-name = "qcom,jpegenc",
   "qcom,jpegdma";
  num-jpeg-enc = <1>;
  num-jpeg-dma = <1>;
  status = "ok";
 };

 cam_jpeg_enc: qcom,jpegenc@ac4e000 {
  cell-index = <0>;
  compatible = "qcom,cam_jpeg_enc";
  reg-names = "jpege_hw";
  reg = <0xac4e000 0x4000>;
  reg-cam-base = <0x4e000>;
  interrupt-names = "jpeg";
  interrupts = <0 474 0>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&titan_top_gdsc>;
  clock-names =
   "jpegenc_clk_src",
   "jpegenc_clk";
  clocks =
   <&clock_camcc 69>,
   <&clock_camcc 68>;

  clock-rates = <600000000 0>;
  src-clock-name = "jpegenc_clk_src";
  clock-cntl-level = "nominal";
  status = "ok";
 };

 cam_jpeg_dma: qcom,jpegdma@0xac52000{
  cell-index = <0>;
  compatible = "qcom,cam_jpeg_dma";
  reg-names = "jpegdma_hw";
  reg = <0xac52000 0x4000>;
  reg-cam-base = <0x52000>;
  interrupt-names = "jpegdma";
  interrupts = <0 475 0>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&titan_top_gdsc>;
  clock-names =
   "jpegdma_clk_src",
   "jpegdma_clk";
  clocks =
   <&clock_camcc 69>,
   <&clock_camcc 68>;

  clock-rates = <600000000 0>;
  src-clock-name = "jpegdma_clk_src";
  clock-cntl-level = "nominal";
  status = "ok";
 };

 qcom,cam-fd {
  compatible = "qcom,cam-fd";
  compat-hw-name = "qcom,fd";
  num-fd = <1>;
  status = "ok";
 };

 cam_fd: qcom,fd@ac5a000 {
  cell-index = <0>;
  compatible = "qcom,fd501";
  reg-names = "fd_core", "fd_wrapper";
  reg = <0xac5a000 0x1000>,
   <0xac5b000 0x400>;
  reg-cam-base = <0x5a000 0x5b000>;
  interrupt-names = "fd";
  interrupts = <0 462 0>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&titan_top_gdsc>;
  clock-names =
   "fd_core_clk_src",
   "fd_core_clk",
   "fd_core_uar_clk";
  clocks =
   <&clock_camcc 29>,
   <&clock_camcc 28>,
   <&clock_camcc 30>;
  src-clock-name = "fd_core_clk_src";
  clock-control-debugfs = "true";
  clock-cntl-level = "svs", "svs_l1", "turbo";
  clock-rates =
   <400000000 0 0>,
   <480000000 0 0>,
   <600000000 0 0>;
  status = "ok";
 };

 qcom,cam-lrme {
  compatible = "qcom,cam-lrme";
  arch-compat = "lrme";
  status = "ok";
 };

 cam_lrme: qcom,lrme@ac6b000 {
  cell-index = <0>;
  compatible = "qcom,lrme";
  reg-names = "lrme";
  reg = <0xac6b000 0xa00>;
  reg-cam-base = <0x6b000>;
  interrupt-names = "lrme";
  interrupts = <0 476 0>;
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names =
   "lrme_clk_src",
   "lrme_clk";
  clocks =
   <&clock_camcc 71>,
   <&clock_camcc 70>;
  clock-rates =
   <240000000 0>,
   <300000000 0>,
   <320000000 0>,
   <400000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "lrme_clk_src";
  status = "ok";
 };
};
# 807 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2

# 1 "../arch/arm64/boot/dts/qcom/msm-qvr-external.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm-qvr-external.dtsi"
&soc {

 qcom,smp2p_interrupt_qvrexternal_5_out {
  compatible = "qcom,smp2p-interrupt-qvrexternal-5-out";
  qcom,smem-states = <&smp2p_qvrexternal5_out 0>;
  qcom,smem-state-names = "qvrexternal-smp2p-out";
 };

};
# 809 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 spss_utils: qcom,spss_utils {
  compatible = "qcom,spss-utils";

  qcom,spss-fuse1-addr = <0x007841c4>;
  qcom,spss-fuse1-bit = <27>;
  qcom,spss-fuse2-addr = <0x007841c4>;
  qcom,spss-fuse2-bit = <26>;
  qcom,spss-dev-firmware-name = "spss1d";
  qcom,spss-test-firmware-name = "spss1t";
  qcom,spss-prod-firmware-name = "spss1p";
  qcom,spss-debug-reg-addr = <0x01886020>;
  qcom,spss-emul-type-reg-addr = <0x01fc8004>;
  status = "ok";
 };

 qcom,spcom {
  compatible = "qcom,spcom";


  qcom,spcom-ch-names = "sp_kernel", "sp_ssr";
  status = "ok";
 };

 jtag_mm0: jtagmm@7040000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7040000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU0>;
 };

 jtag_mm1: jtagmm@7140000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7140000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU1>;
 };

 jtag_mm2: jtagmm@7240000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7240000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU2>;
 };

 jtag_mm3: jtagmm@7340000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7340000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU3>;
 };

 jtag_mm4: jtagmm@7440000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7440000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU4>;
 };

 jtag_mm5: jtagmm@7540000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7540000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU5>;
 };

 jtag_mm6: jtagmm@7640000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7640000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU6>;
 };

 jtag_mm7: jtagmm@7740000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7740000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU7>;
 };

 intc: interrupt-controller@17a00000 {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  interrupt-controller;
  #redistributor-regions = <1>;
  redistributor-stride = <0x0 0x20000>;
  reg = <0x17a00000 0x10000>,
        <0x17a60000 0x100000>;
  interrupts = <1 9 4>;
  interrupt-parent = <&intc>;
 };

 gict: gict@17a20000 {
  compatible = "arm,gic-600-erp";
  reg = <0x17a20000 0x10000>;
  reg-names = "gict-base";
  interrupt-config = <46 17>;
  interrupt-names = "gict-fault", "gict-err";
  interrupts = <0 46 4>,
        <0 17 4>;
 };

 pdc: interrupt-controller@0xb220000{
  compatible = "qcom,pdc-sm8150";
  reg = <0xb220000 0x400>;
  #interrupt-cells = <3>;
  interrupt-parent = <&intc>;
  interrupt-controller;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 0xf08>,
        <1 2 0xf08>,
        <1 3 0xf08>,
        <1 0 0xf08>;
  clock-frequency = <19200000>;
 };

 timer@0x17c20000{
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0x17c20000 0x1000>;
  clock-frequency = <19200000>;

  frame@0x17c21000 {
   frame-number = <0>;
   interrupts = <0 8 0x4>,
         <0 6 0x4>;
   reg = <0x17c21000 0x1000>,
         <0x17c22000 0x1000>;
  };

  frame@17c23000 {
   frame-number = <1>;
   interrupts = <0 9 0x4>;
   reg = <0x17c23000 0x1000>;
   status = "disabled";
  };

  frame@17c25000 {
   frame-number = <2>;
   interrupts = <0 10 0x4>;
   reg = <0x17c25000 0x1000>;
   status = "disabled";
  };

  frame@17c27000 {
   frame-number = <3>;
   interrupts = <0 11 0x4>;
   reg = <0x17c26000 0x1000>;
   status = "disabled";
  };

  frame@17c29000 {
   frame-number = <4>;
   interrupts = <0 12 0x4>;
   reg = <0x17c29000 0x1000>;
   status = "disabled";
  };

  frame@17c2b000 {
   frame-number = <5>;
   interrupts = <0 13 0x4>;
   reg = <0x17c2b000 0x1000>;
   status = "disabled";
  };

  frame@17c2d000 {
   frame-number = <6>;
   interrupts = <0 14 0x4>;
   reg = <0x17c2d000 0x1000>;
   status = "disabled";
  };
 };

 llcc_pmu: llcc-pmu@90cc000 {
  compatible = "qcom,qcom-llcc-pmu";
  reg = <0x090cc000 0x300>;
  reg-names = "lagg-base";
 };

 llcc_bw_opp_table: llcc-bw-opp-table {
  compatible = "operating-points-v2";
  opp-150 {opp-hz = /bits/ 64 <((150 * 1000000 * 16) / (1024 * 1024))>;};
  opp-200 {opp-hz = /bits/ 64 <((200 * 1000000 * 16) / (1024 * 1024))>;};
  opp-403 {opp-hz = /bits/ 64 <((403 * 1000000 * 16) / (1024 * 1024))>;};
  opp-533 {opp-hz = /bits/ 64 <((533 * 1000000 * 16) / (1024 * 1024))>;};
  opp-666 {opp-hz = /bits/ 64 <((666 * 1000000 * 16) / (1024 * 1024))>;};
  opp-777 {opp-hz = /bits/ 64 <((777 * 1000000 * 16) / (1024 * 1024))>;};
 };

 cpu_cpu_llcc_bw: qcom,cpu-cpu-llcc-bw {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <1 770>;
  qcom,active-only;
  operating-points-v2 = <&llcc_bw_opp_table>;
 };

 cpu_cpu_llcc_bwmon: qcom,cpu-cpu-llcc-bwmon@90b6400 {
  compatible = "qcom,bimc-bwmon4";
  reg = <0x90b6400 0x300>, <0x90b6300 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 581 4>;
  qcom,mport = <0>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&cpu_cpu_llcc_bw>;
  qcom,count-unit = <0x10000>;
 };

 ddr_bw_opp_table: ddr-bw-opp-table {
  compatible = "operating-points-v2";
  opp-200 {opp-hz = /bits/ 64 <((200 * 1000000 * 4) / (1024 * 1024))>;};
  opp-300 {opp-hz = /bits/ 64 <((300 * 1000000 * 4) / (1024 * 1024))>;};
  opp-451 {opp-hz = /bits/ 64 <((451 * 1000000 * 4) / (1024 * 1024))>;};
  opp-547 {opp-hz = /bits/ 64 <((547 * 1000000 * 4) / (1024 * 1024))>;};
  opp-681 {opp-hz = /bits/ 64 <((681 * 1000000 * 4) / (1024 * 1024))>;};
  opp-768 {opp-hz = /bits/ 64 <((768 * 1000000 * 4) / (1024 * 1024))>;};
  opp-1017 {opp-hz = /bits/ 64 <((1017 * 1000000 * 4) / (1024 * 1024))>;};
  opp-1296 {opp-hz = /bits/ 64 <((1296 * 1000000 * 4) / (1024 * 1024))>;};
  opp-1555 {opp-hz = /bits/ 64 <((1555 * 1000000 * 4) / (1024 * 1024))>;};
  opp-1804 {opp-hz = /bits/ 64 <((1804 * 1000000 * 4) / (1024 * 1024))>;};
  opp-2092 {opp-hz = /bits/ 64 <((2092 * 1000000 * 4) / (1024 * 1024))>;};
 };

 cpu_llcc_ddr_bw: qcom,cpu-llcc-ddr-bw {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <129 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu_llcc_ddr_bwmon: qcom,cpu-llcc-ddr-bwmon@90cd000 {
  compatible = "qcom,bimc-bwmon5";
  reg = <0x90cd000 0x1000>;
  reg-names = "base";
  interrupts = <0 81 4>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&cpu_llcc_ddr_bw>;
  qcom,count-unit = <0x10000>;
 };

 suspendable_ddr_bw_opp_table: suspendable-ddr-bw-opp-table {
  compatible = "operating-points-v2";
  opp-0 {opp-hz = /bits/ 64 <((0 * 1000000 * 4) / (1024 * 1024))>;};
  opp-200 {opp-hz = /bits/ 64 <((200 * 1000000 * 4) / (1024 * 1024))>;};
  opp-300 {opp-hz = /bits/ 64 <((300 * 1000000 * 4) / (1024 * 1024))>;};
  opp-451 {opp-hz = /bits/ 64 <((451 * 1000000 * 4) / (1024 * 1024))>;};
  opp-547 {opp-hz = /bits/ 64 <((547 * 1000000 * 4) / (1024 * 1024))>;};
  opp-681 {opp-hz = /bits/ 64 <((681 * 1000000 * 4) / (1024 * 1024))>;};
  opp-768 {opp-hz = /bits/ 64 <((768 * 1000000 * 4) / (1024 * 1024))>;};
  opp-1017 {opp-hz = /bits/ 64 <((1017 * 1000000 * 4) / (1024 * 1024))>;};
  opp-1296 {opp-hz = /bits/ 64 <((1296 * 1000000 * 4) / (1024 * 1024))>;};
  opp-1555 {opp-hz = /bits/ 64 <((1555 * 1000000 * 4) / (1024 * 1024))>;};
  opp-1804 {opp-hz = /bits/ 64 <((1804 * 1000000 * 4) / (1024 * 1024))>;};
  opp-2092 {opp-hz = /bits/ 64 <((2092 * 1000000 * 4) / (1024 * 1024))>;};
 };

 npu_npu_ddr_bw: qcom,npu-npu-ddr-bw {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports = <154 512>;
  operating-points-v2 = <&suspendable_ddr_bw_opp_table>;
 };

 npu_npu_ddr_bwmon: qcom,npu-npu-ddr-bwmon@9960300 {
  compatible = "qcom,bimc-bwmon4";
  reg = <0x9960300 0x300>, <0x9960200 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 365 4>;
  qcom,mport = <0>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&npu_npu_ddr_bw>;
  qcom,count-unit = <0x10000>;
 };

 cdsp_cdsp_l3_lat: qcom,cdsp-cdsp-l3-lat {
  compatible = "devfreq-simple-dev";
  clock-names = "devfreq_clk";
  clocks = <&clock_cpucc 3>;
  governor = "powersave";
 };

 cpu0_cpu_l3_lat: qcom,cpu0-cpu-l3-lat {
  compatible = "devfreq-simple-dev";
  clock-names = "devfreq_clk";
  clocks = <&clock_cpucc 0>;
  governor = "performance";
 };

 cpu0_cpu_l3_latmon: qcom,cpu0-cpu-l3-latmon {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,target-dev = <&cpu0_cpu_l3_lat>;
  qcom,cachemiss-ev = <0x17>;
  qcom,core-dev-table =
   < 300000 300000000 >,
   < 480000 403200000 >,
   < 672000 480000000 >,
   < 768000 576000000 >,
   < 864000 672000000 >,
   < 979200 768000000 >,
   < 1075200 864000000 >,
   < 1267200 960000000 >;
 };

 cpu4_cpu_l3_lat: qcom,cpu4-cpu-l3-lat {
  compatible = "devfreq-simple-dev";
  clock-names = "devfreq_clk";
  clocks = <&clock_cpucc 1>;
  governor = "performance";
 };

 cpu4_cpu_l3_latmon: qcom,cpu4-cpu-l3-latmon {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU4 &CPU5 &CPU6>;
  qcom,target-dev = <&cpu4_cpu_l3_lat>;
  qcom,cachemiss-ev = <0x17>;
  qcom,core-dev-table =
   < 300000 300000000 >,
   < 768000 576000000 >,
   < 1152000 768000000 >,
   < 1344000 960000000 >,
   < 1689600 1228800000 >,
   < 2016000 1344000000 >;
 };

 cpu7_cpu_l3_lat: qcom,cpu7-cpu-l3-lat {
  compatible = "devfreq-simple-dev";
  clock-names = "devfreq_clk";
  clocks = <&clock_cpucc 2>;
  governor = "performance";
 };

 cpu7_cpu_l3_latmon: qcom,cpu7-cpu-l3-latmon {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU7>;
  qcom,target-dev = <&cpu7_cpu_l3_lat>;
  qcom,cachemiss-ev = <0x17>;
  qcom,core-dev-table =
   < 300000 300000000 >,
   < 768000 576000000 >,
   < 1152000 768000000 >,
   < 1344000 960000000 >,
   < 1689600 1228800000 >,
   < 2016000 1344000000 >;
 };

 cpu0_cpu_llcc_lat: qcom,cpu0-cpu-llcc-lat {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <1 770>;
  qcom,active-only;
  operating-points-v2 = <&llcc_bw_opp_table>;
 };

 cpu0_cpu_llcc_latmon: qcom,cpu0-cpu-llcc-latmon {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,target-dev = <&cpu0_cpu_llcc_lat>;
  qcom,cachemiss-ev = <0x2A>;
  qcom,core-dev-table =
   < 300000 ((150 * 1000000 * 16) / (1024 * 1024)) >,
   < 768000 ((200 * 1000000 * 16) / (1024 * 1024)) >,
   < 1075200 ((403 * 1000000 * 16) / (1024 * 1024)) >,
   < 1267200 ((403 * 1000000 * 16) / (1024 * 1024)) >;
 };

 cpu4_cpu_llcc_lat: qcom,cpu4-cpu-llcc-lat {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <1 770>;
  qcom,active-only;
  operating-points-v2 = <&llcc_bw_opp_table>;
 };

 cpu4_cpu_llcc_latmon: qcom,cpu4-cpu-llcc-latmon {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,target-dev = <&cpu4_cpu_llcc_lat>;
  qcom,cachemiss-ev = <0x2A>;
  qcom,core-dev-table =
   < 300000 ((150 * 1000000 * 16) / (1024 * 1024)) >,
   < 576000 ((200 * 1000000 * 16) / (1024 * 1024)) >,
   < 768000 ((403 * 1000000 * 16) / (1024 * 1024)) >,
   < 960000 ((403 * 1000000 * 16) / (1024 * 1024)) >,
   < 1248000 ((533 * 1000000 * 16) / (1024 * 1024)) >,
   < 1728000 ((666 * 1000000 * 16) / (1024 * 1024)) >,
   < 2016000 ((777 * 1000000 * 16) / (1024 * 1024)) >;
 };

 cpu0_llcc_ddr_lat: qcom,cpu0-llcc-ddr-lat {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <129 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu0_llcc_ddr_latmon: qcom,cpu0-llcc-ddr-latmon {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,target-dev = <&cpu0_llcc_ddr_lat>;
  qcom,cachemiss-ev = <0x1000>;
  qcom,core-dev-table =
   < 300000 ((200 * 1000000 * 4) / (1024 * 1024)) >,
   < 768000 ((451 * 1000000 * 4) / (1024 * 1024)) >,
   < 1075200 ((547 * 1000000 * 4) / (1024 * 1024)) >,
   < 1267200 ((768 * 1000000 * 4) / (1024 * 1024)) >;
 };

 cpu4_llcc_ddr_lat: qcom,cpu4-llcc-ddr-lat {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <129 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu4_llcc_ddr_latmon: qcom,cpu4-llcc-ddr-latmon {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,target-dev = <&cpu4_llcc_ddr_lat>;
  qcom,cachemiss-ev = <0x1000>;
  qcom,core-dev-table =
   < 300000 ((200 * 1000000 * 4) / (1024 * 1024)) >,
   < 576000 ((451 * 1000000 * 4) / (1024 * 1024)) >,
   < 768000 ((547 * 1000000 * 4) / (1024 * 1024)) >,
   < 960000 ((768 * 1000000 * 4) / (1024 * 1024)) >,
   < 1248000 ((1017 * 1000000 * 4) / (1024 * 1024)) >,
   < 1728000 ((1555 * 1000000 * 4) / (1024 * 1024)) >,
   < 2016000 ((1804 * 1000000 * 4) / (1024 * 1024)) >,
   < 2054400 ((2092 * 1000000 * 4) / (1024 * 1024)) >;
 };

 cpu4_cpu_ddr_latfloor: qcom,cpu4-cpu-ddr-latfloor {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <129 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu4_computemon: qcom,cpu4-computemon {
  compatible = "qcom,arm-cpu-mon";
  qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,target-dev = <&cpu4_cpu_ddr_latfloor>;
  qcom,core-dev-table =
   < 1593600 ((200 * 1000000 * 4) / (1024 * 1024)) >,
   < 2016000 ((1017 * 1000000 * 4) / (1024 * 1024)) >,
   < 2054400 ((2092 * 1000000 * 4) / (1024 * 1024)) >;
 };

 cpu_pmu: cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  qcom,irq-is-percpu;
  interrupts = <1 5 4>;
 };

 qcom,msm-imem@146bf000 {
  compatible = "qcom,msm-imem";
  reg = <0x146bf000 0x1000>;
  ranges = <0x0 0x146bf000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };

  dload_type@1c {
   compatible = "qcom,msm-imem-dload-type";
   reg = <0x1c 0x4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 32>;
  };

  kaslr_offset@6d0 {
   compatible = "qcom,msm-imem-kaslr_offset";
   reg = <0x6d0 12>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;
  };

  diag_dload@c8 {
   compatible = "qcom,msm-imem-diag-dload";
   reg = <0xc8 200>;
  };
 };

 restart@c264000 {
  compatible = "qcom,pshold";
  reg = <0xc264000 0x4>,
        <0x1fd3000 0x4>;
  reg-names = "pshold-base", "tcsr-boot-misc-detect";
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 qcom,aop-ddr-msgs {
  compatible = "qcom,aop-ddr-msgs";
  mboxes = <&qmp_aop 0>;
  mbox-name = "restart-ddr-mbox";
 };

 qcom,mpm2-sleep-counter@0xc221000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0xc221000 0x1000>;
  clock-frequency = <32768>;
 };

 bus_proxy_client: qcom,bus_proxy_client {
  compatible = "qcom,bus-proxy-client";
  qcom,msm-bus,name = "bus-proxy-client";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <3>;
  qcom,msm-bus,vectors-KBps =
   <1 590 0 0>,
   <1 589 0 0>,
   <1 596 0 0>,
   <1 590 0 1>,
   <1 589 0 1>,
   <1 596 0 1>;
  status = "ok";
 };

 keepalive_opp_table: keepalive-opp-table {
  compatible = "operating-points-v2";
  opp-1 {
   opp-hz = /bits/ 64 < 1 >;
  };
 };

 snoc_cnoc_keepalive: qcom,snoc_cnoc_keepalive {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1 627>;
  qcom,active-only;
  status = "ok";
  operating-points-v2 = <&keepalive_opp_table>;
 };

 cdsp_keepalive: qcom,cdsp_keepalive {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <154 10070>;
  qcom,active-only;
  status = "ok";
  operating-points-v2 = <&keepalive_opp_table>;
 };

 clock_rpmh: qcom,rpmhclk {
  compatible = "qcom,rpmh-clk-sm8150";
  mboxes = <&apps_rsc 0>;
  mbox-names = "apps";
  #clock-cells = <1>;
 };

 clock_aop: qcom,aopclk {
  compatible = "qcom,aop-qmp-clk";
  #clock-cells = <1>;
  mboxes = <&qmp_aop 0>;
  mbox-names = "qdss_clk";
 };

 clock_gcc: qcom,gcc {
  compatible = "qcom,gcc-sm8150", "syscon";
  reg = <0x100000 0x1f0000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  vdd_cx_ao-supply = <&VDD_CX_LEVEL_AO>;
  vdd_mm-supply = <&VDD_MMCX_LEVEL>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_videocc: qcom,videocc@ab00000 {
  compatible = "qcom,videocc-sm8150", "syscon";
  reg = <0xab00000 0x10000>;
  reg-names = "cc_base";
  vdd_mm-supply = <&VDD_MMCX_LEVEL>;
  clock-names = "cfg_ahb_clk";
  clocks = <&clock_gcc 192>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_camcc: qcom,camcc {
  compatible = "qcom,camcc-sm8150", "syscon";
  reg = <0xad00000 0x10000>;
  reg-names = "cc_base";
  vdd_mx-supply = <&VDD_MX_LEVEL>;
  vdd_mm-supply = <&VDD_MMCX_LEVEL>;
  clock-names = "cfg_ahb_clk";
  clocks = <&clock_gcc 8>;

  qcom,cam_cc_csi0phytimer_clk_src-opp-handle = <&cam_csiphy0>;
  qcom,cam_cc_csi1phytimer_clk_src-opp-handle = <&cam_csiphy1>;
  qcom,cam_cc_csi2phytimer_clk_src-opp-handle = <&cam_csiphy2>;
  qcom,cam_cc_csi3phytimer_clk_src-opp-handle = <&cam_csiphy3>;
  qcom,cam_cc_cci_0_clk_src-opp-handle = <&cam_cci0>;
  qcom,cam_cc_cci_1_clk_src-opp-handle = <&cam_cci1>;
  qcom,cam_cc_ife_0_csid_clk_src-opp-handle = <&cam_csid0>;
  qcom,cam_cc_ife_0_clk_src-opp-handle = <&cam_vfe0>;
  qcom,cam_cc_ife_1_csid_clk_src-opp-handle = <&cam_csid1>;
  qcom,cam_cc_ife_1_clk_src-opp-handle = <&cam_vfe1>;
  qcom,cam_cc_ife_lite_0_csid_clk_src-opp-handle =
       <&cam_csid_lite0>;
  qcom,cam_cc_ife_lite_1_csid_clk_src-opp-handle =
       <&cam_csid_lite1>;
  qcom,cam_cc_ife_lite_0_clk_src-opp-handle = <&cam_vfe_lite0>;
  qcom,cam_cc_ife_lite_1_clk_src-opp-handle = <&cam_vfe_lite1>;
  qcom,cam_cc_icp_clk_src-opp-handle = <&cam_a5>;
  qcom,cam_cc_ipe_0_clk_src-opp-handle = <&cam_ipe0>;
  qcom,cam_cc_bps_clk_src-opp-handle = <&cam_bps>;

  #clock-cells = <1>;
 };

 clock_dispcc: qcom,dispcc {
  compatible = "qcom,dispcc-sm8150", "syscon";
  reg = <0xaf00000 0x20000>;
  reg-names = "cc_base";
  vdd_mm-supply = <&VDD_MMCX_LEVEL>;
  clock-names = "cfg_ahb_clk";
  clocks = <&clock_gcc 20>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_npucc: qcom,npucc {
  compatible = "qcom,npucc-sm8150", "syscon";
  reg = <0x9910000 0x10000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  vdd_gdsc-supply = <&npu_core_gdsc>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_gpucc: qcom,gpucc {
  compatible = "qcom,gpucc-sm8150", "syscon";
  reg = <0x2c90000 0x9000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  vdd_mx-supply = <&VDD_MX_LEVEL>;
  qcom,gpu_cc_gmu_clk_src-opp-handle = <&gmu>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_scc: qcom,scc@2b10000 {
  compatible = "qcom,scc-sm8150";
  reg = <0x2b10000 0x30000>;
  vdd_scc_cx-supply = <&pm8150_l8_level>;
  #clock-cells = <1>;
  status = "disabled";
 };

 cpucc_debug: syscon@182a0018 {
  compatible = "syscon";
  reg = <0x182a0018 0x4>;
 };

 mccc_debug: syscon@90b0000 {
  compatible = "syscon";
  reg = <0x90b0000 0x1000>;
 };

 clock_cpucc: qcom,cpucc {
  compatible = "qcom,clk-cpu-osm";
  reg = <0x18321000 0x1400>,
   <0x18323000 0x1400>,
   <0x18325800 0x1400>,
   <0x18327800 0x1400>;
  reg-names = "osm_l3_base", "osm_pwrcl_base",
   "osm_perfcl_base", "osm_perfpcl_base";
  l3-devs = <&cpu0_cpu_l3_lat &cpu4_cpu_l3_lat &cdsp_cdsp_l3_lat
   &cpu7_cpu_l3_lat>;

  #clock-cells = <1>;
 };

 clock_debugcc: qcom,cc-debug {
  compatible = "qcom,debugcc-sm8150";
  qcom,gcc = <&clock_gcc>;
  qcom,videocc = <&clock_videocc>;
  qcom,camcc = <&clock_camcc>;
  qcom,dispcc = <&clock_dispcc>;
  qcom,npucc = <&clock_npucc>;
  qcom,gpucc = <&clock_gpucc>;
  qcom,cpucc = <&cpucc_debug>;
  qcom,mccc = <&mccc_debug>;
  clock-names = "xo_clk_src";
  clocks = <&clock_rpmh 0>;
  #clock-cells = <1>;
 };

 spmi_bus: qcom,spmi@c440000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0xc440000 0x1100>,
        <0xc600000 0x2000000>,
        <0xe600000 0x100000>,
        <0xe700000 0xa0000>,
        <0xc40a000 0x26000>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupt-names = "periph_irq";
  interrupts = <0 481 0>;
  qcom,ee = <0>;
  qcom,channel = <0>;
  #address-cells = <2>;
  #size-cells = <0>;
  interrupt-controller;
  #interrupt-cells = <4>;
  cell-index = <0>;
 };

 spmi_debug_bus: qcom,spmi-debug@6b22000 {
  compatible = "qcom,spmi-pmic-arb-debug";
  reg = <0x6b22000 0x60>, <0x7820a8 4>;
  reg-names = "core", "fuse";
  clocks = <&clock_aop 0>;
  clock-names = "core_clk";
  qcom,fuse-disable-bit = <24>;
  #address-cells = <2>;
  #size-cells = <0>;
  status = "disabled";

  qcom,pm8150-debug@0 {
   compatible = "qcom,spmi-pmic";
   reg = <0x0 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8150-debug@1 {
   compatible = "qcom,spmi-pmic";
   reg = <0x1 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8150b-debug@2 {
   compatible = "qcom,spmi-pmic";
   reg = <0x2 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8150b-debug@3 {
   compatible = "qcom,spmi-pmic";
   reg = <0x3 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8150l-debug@4 {
   compatible = "qcom,spmi-pmic";
   reg = <0x4 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8150l-debug@5 {
   compatible = "qcom,spmi-pmic";
   reg = <0x5 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };
 };

 eud: qcom,msm-eud@88e0000 {
  compatible = "qcom,msm-eud";
  interrupt-names = "eud_irq";
  interrupts = <0 492 4>;
  reg = <0x88e0000 0x2000>;
  reg-names = "eud_base";
  status = "ok";
 };

 pil_modem: qcom,mss@4080000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x4080000 0x100>;

  clocks = <&clock_rpmh 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,vdd_cx-uV-uA = <(384 + 1) 100000>;
  vdd_mss-supply = <&pm8150_s1_level>;
  qcom,vdd_mss-uV-uA = <(384 + 1) 100000>;
  qcom,proxy-reg-names = "vdd_cx", "vdd_mss";

  qcom,firmware-name = "modem";
  memory-region = <&pil_modem_mem>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,sysmon-id = <0>;
  qcom,minidump-id = <3>;
  qcom,aux-minidump-ids = <4>;
  qcom,ssctl-instance-id = <0x12>;
  qcom,pas-id = <4>;
  qcom,smem-id = <421>;
  qcom,signal-aop;
  qcom,complete-ramdump;


  interrupts-extended = <&pdc 0 266 1>,
    <&modem_smp2p_in 0 0>,
    <&modem_smp2p_in 2 0>,
    <&modem_smp2p_in 1 0>,
    <&modem_smp2p_in 3 0>,
    <&modem_smp2p_in 7 0>;

  interrupt-names = "qcom,wdog",
    "qcom,err-fatal",
    "qcom,proxy-unvote",
    "qcom,err-ready",
    "qcom,stop-ack",
    "qcom,shutdown-ack";


  qcom,smem-states = <&modem_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";

  mboxes = <&qmp_aop 0>;
  mbox-names = "mss-pil";
 };

 qcom,lpass@17300000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x17300000 0x00100>;

  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,vdd_cx-uV-uA = <(384 + 1) 0>;
  qcom,proxy-reg-names = "vdd_cx";

  clocks = <&clock_rpmh 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <1>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,sysmon-id = <1>;
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";
  memory-region = <&pil_adsp_mem>;
  qcom,signal-aop;
  qcom,complete-ramdump;


  interrupts-extended = <&pdc 0 162 1>,
    <&adsp_smp2p_in 0 0>,
    <&adsp_smp2p_in 2 0>,
    <&adsp_smp2p_in 1 0>,
    <&adsp_smp2p_in 3 0>;

  interrupt-names = "qcom,wdog",
    "qcom,err-fatal",
    "qcom,proxy-unvote",
    "qcom,err-ready",
    "qcom,stop-ack";


  qcom,smem-states = <&adsp_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";

  mboxes = <&qmp_aop 0>;
  mbox-names = "adsp-pil";
 };

 pil_ssc: qcom,ssc@5c00000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x5c00000 0x4000>;

  vdd_cx-supply = <&pm8150_l8_level>;
  qcom,vdd_cx-uV-uA = <(384 + 1) 0>;
  vdd_mx-supply = <&pm8150_l4_level>;
  qcom,vdd_mx-uV-uA = <(384 + 1) 0>;

  qcom,proxy-reg-names = "vdd_cx", "vdd_mx";
  qcom,keep-proxy-regs-on;

  clocks = <&clock_rpmh 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <12>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <424>;
  qcom,sysmon-id = <3>;
  qcom,ssctl-instance-id = <0x16>;
  qcom,firmware-name = "slpi";
  status = "ok";
  memory-region = <&pil_slpi_mem>;
  qcom,signal-aop;
  qcom,complete-ramdump;


  interrupts-extended = <&pdc 0 494 1>,
    <&dsps_smp2p_in 0 0>,
    <&dsps_smp2p_in 2 0>,
    <&dsps_smp2p_in 1 0>,
    <&dsps_smp2p_in 3 0>;

  interrupt-names = "qcom,wdog",
    "qcom,err-fatal",
    "qcom,proxy-unvote",
    "qcom,err-ready",
    "qcom,stop-ack";


  qcom,smem-states = <&dsps_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";

  mboxes = <&qmp_aop 0>;
  mbox-names = "slpi-pil";
 };

 qcom,spss@1880000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x188101c 0x4>,
        <0x1881024 0x4>,
        <0x1881028 0x4>,
        <0x188103c 0x4>,
        <0x1882014 0x4>;
  reg-names = "sp2soc_irq_status", "sp2soc_irq_clr",
       "sp2soc_irq_mask", "rmb_err", "rmb_err_spare2";
  interrupts = <0 352 1>;

  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <(384 + 1) 100000>;
  vdd_mx-supply = <&VDD_MX_LEVEL>;
  vdd_mx-uV = <(384 + 1) 100000>;

  clocks = <&clock_rpmh 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";
  qcom,pil-generic-irq-handler;
  status = "ok";
  qcom,signal-aop;
  qcom,complete-ramdump;

  qcom,pas-id = <14>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,firmware-name = "spss";
  memory-region = <&pil_spss_mem>;
  qcom,spss-scsr-bits = <24 25>;

  mboxes = <&qmp_aop 0>;
  mbox-names = "spss-pil";
 };

 wdog: qcom,wdt@17c10000{
  compatible = "qcom,msm-watchdog";
  reg = <0x17c10000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 0 0>, <0 1 0>;
  qcom,bark-time = <11000>;
  qcom,pet-time = <9360>;
  qcom,ipi-ping;
  qcom,wakeup-enable;
  qcom,scandump-sizes = <0x10100 0x10100 0x10100 0x10100
  0x18100 0x18100 0x18100 0x18100>;
 };

 qcom,npu@0x9800000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x9800000 0x800000>;

  status = "ok";
  qcom,pas-id = <23>;
  qcom,firmware-name = "npu";

  memory-region = <&pil_npu_mem>;
 };

 qcom,turing@8300000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x8300000 0x100000>;

  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <(384 + 1) 100000>;

  clocks = <&clock_rpmh 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <18>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <601>;
  qcom,sysmon-id = <7>;
  qcom,ssctl-instance-id = <0x17>;
  qcom,firmware-name = "cdsp";
  memory-region = <&pil_cdsp_mem>;
  qcom,signal-aop;
  qcom,complete-ramdump;

  qcom,msm-bus,name = "pil-cdsp";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <154 10070 0 0>,
   <154 10070 0 1>;


  interrupts-extended = <&pdc 0 578 1>,
    <&cdsp_smp2p_in 0 0>,
    <&cdsp_smp2p_in 2 0>,
    <&cdsp_smp2p_in 1 0>,
    <&cdsp_smp2p_in 3 0>;

  interrupt-names = "qcom,wdog",
    "qcom,err-fatal",
    "qcom,proxy-unvote",
    "qcom,err-ready",
    "qcom,stop-ack";


  qcom,smem-states = <&cdsp_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";

  mboxes = <&qmp_aop 0>;
  mbox-names = "cdsp-pil";
 };

 qcom,venus@aae0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xaae0000 0x4000>;

  vdd-supply = <&mvsc_gdsc>;
  qcom,proxy-reg-names = "vdd";
  qcom,complete-ramdump;

  clocks = <&clock_videocc 5>,
   <&clock_videocc 4>,
   <&clock_videocc 0>;
  clock-names = "xo", "core", "ahb";
  qcom,proxy-clock-names = "xo", "core", "ahb";

  qcom,core-freq = <200000000>;
  qcom,ahb-freq = <200000000>;

  qcom,pas-id = <9>;
  qcom,msm-bus,name = "pil-venus";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <63 512 0 0>,
   <63 512 0 304000>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  memory-region = <&pil_video_mem>;
 };

 kryo-erp {
  compatible = "arm,arm64-kryo-cpu-erp";
  interrupts = <1 6 4>,
        <1 7 4>,
        <0 34 4>,
        <0 35 4>;

  interrupt-names = "l1-l2-faultirq",
      "l1-l2-errirq",
      "l3-scu-errirq",
      "l3-scu-faultirq";
 };

 qcom,chd_sliver {
  compatible = "qcom,core-hang-detect";
  label = "silver";
  qcom,threshold-arr = <0x18000058 0x18010058
  0x18020058 0x18030058>;
  qcom,config-arr = <0x18000060 0x18010060
  0x18020060 0x18030060>;
 };

 qcom,chd_gold {
  compatible = "qcom,core-hang-detect";
  label = "gold";
  qcom,threshold-arr = <0x18040058 0x18050058
  0x18060058 0x18070058>;
  qcom,config-arr = <0x18040060 0x18050060
  0x18060060 0x18070060>;
 };

 qcom,ghd {
  compatible = "qcom,gladiator-hang-detect-v3";
  qcom,threshold-arr = <0x17e0041C>;
  qcom,config-reg = <0x17e00434>;
 };

 qcom,llcc@9200000 {
  compatible = "qcom,llcc-core", "syscon", "simple-mfd";
  reg = <0x9200000 0x450000>;
  reg-names = "llcc_base";
  qcom,llcc-banks-off = <0x0 0x80000 0x100000 0x180000>;
  qcom,llcc-broadcast-off = <0x400000>;

  llcc: qcom,sm8150-llcc {
   compatible = "qcom,sm8150-llcc";
   #cache-cells = <1>;
   max-slices = <32>;
   cap-based-alloc-and-pwr-collapse;
  };

  qcom,llcc-perfmon {
   compatible = "qcom,llcc-perfmon";

   clocks = <&clock_aop 0>;
   clock-names = "qdss_clk";
  };

  qcom,llcc-erp {
   compatible = "qcom,llcc-erp";
  };

  qcom,llcc-amon {
   compatible = "qcom,llcc-amon";
  };
 };

 ssc_sensors: qcom,msm-ssc-sensors {
  compatible = "qcom,msm-ssc-sensors";
  status = "ok";
  qcom,firmware-name = "slpi";
 };

 cpuss_dump {
  compatible = "qcom,cpuss-dump";

  qcom,l1_i_cache0 {
   qcom,dump-node = <&L1_I_0>;
   qcom,dump-id = <0x60>;
  };

  qcom,l1_i_cache1 {
   qcom,dump-node = <&L1_I_100>;
   qcom,dump-id = <0x61>;
  };

  qcom,l1_i_cache2 {
   qcom,dump-node = <&L1_I_200>;
   qcom,dump-id = <0x62>;
  };

  qcom,l1_i_cache3 {
   qcom,dump-node = <&L1_I_300>;
   qcom,dump-id = <0x63>;
  };

  qcom,l1_i_cache100 {
   qcom,dump-node = <&L1_I_400>;
   qcom,dump-id = <0x64>;
  };

  qcom,l1_i_cache101 {
   qcom,dump-node = <&L1_I_500>;
   qcom,dump-id = <0x65>;
  };

  qcom,l1_i_cache102 {
   qcom,dump-node = <&L1_I_600>;
   qcom,dump-id = <0x66>;
  };

  qcom,l1_i_cache103 {
   qcom,dump-node = <&L1_I_700>;
   qcom,dump-id = <0x67>;
  };

  qcom,l1_d_cache0 {
   qcom,dump-node = <&L1_D_0>;
   qcom,dump-id = <0x80>;
  };

  qcom,l1_d_cache1 {
   qcom,dump-node = <&L1_D_100>;
   qcom,dump-id = <0x81>;
  };

  qcom,l1_d_cache2 {
   qcom,dump-node = <&L1_D_200>;
   qcom,dump-id = <0x82>;
  };

  qcom,l1_d_cache3 {
   qcom,dump-node = <&L1_D_300>;
   qcom,dump-id = <0x83>;
  };

  qcom,l1_d_cache100 {
   qcom,dump-node = <&L1_D_400>;
   qcom,dump-id = <0x84>;
  };

  qcom,l1_d_cache101 {
   qcom,dump-node = <&L1_D_500>;
   qcom,dump-id = <0x85>;
  };

  qcom,l1_d_cache102 {
   qcom,dump-node = <&L1_D_600>;
   qcom,dump-id = <0x86>;
  };

  qcom,l1_d_cache103 {
   qcom,dump-node = <&L1_D_700>;
   qcom,dump-id = <0x87>;
  };

  qcom,l1_i_tlb_dump400 {
   qcom,dump-node = <&L1_ITLB_400>;
   qcom,dump-id = <0x24>;
  };

  qcom,l1_i_tlb_dump500 {
   qcom,dump-node = <&L1_ITLB_500>;
   qcom,dump-id = <0x25>;
  };

  qcom,l1_i_tlb_dump600 {
   qcom,dump-node = <&L1_ITLB_600>;
   qcom,dump-id = <0x26>;
  };

  qcom,l1_i_tlb_dump700 {
   qcom,dump-node = <&L1_ITLB_700>;
   qcom,dump-id = <0x27>;
  };

  qcom,l1_d_tlb_dump400 {
   qcom,dump-node = <&L1_DTLB_400>;
   qcom,dump-id = <0x44>;
  };

  qcom,l1_d_tlb_dump500 {
   qcom,dump-node = <&L1_DTLB_500>;
   qcom,dump-id = <0x45>;
  };

  qcom,l1_d_tlb_dump600 {
   qcom,dump-node = <&L1_DTLB_600>;
   qcom,dump-id = <0x46>;
  };

  qcom,l1_d_tlb_dump700 {
   qcom,dump-node = <&L1_DTLB_700>;
   qcom,dump-id = <0x47>;
  };

  qcom,l2_cache_dump400 {
   qcom,dump-node = <&L2_4>;
   qcom,dump-id = <0xc4>;
  };

  qcom,l2_cache_dump500 {
   qcom,dump-node = <&L2_5>;
   qcom,dump-id = <0xc5>;
  };

  qcom,l2_cache_dump600 {
   qcom,dump-node = <&L2_6>;
   qcom,dump-id = <0xc6>;
  };

  qcom,l2_cache_dump700 {
   qcom,dump-node = <&L2_7>;
   qcom,dump-id = <0xc7>;
  };

  qcom,l2_tlb_dump0 {
   qcom,dump-node = <&L2_TLB_0>;
   qcom,dump-id = <0x120>;
  };

  qcom,l2_tlb_dump100 {
   qcom,dump-node = <&L2_TLB_100>;
   qcom,dump-id = <0x121>;
  };

  qcom,l2_tlb_dump200 {
   qcom,dump-node = <&L2_TLB_200>;
   qcom,dump-id = <0x122>;
  };

  qcom,l2_tlb_dump300 {
   qcom,dump-node = <&L2_TLB_300>;
   qcom,dump-id = <0x123>;
  };

  qcom,l2_tlb_dump400 {
   qcom,dump-node = <&L2_TLB_400>;
   qcom,dump-id = <0x124>;
  };

  qcom,l2_tlb_dump500 {
   qcom,dump-node = <&L2_TLB_500>;
   qcom,dump-id = <0x125>;
  };

  qcom,l2_tlb_dump600 {
   qcom,dump-node = <&L2_TLB_600>;
   qcom,dump-id = <0x126>;
  };

  qcom,l2_tlb_dump700 {
   qcom,dump-node = <&L2_TLB_700>;
   qcom,dump-id = <0x127>;
  };
 };

 qcom,memshare {
  compatible = "qcom,memshare";

  qcom,client_1 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <0>;
   qcom,allocate-boot-time;
   label = "modem";
  };

  qcom,client_2 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <2>;
   label = "modem";
  };

  mem_client_3_size: qcom,client_3 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x500000>;
   qcom,client-id = <1>;
   qcom,allocate-boot-time;
   label = "modem";
  };
 };

 qcom,sps {
  compatible = "qcom,msm-sps-4k";
  qcom,pipe-attr-ee;
 };

 tcsr_mutex_block: syscon@1f40000 {
  compatible = "syscon";
  reg = <0x1f40000 0x20000>;
 };

 tcsr_mutex: hwlock@1f40000 {
  compatible = "qcom,tcsr-mutex";
  syscon = <&tcsr_mutex_block 0 0x1000>;
  #hwlock-cells = <1>;
 };

 smem: qcom,smem@8600000 {
  compatible = "qcom,smem";
  memory-region = <&smem_region>;
  hwlocks = <&tcsr_mutex 3>;
 };

 apcs: syscon@17c0000c {
  compatible = "syscon";
  reg = <0x17c0000c 0x4>;
 };

 ufs_ice: ufsice@1d90000 {
  compatible = "qcom,ice";
  reg = <0x1d90000 0x8000>;
  qcom,enable-ice-clk;
  clock-names = "ufs_core_clk", "bus_clk",
    "iface_clk", "ice_core_clk";
  clocks = <&clock_gcc 157>,
    <&clock_gcc 155>,
    <&clock_gcc 156>,
    <&clock_gcc 160>;
  qcom,op-freq-hz = <0>, <0>, <0>, <300000000>;
  vdd-hba-supply = <&ufs_phy_gdsc>;
  qcom,msm-bus,name = "ufs_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 650 0 0>,
    <1 650 1000 0>;
  qcom,bus-vector-names = "MIN",
     "MAX";
  qcom,instance-type = "ufs";
 };

 ufsphy_mem: ufsphy_mem@1d87000 {
  reg = <0x1d87000 0xda8>;
  reg-names = "phy_mem";
  #phy-cells = <0>;
  ufs-qcom-crypto = <&ufs_ice>;

  lanes-per-direction = <2>;

  clock-names = "ref_clk_src",
   "ref_clk",
   "ref_aux_clk";
  clocks = <&clock_rpmh 0>,
   <&clock_gcc 155>,
   <&clock_gcc 163>;

  status = "disabled";
 };

 ufshc_mem: ufshc@1d84000 {
  compatible = "qcom,ufshc";
  reg = <0x1d84000 0x2500>;
  interrupts = <0 265 0>;
  phys = <&ufsphy_mem>;
  phy-names = "ufsphy";
  ufs-qcom-crypto = <&ufs_ice>;

  lanes-per-direction = <2>;
  dev-ref-clk-freq = <0>;

  clock-names =
   "core_clk",
   "bus_aggr_clk",
   "iface_clk",
   "core_clk_unipro",
   "core_clk_ice",
   "ref_clk",
   "tx_lane0_sync_clk",
   "rx_lane0_sync_clk",
   "rx_lane1_sync_clk";
  clocks =
   <&clock_gcc 157>,
   <&clock_gcc 3>,
   <&clock_gcc 156>,
   <&clock_gcc 169>,
   <&clock_gcc 160>,
   <&clock_rpmh 0>,
   <&clock_gcc 168>,
   <&clock_gcc 166>,
   <&clock_gcc 167>;
  freq-table-hz =
   <37500000 300000000>,
   <0 0>,
   <0 0>,
   <37500000 300000000>,
   <37500000 300000000>,
   <0 0>,
   <0 0>,
   <0 0>,
   <0 0>;

  qcom,msm-bus,name = "ufshc_mem";
  qcom,msm-bus,num-cases = <26>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
# 2345 "../arch/arm64/boot/dts/qcom/sm8150.dtsi"
  <123 512 0 0>, <1 757 0 0>,
  <123 512 922 0>, <1 757 1000 0>,
  <123 512 1844 0>, <1 757 1000 0>,
  <123 512 3688 0>, <1 757 1000 0>,
  <123 512 7376 0>, <1 757 1000 0>,
  <123 512 1844 0>, <1 757 1000 0>,
  <123 512 3688 0>, <1 757 1000 0>,
  <123 512 7376 0>, <1 757 1000 0>,
  <123 512 14752 0>, <1 757 1000 0>,
  <123 512 127796 0>, <1 757 1000 0>,
  <123 512 255591 0>, <1 757 1000 0>,
  <123 512 2097152 0>, <1 757 102400 0>,
  <123 512 4194304 0>, <1 757 204800 0>,
  <123 512 255591 0>, <1 757 1000 0>,
  <123 512 511181 0>, <1 757 1000 0>,
  <123 512 4194304 0>, <1 757 204800 0>,
  <123 512 8388608 0>, <1 757 409600 0>,
  <123 512 149422 0>, <1 757 1000 0>,
  <123 512 298189 0>, <1 757 1000 0>,
  <123 512 2097152 0>, <1 757 102400 0>,
  <123 512 4194304 0>, <1 757 204800 0>,
  <123 512 298189 0>, <1 757 1000 0>,
  <123 512 596378 0>, <1 757 1000 0>,






  <123 512 4194304 0>, <1 757 204800 409600>,
  <123 512 8388608 0>, <1 757 409600 409600>,
  <123 512 7643136 0>, <1 757 307200 0>;

  qcom,bus-vector-names = "MIN",
  "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1",
  "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2",
  "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RA_G4_L1",
  "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2", "HS_RA_G4_L2",
  "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "HS_RB_G4_L1",
  "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2", "HS_RB_G4_L2",
  "MAX";


  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-cpu-group-latency-us = <44 44>;
  qcom,pm-qos-default-cpu = <0>;

  pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
  pinctrl-0 = <&ufs_dev_reset_assert>;
  pinctrl-1 = <&ufs_dev_reset_deassert>;

  resets = <&clock_gcc 25>;
  reset-names = "core_reset";

  status = "disabled";
 };

 qcom,msm-cdsp-loader {
  compatible = "qcom,cdsp-loader";
  qcom,proc-img-to-load = "cdsp";
 };

 qcom,msm-adsprpc-mem {
  compatible = "qcom,msm-adsprpc-mem-region";
  memory-region = <&adsp_mem>;
 };

 msm_fastrpc: qcom,msm_fastrpc {
  compatible = "qcom,msm-fastrpc-compute";
  qcom,fastrpc-adsp-audio-pdr;
  qcom,rpc-latency-us = <235>;

  qcom,msm_fastrpc_compute_cb1 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1401 0x2040>,
     <&apps_smmu 0x1421 0x0>,
     <&apps_smmu 0x2001 0x420>,
     <&apps_smmu 0x2041 0x0>;
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb4 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x4 0x3440>,
     <&apps_smmu 0x24 0x3400>;
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb5 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x5 0x3440>,
     <&apps_smmu 0x25 0x3400>;
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb6 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x6 0x3460>;
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb7 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x7 0x3460>;
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb8 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x8 0x3460>;
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb2 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x2 0x3440>,
     <&apps_smmu 0x22 0x3400>;
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb3 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x3 0x3440>,
     <&apps_smmu 0x1423 0x0>,
     <&apps_smmu 0x2023 0x0>;
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb9 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   qcom,secure-context-bank;
   iommus = <&apps_smmu 0x9 0x3460>;
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb10 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x1b23 0x0>;
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb11 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x1b24 0x0>;
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb12 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x1b25 0x0>;
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb13 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "sdsprpc-smd";
   iommus = <&apps_smmu 0x5a1 0x0>;
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb14 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "sdsprpc-smd";
   iommus = <&apps_smmu 0x5a2 0x0>;
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb15 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "sdsprpc-smd";
   iommus = <&apps_smmu 0x5a3 0x0>;
   shared-cb = <4>;
   dma-coherent;
  };
 };

 sdhc_2: sdhci@8804000 {
  compatible = "qcom,sdhci-msm-v5";
  reg = <0x8804000 0x1000>;
  reg-names = "hc_mem";

  interrupts = <0 204 0>, <0 222 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;
  qcom,large-address-bus;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =

   <81 512 0 0>, <1 608 0 0>,

   <81 512 1046 1600>,
   <1 608 1600 1600>,

   <81 512 52286 80000>,
   <1 608 80000 80000>,

   <81 512 65360 100000>,
   <1 608 100000 100000>,

   <81 512 130718 200000>,
   <1 608 133320 133320>,

   <81 512 261438 200000>,
   <1 608 150000 150000>,

   <81 512 261438 400000>,
   <1 608 300000 300000>,

   <81 512 1338562 4096000>,
   <1 608 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100750000 200000000 4294967295>;

  qcom,restore-after-cx-collapse;

  qcom,clk-rates = <400000 20000000 25000000
     50000000 100000000 201500000>;
  qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50",
          "SDR104";

  qcom,devfreq,freq-table = <50000000 201500000>;
  clocks = <&clock_gcc 127>,
   <&clock_gcc 128>;
  clock-names = "iface_clk", "core_clk";


  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <44 44>;
  qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
  qcom,pm-qos-legacy-latency-us = <44 44>, <44 44>;

  status = "disabled";
 };

 apps_rsc: mailbox@18220000 {
  compatible = "qcom,tcs-drv";
  label = "apps_rsc";
  reg = <0x18220000 0x100>, <0x18220d00 0x3000>;
  interrupts = <0 5 0>;
  #mbox-cells = <1>;
  qcom,drv-id = <2>;
  qcom,tcs-config = <2 2>,
      <0 3>,
      <1 3>,
      <3 1>;
 };

 disp_rsc: mailbox@af20000 {
  compatible = "qcom,tcs-drv";
  label = "display_rsc";
  reg = <0xaf20000 0x100>, <0xaf21c00 0x3000>;
  interrupts = <0 129 0>;
  #mbox-cells = <1>;
  qcom,drv-id = <0>;
  qcom,tcs-config = <0 1>,
      <1 1>,
      <2 2>,
      <3 0>;
      status = "disabled";
 };

 apcs_glb: mailbox@17c00000 {
  compatible = "qcom,sm8150-apcs-hmss-global";
  reg = <0x17c00000 0x1000>;

  #mbox-cells = <1>;
 };

 sp_scsr: mailbox@188501c {
  compatible = "qcom,sm8150-spcs-global";
  reg = <0x188501c 0x4>;

  #mbox-cells = <1>;
 };

 sp_scsr_block: syscon@1880000 {
  compatible = "syscon";
  reg = <0x1880000 0x10000>;
 };

 intsp: qcom,qsee_irq {
  compatible = "qcom,sm8150-qsee-irq";

  syscon = <&sp_scsr_block>;
  interrupts = <0 348 4>,
        <0 349 4>;

  interrupt-names = "sp_ipc0",
      "sp_ipc1";

  interrupt-controller;
  #interrupt-cells = <3>;
 };

 qcom,qsee_irq_bridge {
  compatible = "qcom,qsee-ipc-irq-bridge";

  qcom,qsee-ipc-irq-spss {
   qcom,dev-name = "qsee_ipc_irq_spss";
   label = "spss";
   interrupt-parent = <&intsp>;
   interrupts = <1 0 4>;
  };
 };

 qcom,glink {
  compatible = "qcom,glink";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  glink_modem: modem {
   qcom,remote-pid = <1>;
   transport = "smem";
   mboxes = <&apcs_glb 12>;
   mbox-names = "mpss_smem";
   interrupts = <0 449 1>;

   label = "modem";
   qcom,glink-label = "mpss";

   qcom,modem_qrtr {
    qcom,glink-channels = "IPCRTR";
    qcom,low-latency;
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,msm_fastrpc_rpmsg {
    compatible = "qcom,msm-fastrpc-rpmsg";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    qcom,intents = <0x64 64>;
   };

   qcom,modem_ds {
    qcom,glink-channels = "DS";
    qcom,intents = <0x4000 0x2>;
   };

   qcom,modem_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_adsp>,
          <&glink_slpi>,
          <&glink_cdsp>,
          <&glink_spss>;
   };
  };

  glink_adsp: adsp {
   qcom,remote-pid = <2>;
   transport = "smem";
   mboxes = <&apcs_glb 8>;
   mbox-names = "adsp_smem";
   interrupts = <0 156 1>;

   label = "adsp";
   qcom,glink-label = "lpass";
   cpu-affinity = <1 2>;

   qcom,adsp_qrtr {
    qcom,glink-channels = "IPCRTR";
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,apr_tal_rpmsg {
    qcom,glink-channels = "apr_audio_svc";
    qcom,intents = <0x200 20>;
   };

   qcom,msm_fastrpc_rpmsg {
    compatible = "qcom,msm-fastrpc-rpmsg";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    qcom,intents = <0x64 64>;
   };

   qcom,adsp_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_modem>,
          <&glink_slpi>,
          <&glink_cdsp>;
   };
  };

  glink_slpi: dsps {
   qcom,remote-pid = <3>;
   transport = "smem";
   mboxes = <&apcs_glb 24>;
   mbox-names = "dsps_smem";
   interrupts = <0 170 1>;

   label = "slpi";
   qcom,glink-label = "dsps";

   qcom,slpi_qrtr {
    qcom,glink-channels = "IPCRTR";
    qcom,low-latency;
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,msm_fastrpc_rpmsg {
    compatible = "qcom,msm-fastrpc-rpmsg";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    qcom,intents = <0x64 64>;
   };

   qcom,slpi_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_modem>,
          <&glink_adsp>,
          <&glink_cdsp>;
   };
  };

  glink_cdsp: cdsp {
   qcom,remote-pid = <5>;
   transport = "smem";
   mboxes = <&apcs_glb 4>;
   mbox-names = "cdsp_smem";
   interrupts = <0 574 1>;

   label = "cdsp";
   qcom,glink-label = "cdsp";

   qcom,cdsp_qrtr {
    qcom,glink-channels = "IPCRTR";
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,msm_fastrpc_rpmsg {
    compatible = "qcom,msm-fastrpc-rpmsg";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    qcom,intents = <0x64 64>;
   };

   qcom,msm_cdsprm_rpmsg {
    compatible = "qcom,msm-cdsprm-rpmsg";
    qcom,glink-channels = "cdsprmglink-apps-dsp";
    qcom,intents = <0x20 12>;

    qcom,cdsp-cdsp-l3-gov {
     compatible = "qcom,cdsp-l3";
     qcom,target-dev = <&cdsp_cdsp_l3_lat>;
    };

    msm_cdsp_rm: qcom,msm_cdsp_rm {
     compatible = "qcom,msm-cdsp-rm";
     qcom,qos-latency-us = <44>;
     qcom,qos-maxhold-ms = <20>;
     qcom,compute-cx-limit-en;
     qcom,compute-priority-mode = <2>;
     #cooling-cells = <2>;
    };

    msm_hvx_rm: qcom,msm_hvx_rm {
     compatible = "qcom,msm-hvx-rm";
     #cooling-cells = <2>;
    };
   };

   qcom,cdsp_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_modem>,
          <&glink_adsp>,
          <&glink_slpi>;
   };
  };

  glink_spss: spss {
   qcom,remote-pid = <8>;
   transport = "spss";
   mboxes = <&sp_scsr 0>;
   mbox-names = "spss_spss";
   interrupt-parent = <&intsp>;
   interrupts = <0 0 4>;

   reg = <0x1885008 0x8>,
         <0x1885010 0x4>;
   reg-names = "qcom,spss-addr",
        "qcom,spss-size";

   label = "spss";
   qcom,glink-label = "spss";

   qcom,spss_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_modem>;
   };
  };

  glink_spi_xprt_wdsp: wdsp {
   transport = "spi";
   tx-descriptors = <0x12000 0x12004>;
   rx-descriptors = <0x1200c 0x12010>;

   label = "wdsp";
   qcom,glink-label = "wdsp";

   qcom,wdsp_ctrl {
    qcom,glink-channels = "g_glink_ctrl";
    qcom,intents = <0x400 1>;
   };

   qcom,wdsp_ild {
    qcom,glink-channels =
     "g_glink_persistent_data_ild";
   };

   qcom,wdsp_nild {
    qcom,glink-channels =
     "g_glink_persistent_data_nild";
   };

   qcom,wdsp_data {
    qcom,glink-channels = "g_glink_audio_data";
    qcom,intents = <0x1000 2>;
   };

   qcom,diag_data {
    qcom,glink-channels = "DIAG_DATA";
    qcom,intents = <0x4000 2>;
   };

   qcom,diag_ctrl {
    qcom,glink-channels = "DIAG_CTRL";
    qcom,intents = <0x4000 1>;
   };

   qcom,diag_cmd {
    qcom,glink-channels = "DIAG_CMD";
    qcom,intents = <0x4000 1 >;
   };
  };
 };

 qcom,glinkpkt {
  compatible = "qcom,glinkpkt";

  qcom,glinkpkt-at-mdm0 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DS";
   qcom,glinkpkt-dev-name = "at_mdm0";
  };

  qcom,glinkpkt-apr-apps2 {
   qcom,glinkpkt-edge = "adsp";
   qcom,glinkpkt-ch-name = "apr_apps2";
   qcom,glinkpkt-dev-name = "apr_apps2";
  };

  qcom,glinkpkt-data40-cntl {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA40_CNTL";
   qcom,glinkpkt-dev-name = "smdcntl8";
  };

  qcom,glinkpkt-data1 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA1";
   qcom,glinkpkt-dev-name = "smd7";
  };

  qcom,glinkpkt-data4 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA4";
   qcom,glinkpkt-dev-name = "smd8";
  };

  qcom,glinkpkt-data11 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA11";
   qcom,glinkpkt-dev-name = "smd11";
  };
 };

 qmp_aop: qcom,qmp-aop@c300000 {
  compatible = "qcom,qmp-mbox";
  reg = <0xc300000 0x1000>, <0x17c0000C 0x4>;
  reg-names = "msgram", "irq-reg-base";
  qcom,irq-mask = <0x1>;
  interrupts = <0 389 1>;

  label = "aop";
  qcom,early-boot;
  priority = <0>;
  mbox-desc-offset = <0x0>;
  #mbox-cells = <1>;
 };

 qmp_npu0: qcom,qmp-npu-low@9818000 {
  compatible = "qcom,qmp-mbox";
  reg = <0x9818000 0x8000>, <0x9901008 0x4>;
  reg-names = "msgram", "irq-reg-base";
  qcom,irq-mask = <0x12>;
  interrupts = <0 369 1>;

  label = "npu_qmp_low";
  priority = <0>;
  mbox-desc-offset = <0x0>;
  #mbox-cells = <1>;
 };

 qmp_npu1: qcom,qmp-npu-high@9818000 {
  compatible = "qcom,qmp-mbox";
  reg = <0x9818000 0x8000>, <0x9901008 0x4>;
  reg-names = "msgram", "irq-reg-base";
  qcom,irq-mask = <0x14>;
  interrupts = <0 370 1>;

  label = "npu_qmp_high";
  priority = <1>;
  mbox-desc-offset = <0x2000>;
  #mbox-cells = <1>;
 };

 qcom,smp2p_sleepstate {
  compatible = "qcom,smp2p-sleepstate";
  qcom,smem-states = <&sleepstate_smp2p_out 0>;
  interrupt-parent = <&sleepstate_smp2p_in>;
  interrupts = <0 0>;
  interrupt-names = "smp2p-sleepstate-in";
 };

 system_pm {
  compatible = "qcom,system-pm";
  mboxes = <&apps_rsc 0>;
 };

 cmd_db: qcom,cmd-db@c3f000c {
  compatible = "qcom,cmd-db";
  reg = <0xc3f000c 8>;
 };

 qcom_seecom: qseecom@87900000 {
  compatible = "qcom,qseecom";
  reg = <0x87900000 0x3E00000>;
  reg-names = "secapp-region";
  memory-region = <&qseecom_mem>;
  qcom,hlos-num-ce-hw-instances = <1>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,support-fde;
  qcom,no-clock-support;
  qcom,fde-key-size;
  qcom,appsbl-qseecom-support;
  qcom,commonlib64-loaded-by-uefi;
  qcom,qsee-reentrancy-support = <2>;
 };

 qcom_smcinvoke: smcinvoke@87900000 {
  compatible = "qcom,smcinvoke";
  reg = <0x87900000 0x3E00000>;
  reg-names = "secapp-region";
 };

 qcom_rng: qrng@793000 {
  compatible = "qcom,msm-rng";
  reg = <0x793000 0x1000>;
  qcom,msm-rng-iface-clk;
  qcom,no-qrng-config;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 618 0 0>,
   <1 618 0 300000>;
  clocks = <&clock_gcc 72>;
  clock-names = "iface_clk";
 };

 qcom_cedev: qcedev@1de0000 {
  compatible = "qcom,qcedev";
  reg = <0x1de0000 0x20000>,
   <0x1dc4000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 272 0>;
  qcom,bam-pipe-pair = <3>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,bam-ee = <0>;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <125 512 0 0>,
    <125 512 393600 393600>;
  qcom,smmu-s1-enable;
  qcom,no-clock-support;
  iommus = <&apps_smmu 0x0506 0x0011>,
    <&apps_smmu 0x0516 0x0011>;

  qcom_cedev_ns_cb {
   compatible = "qcom,qcedev,context-bank";
   label = "ns_context";
   iommus = <&apps_smmu 0x512 0>;
   virtual-addr = <0x60000000>;
   virtual-size = <0x40000000>;
  };

  qcom_cedev_s_cb {
   compatible = "qcom,qcedev,context-bank";
   label = "secure_context";
   iommus = <&apps_smmu 0x513 0>;
   virtual-addr = <0xa0000000>;
   virtual-size = <0x40000000>;
   qcom,secure-context-bank;
  };
 };

 qcom_msmhdcp: qcom,msm_hdcp {
  compatible = "qcom,msm-hdcp";
 };

 qcom_crypto: qcrypto@1de0000 {
  compatible = "qcom,qcrypto";
  reg = <0x1de0000 0x20000>,
    <0x1dc4000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 272 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,bam-ee = <0>;
  qcom,ce-hw-shared;
  qcom,clk-mgmt-sus-res;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <125 512 0 0>,
   <125 512 393600 393600>;
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  qcom,use-sw-aead-algo;
  qcom,use-sw-hmac-algo;
  qcom,smmu-s1-enable;
  qcom,no-clock-support;
  iommus = <&apps_smmu 0x0504 0x0011>,
    <&apps_smmu 0x0514 0x0011>;
 };

 mem_dump {
  compatible = "qcom,mem-dump";
  memory-region = <&dump_mem>;

  rpmh {
   qcom,dump-size = <0x2000000>;
   qcom,dump-id = <0xec>;
  };

  rpm_sw {
   qcom,dump-size = <0x28000>;
   qcom,dump-id = <0xea>;
  };

  pmic {
   qcom,dump-size = <0x80000>;
   qcom,dump-id = <0xe4>;
  };

  fcm {
   qcom,dump-size = <0x8400>;
   qcom,dump-id = <0xee>;
  };

  tmc_etf {
   qcom,dump-size = <0x10000>;
   qcom,dump-id = <0xf0>;
  };

  etf_swao {
   qcom,dump-size = <0x8400>;
   qcom,dump-id = <0xf1>;
  };

  etr_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x100>;
  };

  etf_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x101>;
  };

  etfswao_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x102>;
  };

  misc_data {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0xe8>;
  };
 };

 qcom_tzlog: tz-log@146bf720 {
  compatible = "qcom,tz-log";
  reg = <0x146bf720 0x3000>;
  qcom,hyplog-enabled;
  hyplog-address-offset = <0x410>;
  hyplog-size-offset = <0x414>;
 };

 dcc: dcc_v2@10a2000 {
  compatible = "qcom,dcc-v2";
  reg = <0x10a2000 0x1000>,
        <0x10ad000 0x3000>;
  reg-names = "dcc-base", "dcc-ram-base";

  dcc-ram-offset = <0x5000>;

  qcom,curr-link-list = <3>;
  qcom,link-list = <0 0x18220d14 3 0>,
     <0 0x18220d30 4 0>,
     <0 0x18220d44 4 0>,
     <0 0x18220d58 4 0>,
     <0 0x18220fb4 3 0>,
     <0 0x18220fd0 4 0>,
     <0 0x18220fe4 4 0>,
     <0 0x18220ff8 4 0>,
     <0 0x18220d04 1 0>,
     <0 0x18220d00 1 0>,
     <0 0x18000024 1 0>,
     <0 0x18000040 3 0>,
     <0 0x18010024 1 0>,
     <0 0x18010040 3 0>,
     <0 0x18020024 1 0>,
     <0 0x18020040 3 0>,
     <0 0x18030024 1 0>,
     <0 0x18030040 3 0>,
     <0 0x18040024 1 0>,
     <0 0x18040040 3 0>,
     <0 0x18050024 1 0>,
     <0 0x18050040 3 0>,
     <0 0x18060024 1 0>,
     <0 0x18060040 3 0>,
     <0 0x18070024 1 0>,
     <0 0x18070040 3 0>,
     <0 0x18080104 1 0>,
     <0 0x18080168 1 0>,
     <0 0x18080198 1 0>,
     <0 0x18080128 1 0>,
     <0 0x18080024 1 0>,
     <0 0x18080040 3 0>,
     <0 0x18200400 3 0>,
     <0 0x0b201020 2 0>,
     <0 0x18101908 1 0>,
     <0 0x18101c18 1 0>,
     <0 0x18390810 1 0>,
     <0 0x18390c50 1 0>,
     <0 0x18390814 1 0>,
     <0 0x18390c54 1 0>,
     <0 0x18390818 1 0>,
     <0 0x18390c58 1 0>,
     <0 0x18393a84 2 0>,
     <0 0x18100908 1 0>,
     <0 0x18100c18 1 0>,
     <0 0x183a0810 1 0>,
     <0 0x183a0c50 1 0>,
     <0 0x183a0814 1 0>,
     <0 0x183a0c54 1 0>,
     <0 0x183a0818 1 0>,
     <0 0x183a0c58 1 0>,
     <0 0x183a3a84 2 0>,
     <0 0x18393500 80 0>,
     <0 0x183a3500 80 0>,
     <0 0x09050008 1 0>,
     <0 0x09050078 1 0>,
     <0 0x09601000 1 0>,
     <0 0x09601004 1 0>,
     <0 0x09602000 1 0>,
     <0 0x09602004 1 0>,
     <0 0x09603000 1 0>,
     <0 0x09603004 1 0>,
     <0 0x09604000 1 0>,
     <0 0x09604004 1 0>,
     <0 0x09605000 1 0>,
     <0 0x09605004 1 0>,
     <0 0x09606000 1 0>,
     <0 0x09606004 1 0>,
     <0 0x09607000 1 0>,
     <0 0x09607004 1 0>,
     <0 0x09608000 1 0>,
     <0 0x09608004 1 0>,
     <0 0x09609000 1 0>,
     <0 0x09609004 1 0>,
     <0 0x0960a000 1 0>,
     <0 0x0960a004 1 0>,
     <0 0x0960b000 1 0>,
     <0 0x0960b004 1 0>,
     <0 0x0960c000 1 0>,
     <0 0x0960c004 1 0>,
     <0 0x0960d000 1 0>,
     <0 0x0960d004 1 0>,
     <0 0x0960e000 1 0>,
     <0 0x0960e004 1 0>,
     <0 0x0960f000 1 0>,
     <0 0x0960f004 1 0>,
     <0 0x09610000 1 0>,
     <0 0x09610004 1 0>,
     <0 0x09611000 1 0>,
     <0 0x09611004 1 0>,
     <0 0x09612000 1 0>,
     <0 0x09612004 1 0>,
     <0 0x09613000 1 0>,
     <0 0x09613004 1 0>,
     <0 0x09614000 1 0>,
     <0 0x09614004 1 0>,
     <0 0x09615000 1 0>,
     <0 0x09615004 1 0>,
     <0 0x09616000 1 0>,
     <0 0x09616004 1 0>,
     <0 0x09617000 1 0>,
     <0 0x09617004 1 0>,
     <0 0x09618000 1 0>,
     <0 0x09618004 1 0>,
     <0 0x09619000 1 0>,
     <0 0x09619004 1 0>,
     <0 0x0961a000 1 0>,
     <0 0x0961a004 1 0>,
     <0 0x0961b000 1 0>,
     <0 0x0961b004 1 0>,
     <0 0x0961c000 1 0>,
     <0 0x0961c004 1 0>,
     <0 0x0961d000 1 0>,
     <0 0x0961d004 1 0>,
     <0 0x0961e000 1 0>,
     <0 0x0961e004 1 0>,
     <0 0x0961f000 1 0>,
     <0 0x0961f004 1 0>,
     <1 0x06a0e00c 0x00600007 1>,
     <1 0x06a0e01c 0x00136800 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x00136810 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x00136820 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x00136830 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x00136840 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x00136850 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x00136860 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x00136870 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x0003e9a0 1>,
     <1 0x06a0e01c 0x001368a0 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x0003c0a0 1>,
     <1 0x06a0e01c 0x001368a0 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x0003d1a0 1>,
     <1 0x06a0e01c 0x001368a0 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x0003d2a0 1>,
     <1 0x06a0e01c 0x001368a0 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x0003d5a0 1>,
     <1 0x06a0e01c 0x001368a0 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x0003d6a0 1>,
     <1 0x06a0e01c 0x001368a0 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x0003e8a0 1>,
     <1 0x06a0e01c 0x001368a0 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x0003eea0 1>,
     <1 0x06a0e01c 0x001368a0 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x0003b1a0 1>,
     <1 0x06a0e01c 0x001368a0 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x0003b2a0 1>,
     <1 0x06a0e01c 0x001368a0 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x0003b5a0 1>,
     <1 0x06a0e01c 0x001368a0 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x0003b6a0 1>,
     <1 0x06a0e01c 0x001368a0 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x0003c2a0 1>,
     <1 0x06a0e01c 0x001368a0 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x0003c5a0 1>,
     <1 0x06a0e01c 0x001368a0 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e01c 0x0003c6a0 1>,
     <1 0x06a0e01c 0x001368a0 1>,
     <0 0x06a0e014 1 1>,
     <1 0x06a0e014 0x00020b38 1>,
     <1 0x06a0e01c 0x000368b0 1>,
     <1 0x06a0e01c 0x00000ba8 1>,
     <1 0x06a0e01c 0x0013b6a0 1>,
     <1 0x06a0e01c 0x00f1e000 1>,
     <1 0x06a0e008 0x00000007 1>,
     <0 0x09067e00 124 0>,
     <1 0x090c80f8 0x00000001 1>,
     <0 0x091800c8 1 0>,
     <0 0x09180740 1 0>,
     <0 0x09183740 1 0>,
     <0 0x091900c8 1 0>,
     <0 0x09190740 1 0>,
     <0 0x09193740 1 0>,
     <0 0x09181254 2 0>,
     <0 0x09181624 1 0>,
     <0 0x09181740 1 0>,
     <0 0x09181768 1 0>,
     <0 0x0918182c 1 0>,
     <0 0x09182254 2 0>,
     <0 0x09182624 1 0>,
     <0 0x09182740 1 0>,
     <0 0x09182768 1 0>,
     <0 0x0918282c 1 0>,
     <0 0x09184254 2 0>,
     <0 0x09184624 1 0>,
     <0 0x09184740 1 0>,
     <0 0x09184768 1 0>,
     <0 0x0918482c 1 0>,
     <0 0x09185254 2 0>,
     <0 0x09185624 1 0>,
     <0 0x09185740 1 0>,
     <0 0x09185768 1 0>,
     <0 0x0918582c 1 0>,
     <0 0x09191254 2 0>,
     <0 0x09191624 1 0>,
     <0 0x09191740 1 0>,
     <0 0x09191768 1 0>,
     <0 0x0919182c 1 0>,
     <0 0x09192254 2 0>,
     <0 0x09192624 1 0>,
     <0 0x09192740 1 0>,
     <0 0x09192768 1 0>,
     <0 0x0919282c 1 0>,
     <0 0x09194254 2 0>,
     <0 0x09194624 1 0>,
     <0 0x09194740 1 0>,
     <0 0x09194768 1 0>,
     <0 0x0919482c 1 0>,
     <0 0x09195254 2 0>,
     <0 0x09195624 1 0>,
     <0 0x09195740 1 0>,
     <0 0x09195768 1 0>,
     <0 0x0919582c 1 0>,
     <0 0x09186048 1 0>,
     <0 0x09186054 1 0>,
     <0 0x09186164 1 0>,
     <0 0x09186170 1 0>,
     <0 0x09186410 1 0>,
     <0 0x09186618 4 0>,
     <0 0x091866e0 1 0>,
     <0 0x09186700 2 0>,
     <0 0x09196048 1 0>,
     <0 0x09196054 1 0>,
     <0 0x09196164 1 0>,
     <0 0x09196170 1 0>,
     <0 0x09196410 1 0>,
     <0 0x09196618 4 0>,
     <0 0x091966e0 1 0>,
     <0 0x09196700 2 0>;
 };

 tsens0: tsens@c222000 {
  compatible = "qcom,tsens24xx";
  reg = <0xc222000 0x4>,
   <0xc263000 0x1ff>;
  reg-names = "tsens_srot_physical",
    "tsens_tm_physical";
  interrupts = <0 506 0>, <0 508 0>;
  interrupt-names = "tsens-upper-lower", "tsens-critical";
  #thermal-sensor-cells = <1>;
 };

 tsens1: tsens@c223000 {
  compatible = "qcom,tsens24xx";
  reg = <0xc223000 0x4>,
   <0xc265000 0x1ff>;
  reg-names = "tsens_srot_physical",
   "tsens_tm_physical";
  interrupts = <0 507 0>, <0 509 0>;
  interrupt-names = "tsens-upper-lower", "tsens-critical";
  #thermal-sensor-cells = <1>;
 };

 thermal_zones: thermal-zones {
 };

 slim_aud: slim@171c0000 {
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0x171c0000 0x2c000>,
   <0x17184000 0x2c000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 163 0>, <0 164 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x780000>;
  qcom,ea-pc = <0x2a0>;
  qcom,iommu-s1-bypass;

  iommu_slim_aud_ctrl_cb: qcom,iommu_slim_ctrl_cb {
   compatible = "qcom,iommu-slim-ctrl-cb";
   iommus = <&apps_smmu 0x1b46 0x8>,
     <&apps_smmu 0x1b4d 0x2>,
     <&apps_smmu 0x1b50 0x1>;
  };
 };

 slim_qca: slim@17240000 {
  status = "ok";
  cell-index = <3>;
  compatible = "qcom,slim-ngd";
  reg = <0x17240000 0x2c000>,
   <0x17204000 0x20000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 291 0>, <0 292 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,iommu-s1-bypass;

  iommu_slim_qca_ctrl_cb: qcom,iommu_slim_ctrl_cb {
   compatible = "qcom,iommu-slim-ctrl-cb";
   iommus = <&apps_smmu 0x1b53 0x0>;
  };


  btfmslim_codec: wcn3990 {
   compatible = "qcom,btfmslim_slave";
   elemental-addr = [00 01 20 02 17 02];
   qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
   qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
  };
 };

 gpi_dma0: qcom,gpi-dma@0x800000 {
  #dma-cells = <5>;
  compatible = "qcom,gpi-dma";
  reg = <0x800000 0x60000>;
  reg-names = "gpi-top";
  interrupts = <0 244 0>, <0 245 0>, <0 246 0>, <0 247 0>,
        <0 248 0>, <0 249 0>, <0 250 0>, <0 251 0>,
        <0 252 0>, <0 253 0>, <0 254 0>, <0 255 0>,
        <0 256 0>;
  qcom,max-num-gpii = <13>;
  qcom,gpii-mask = <0xfa>;
  qcom,ev-factor = <2>;
  iommus = <&apps_smmu 0x00d6 0x0>;
  qcom,smmu-cfg = <0x1>;
  qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
  status = "ok";
 };

 gpi_dma1: qcom,gpi-dma@0xa00000 {
  #dma-cells = <5>;
  compatible = "qcom,gpi-dma";
  reg = <0xa00000 0x60000>;
  reg-names = "gpi-top";
  interrupts = <0 279 0>, <0 280 0>, <0 281 0>, <0 282 0>,
        <0 283 0>, <0 284 0>, <0 293 0>, <0 294 0>,
        <0 295 0>, <0 296 0>, <0 297 0>, <0 298 0>,
        <0 299 0>;
  qcom,max-num-gpii = <13>;
  qcom,gpii-mask = <0xfa>;
  qcom,ev-factor = <2>;
  iommus = <&apps_smmu 0x0616 0x0>;
  qcom,smmu-cfg = <0x1>;
  qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
  status = "ok";
 };

 gpi_dma2: qcom,gpi-dma@0xc00000 {
  #dma-cells = <5>;
  compatible = "qcom,gpi-dma";
  reg = <0xc00000 0x60000>;
  reg-names = "gpi-top";
  interrupts = <0 588 0>, <0 589 0>, <0 590 0>, <0 591 0>,
        <0 592 0>, <0 593 0>, <0 594 0>, <0 595 0>,
        <0 596 0>, <0 597 0>, <0 598 0>, <0 599 0>,
        <0 600 0>;
  qcom,max-num-gpii = <13>;
  qcom,gpii-mask = <0xfa>;
  qcom,ev-factor = <2>;
  iommus = <&apps_smmu 0x07b6 0x0>;
  qcom,smmu-cfg = <0x1>;
  qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
  status = "ok";
 };

 qcom,rmtfs_sharedmem@0 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x0 0x300000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
  qcom,guard-memory;
 };

 qcom,msm_gsi {
  compatible = "qcom,msm_gsi";
 };

 qcom,rmnet-ipa {
  compatible = "qcom,rmnet-ipa3";
  qcom,rmnet-ipa-ssr;
  qcom,ipa-platform-type-msm;
  qcom,ipa-advertise-sg-support;
  qcom,ipa-napi-enable;
 };

 ipa_hw: qcom,ipa@1e00000 {
  compatible = "qcom,ipa";
  mboxes = <&qmp_aop 0>;
  reg = <0x1e00000 0x34000>,
        <0x1e04000 0x28000>;
  reg-names = "ipa-base", "gsi-base";
  interrupts =
   <0 311 0>,
   <0 432 0>;
  interrupt-names = "ipa-irq", "gsi-irq";
  qcom,ipa-hw-ver = <15>;
  qcom,ipa-hw-mode = <0>;
  qcom,ee = <0>;
  qcom,use-ipa-tethering-bridge;
  qcom,modem-cfg-emb-pipe-flt;
  qcom,ipa-wdi2;
  qcom,use-64-bit-dma-mask;
  qcom,arm-smmu;
  qcom,smmu-fast-map;
  qcom,use-ipa-pm;
  qcom,bandwidth-vote-for-ipa;
  qcom,msm-bus,name = "ipa";
  qcom,msm-bus,num-cases = <5>;
  qcom,msm-bus,num-paths = <4>;
  qcom,msm-bus,vectors-KBps =

  <90 512 0 0>,
  <90 585 0 0>,
  <1 676 0 0>,
  <143 777 0 0>,


  <90 512 80000 600000>,
  <90 585 80000 350000>,
  <1 676 40000 40000>,
  <143 777 0 125>,


  <90 512 80000 640000>,
  <90 585 80000 640000>,
  <1 676 80000 80000>,
  <143 777 0 250>,


  <90 512 206000 960000>,
  <90 585 206000 960000>,
  <1 676 206000 160000>,
  <143 777 0 500>,


  <90 512 206000 3600000>,
  <90 585 206000 3600000>,
  <1 676 206000 300000>,
  <143 777 0 600>;

  qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL",
  "TURBO";
  qcom,throughput-threshold = <310 600 1000>;
  qcom,scaling-exceptions = <>;


  qcom,smp2p_map_ipa_1_out {
   compatible = "qcom,smp2p-map-ipa-1-out";
   qcom,smem-states = <&smp2p_ipa_1_out 0>;
   qcom,smem-state-names = "ipa-smp2p-out";
  };

  qcom,smp2p_map_ipa_1_in {
   compatible = "qcom,smp2p-map-ipa-1-in";
   interrupts-extended = <&smp2p_ipa_1_in 0 0>;
   interrupt-names = "ipa-smp2p-in";
  };
 };

 ipa_smmu_ap: ipa_smmu_ap {
  compatible = "qcom,ipa-smmu-ap-cb";
  iommus = <&apps_smmu 0x520 0x0>;
  qcom,iova-mapping = <0x20000000 0x40000000>;
  qcom,additional-mapping =

  <0x146BD000 0x146BD000 0x2000>;
  dma-coherent;
 };

 ipa_smmu_wlan: ipa_smmu_wlan {
  compatible = "qcom,ipa-smmu-wlan-cb";
  iommus = <&apps_smmu 0x521 0x0>;
  qcom,additional-mapping =

  <0x1E60000 0x1E60000 0x80000>;
 };

 ipa_smmu_uc: ipa_smmu_uc {
  compatible = "qcom,ipa-smmu-uc-cb";
  iommus = <&apps_smmu 0x522 0x0>;
  qcom,iova-mapping = <0x40400000 0x1FC00000>;
 };

 qcom,ipa_fws {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <0xf>;
  qcom,firmware-name = "ipa_fws";
  qcom,pil-force-shutdown;
  memory-region = <&pil_ipa_fw_mem>;
 };

 aop-msg-client {
  compatible = "qcom,debugfs-qmp-client";
  mboxes = <&qmp_aop 0>;
  mbox-names = "aop";
 };

 qcom,cnss-qca6390@a0000000 {
  compatible = "qcom,cnss-qca6390";
  reg = <0xa0000000 0x10000000>,
        <0xb0000000 0x10000>;
  reg-names = "smmu_iova_base", "smmu_iova_ipa";
  wlan-en-gpio = <&tlmm 169 0>;
  pinctrl-names = "wlan_en_active", "wlan_en_sleep";
  pinctrl-0 = <&cnss_wlan_en_active>;
  pinctrl-1 = <&cnss_wlan_en_sleep>;
  qcom,wlan-rc-num = <0>;
  qcom,wlan-ramdump-dynamic = <0x400000>;

  mhi,max-channels = <30>;
  mhi,timeout = <10000>;

  mhi_chan@0 {
   reg = <0>;
   label = "LOOPBACK";
   mhi,num-elements = <32>;
   mhi,event-ring = <1>;
   mhi,chan-dir = <1>;
   mhi,data-type = <0>;
   mhi,doorbell-mode = <2>;
   mhi,ee = <0x14>;
  };

  mhi_chan@1 {
   reg = <1>;
   label = "LOOPBACK";
   mhi,num-elements = <32>;
   mhi,event-ring = <1>;
   mhi,chan-dir = <2>;
   mhi,data-type = <0>;
   mhi,doorbell-mode = <2>;
   mhi,ee = <0x14>;
  };

  mhi_chan@4 {
   reg = <4>;
   label = "DIAG";
   mhi,num-elements = <32>;
   mhi,event-ring = <1>;
   mhi,chan-dir = <1>;
   mhi,data-type = <0>;
   mhi,doorbell-mode = <2>;
   mhi,ee = <0x14>;
  };

  mhi_chan@5 {
   reg = <5>;
   label = "DIAG";
   mhi,num-elements = <32>;
   mhi,event-ring = <1>;
   mhi,chan-dir = <2>;
   mhi,data-type = <0>;
   mhi,doorbell-mode = <2>;
   mhi,ee = <0x14>;
  };

  mhi_chan@20 {
   reg = <20>;
   label = "IPCR";
   mhi,num-elements = <32>;
   mhi,event-ring = <1>;
   mhi,chan-dir = <1>;
   mhi,data-type = <1>;
   mhi,doorbell-mode = <2>;
   mhi,ee = <0x14>;
   mhi,auto-start;
  };

  mhi_chan@21 {
   reg = <21>;
   label = "IPCR";
   mhi,num-elements = <32>;
   mhi,event-ring = <1>;
   mhi,chan-dir = <2>;
   mhi,data-type = <0>;
   mhi,doorbell-mode = <2>;
   mhi,ee = <0x14>;
   mhi,auto-queue;
   mhi,auto-start;
  };

  mhi_event@0 {
   mhi,num-elements = <32>;
   mhi,intmod = <1>;
   mhi,msi = <1>;
   mhi,priority = <1>;
   mhi,brstmode = <2>;
   mhi,data-type = <1>;
  };

  mhi_event@1 {
   mhi,num-elements = <256>;
   mhi,intmod = <1>;
   mhi,msi = <2>;
   mhi,priority = <1>;
   mhi,brstmode = <2>;
  };
 };

 icnss: qcom,icnss@18800000 {
  compatible = "qcom,icnss";
  reg = <0x18800000 0x800000>,
        <0xa0000000 0x10000000>,
        <0xb0000000 0x10000>;
  reg-names = "membase", "smmu_iova_base", "smmu_iova_ipa";
  wlan-asus_ant_80 = <&tlmm 80 0>;
  wlan-asus_ant_79 = <&tlmm 79 0>;
  wlan-asus_ant_67 = <&tlmm 67 0>;
  wlan-asus_ant_64 = <&tlmm 64 0>;
  iommus = <&apps_smmu 0x0640 0x1>;
  interrupts = <0 414 0 >,
        <0 415 0 >,
        <0 416 0 >,
        <0 417 0 >,
        <0 418 0 >,
        <0 419 0 >,
        <0 420 0 >,
        <0 421 0 >,
        <0 422 0 >,
        <0 423 0 >,
        <0 424 0 >,
        <0 425 0 >;
  qcom,wlan-msa-memory = <0x100000>;
  qcom,wlan-msa-fixed-region = <&pil_wlan_fw_mem>;

  vdd-cx-mx-supply = <&pm8150_l1>;
  vdd-1.8-xo-supply = <&pm8150_l7>;
  vdd-1.3-rfa-supply = <&pm8150l_l2>;
  vdd-3.3-ch0-supply = <&pm8150l_l11>;
  qcom,vdd-cx-mx-config = <752000 752000>;
  qcom,vdd-3.3-ch0-config = <3104000 3312000>;
  qcom,smp2p_map_wlan_1_in {
   interrupts-extended = <&smp2p_wlan_1_in 0 0>,
           <&smp2p_wlan_1_in 1 0>;
   interrupt-names = "qcom,smp2p-force-fatal-error",
       "qcom,smp2p-early-crash-ind";
  };
 };

 wil6210: qcom,wil6210 {
  compatible = "qcom,wil6210";
  qcom,pcie-parent = <&pcie1>;
  pinctrl-names = "default";
  pinctrl-0 = <&wil6210_refclk3_en_pin>;
  qcom,wigig-en = <&tlmm 131 0>;
  qcom,msm-bus,name = "wil6210";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <100 512 0 0>,
   <100 512 600000 800000>;
  qcom,use-ext-supply;
  vddio-supply= <&pm8150_s5>;
  qcom,use-ext-clocks;
  clocks = <&clock_rpmh 10>;
  clock-names = "rf_clk3_clk";
  qcom,smmu-support;
  qcom,smmu-mapping = <0x20000000 0xe0000000>;
  qcom,smmu-s1-en;
  qcom,smmu-fast-map;
  qcom,smmu-coherent;
  qcom,keep-radio-on-during-sleep;
  status = "ok";
 };

 tspp: msm_tspp@0x8880000 {
  compatible = "qcom,msm_tspp";
  reg = <0x088a7000 0x200>,
        <0x088a8000 0x200>,
        <0x088a9000 0x1000>,
        <0x08884000 0x23000>;
  reg-names = "MSM_TSIF0_PHYS",
   "MSM_TSIF1_PHYS",
   "MSM_TSPP_PHYS",
   "MSM_TSPP_BAM_PHYS";
  interrupts = <0 121 0>,
   <0 119 0>,
   <0 120 0>,
   <0 122 0>;
  interrupt-names = "TSIF_TSPP_IRQ",
   "TSIF0_IRQ",
   "TSIF1_IRQ",
   "TSIF_BAM_IRQ";

  clock-names = "iface_clk", "ref_clk";
  clocks = <&clock_gcc 134>,
   <&clock_gcc 136>;

  qcom,msm-bus,name = "tsif";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <82 512 0 0>,
    <82 512 12288 24576>;


  pinctrl-names = "disabled",
   "tsif0-mode1", "tsif0-mode2",
   "tsif1-mode1", "tsif1-mode2",
   "dual-tsif-mode1", "dual-tsif-mode2";

  pinctrl-0 = <>;
  pinctrl-1 = <&tsif0_signals_active>;
  pinctrl-2 = <&tsif0_signals_active
   &tsif0_sync_active>;
  pinctrl-3 = <&tsif1_signals_active>;
  pinctrl-4 = <&tsif1_signals_active
   &tsif1_sync_active>;
  pinctrl-5 = <&tsif0_signals_active
   &tsif1_signals_active>;
  pinctrl-6 = <&tsif0_signals_active
   &tsif0_sync_active
   &tsif1_signals_active
   &tsif1_sync_active>;

  memory-region = <&qseecom_mem>;
  qcom,smmu-s1-bypass;
  iommus = <&apps_smmu 0x620 0x00>;
 };

 demux {
  compatible = "qcom,demux";
 };
};

&emac_gdsc {
 status = "ok";
};

&pcie_0_gdsc {
 status = "ok";
};

&pcie_1_gdsc {
 status = "ok";
};

&ufs_phy_gdsc {
 status = "ok";
};

&usb30_prim_gdsc {
 status = "ok";
};

&usb30_sec_gdsc {
 status = "ok";
};

&hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc {
 status = "ok";
};

&hlos1_vote_aggre_noc_mmu_tbu1_gdsc {
 status = "ok";
};

&hlos1_vote_aggre_noc_mmu_tbu2_gdsc {
 status = "ok";
};

&hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc {
 status = "ok";
};

&hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc {
 status = "ok";
};

&hlos1_vote_mmnoc_mmu_tbu_sf_gdsc {
 status = "ok";
};

&hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc {
 status = "ok";
};

&hlos1_vote_turing_mmu_tbu0_gdsc {
 status = "ok";
};

&hlos1_vote_turing_mmu_tbu1_gdsc {
 status = "ok";
};

&bps_gdsc {
 clock-names = "ahb_clk";
 clocks = <&clock_gcc 8>;
 parent-supply = <&VDD_MMCX_LEVEL>;
 vdd_parent-supply = <&VDD_MMCX_LEVEL>;
 qcom,msm-bus,name = "bps_gdsc_ahb";
 qcom,msm-bus,num-cases = <2>;
 qcom,msm-bus,num-paths = <1>;
 qcom,msm-bus,vectors-KBps =
  <1 589 0 0>,
  <1 589 0 1>;
 qcom,support-hw-trigger;
 status = "ok";
};

&ipe_0_gdsc {
 clock-names = "ahb_clk";
 clocks = <&clock_gcc 8>;
 parent-supply = <&VDD_MMCX_LEVEL>;
 vdd_parent-supply = <&VDD_MMCX_LEVEL>;
 qcom,msm-bus,name = "ipe_0_gdsc_ahb";
 qcom,msm-bus,num-cases = <2>;
 qcom,msm-bus,num-paths = <1>;
 qcom,msm-bus,vectors-KBps =
  <1 589 0 0>,
  <1 589 0 1>;
 qcom,support-hw-trigger;
 status = "ok";
};

&ipe_1_gdsc {
 clock-names = "ahb_clk";
 clocks = <&clock_gcc 8>;
 parent-supply = <&VDD_MMCX_LEVEL>;
 vdd_parent-supply = <&VDD_MMCX_LEVEL>;
 qcom,msm-bus,name = "ipe_1_gdsc_ahb";
 qcom,msm-bus,num-cases = <2>;
 qcom,msm-bus,num-paths = <1>;
 qcom,msm-bus,vectors-KBps =
  <1 589 0 0>,
  <1 589 0 1>;
 qcom,support-hw-trigger;
 status = "ok";
};

&ife_0_gdsc {
 clock-names = "ahb_clk";
 clocks = <&clock_gcc 8>;
 parent-supply = <&VDD_MMCX_LEVEL>;
 vdd_parent-supply = <&VDD_MMCX_LEVEL>;
 qcom,msm-bus,name = "ife_0_gdsc_ahb";
 qcom,msm-bus,num-cases = <2>;
 qcom,msm-bus,num-paths = <1>;
 qcom,msm-bus,vectors-KBps =
  <1 589 0 0>,
  <1 589 0 1>;
 status = "ok";
};

&ife_1_gdsc {
 clock-names = "ahb_clk";
 clocks = <&clock_gcc 8>;
 parent-supply = <&VDD_MMCX_LEVEL>;
 vdd_parent-supply = <&VDD_MMCX_LEVEL>;
 qcom,msm-bus,name = "ife_1_gdsc_ahb";
 qcom,msm-bus,num-cases = <2>;
 qcom,msm-bus,num-paths = <1>;
 qcom,msm-bus,vectors-KBps =
  <1 589 0 0>,
  <1 589 0 1>;
 status = "ok";
};

&titan_top_gdsc {
 clock-names = "ahb_clk";
 clocks = <&clock_gcc 8>;
 parent-supply = <&VDD_MMCX_LEVEL>;
 vdd_parent-supply = <&VDD_MMCX_LEVEL>;
 qcom,msm-bus,name = "titan_top_gdsc_ahb";
 qcom,msm-bus,num-cases = <2>;
 qcom,msm-bus,num-paths = <1>;
 qcom,msm-bus,vectors-KBps =
  <1 589 0 0>,
  <1 589 0 1>;
 status = "ok";
};

&mdss_core_gdsc {
 clock-names = "ahb_clk";
 clocks = <&clock_gcc 20>;
 parent-supply = <&VDD_MMCX_LEVEL>;
 vdd_parent-supply = <&VDD_MMCX_LEVEL>;
 qcom,msm-bus,name = "mdss_core_gdsc_ahb";
 qcom,msm-bus,num-cases = <2>;
 qcom,msm-bus,num-paths = <1>;
 qcom,msm-bus,vectors-KBps =
  <1 590 0 0>,
  <1 590 0 1>;
 status = "ok";
};

&gpu_cx_gdsc {
 parent-supply = <&VDD_CX_LEVEL>;
 status = "ok";
};

&gpu_gx_gdsc {
 parent-supply = <&pm8150l_s2_level>;
 vdd_parent-supply = <&pm8150l_s2_level>;
 status = "ok";
};

&mvsc_gdsc {
 clock-names = "ahb_clk";
 clocks = <&clock_gcc 192>;
 parent-supply = <&VDD_MMCX_LEVEL>;
 vdd_parent-supply = <&VDD_MMCX_LEVEL>;
 qcom,msm-bus,name = "mvsc_gdsc_ahb";
 qcom,msm-bus,num-cases = <2>;
 qcom,msm-bus,num-paths = <1>;
 qcom,msm-bus,vectors-KBps =
  <1 596 0 0>,
  <1 596 0 1>;
 status = "ok";
};

&mvs0_gdsc {
 clock-names = "ahb_clk";
 clocks = <&clock_gcc 192>;
 parent-supply = <&VDD_MMCX_LEVEL>;
 vdd_parent-supply = <&VDD_MMCX_LEVEL>;
 qcom,msm-bus,name = "mvs0_gdsc_ahb";
 qcom,msm-bus,num-cases = <2>;
 qcom,msm-bus,num-paths = <1>;
 qcom,msm-bus,vectors-KBps =
  <1 596 0 0>,
  <1 596 0 1>;
 qcom,support-hw-trigger;
 status = "ok";
};

&mvs1_gdsc {
 clock-names = "ahb_clk";
 clocks = <&clock_gcc 192>;
 parent-supply = <&VDD_MMCX_LEVEL>;
 vdd_parent-supply = <&VDD_MMCX_LEVEL>;
 qcom,msm-bus,name = "mvs1_gdsc_ahb";
 qcom,msm-bus,num-cases = <2>;
 qcom,msm-bus,num-paths = <1>;
 qcom,msm-bus,vectors-KBps =
  <1 596 0 0>,
  <1 596 0 1>;
 qcom,support-hw-trigger;
 status = "ok";
};

&npu_core_gdsc {
 clock-names = "ahb_clk";
 clocks = <&clock_gcc 44>;
 status = "ok";
};

# 1 "../arch/arm64/boot/dts/qcom/sm8150-pinctrl.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sm8150-pinctrl.dtsi"
&soc {
 tlmm: pinctrl@03000000 {
  compatible = "qcom,sm8150-pinctrl";
  reg = <0x03000000 0xdc2000>, <0x17c000f0 0x60>;
  reg-names = "pinctrl", "spi_cfg";
  interrupts = <0 208 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;

  ufs_dev_reset_assert: ufs_dev_reset_assert {
   config {
    pins = "ufs_reset";
    bias-pull-down;
# 52 "../arch/arm64/boot/dts/qcom/sm8150-pinctrl.dtsi"
    drive-strength = <8>;
    output-low;
   };
  };

  ufs_dev_reset_deassert: ufs_dev_reset_deassert {
   config {
    pins = "ufs_reset";
    bias-pull-down;




    drive-strength = <8>;
    output-high;
   };
  };

  storage_cd: storage_cd {
   mux {
    pins = "gpio96";
    function = "gpio";
   };

   config {
    pins = "gpio96";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_clk_on: sdc2_clk_on {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_clk_off: sdc2_clk_off {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc2_clk_ds_400KHz: sdc2_clk_ds_400KHz {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_clk_ds_50MHz: sdc2_clk_ds_50MHz {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_clk_ds_100MHz: sdc2_clk_ds_100MHz {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_clk_ds_200MHz: sdc2_clk_ds_200MHz {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_cmd_on: sdc2_cmd_on {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_cmd_off: sdc2_cmd_off {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cmd_ds_400KHz: sdc2_cmd_ds_400KHz {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_cmd_ds_50MHz: sdc2_cmd_ds_50MHz {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_cmd_ds_100MHz: sdc2_cmd_ds_100MHz {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_cmd_ds_200MHz: sdc2_cmd_ds_200MHz {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_data_on: sdc2_data_on {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_data_off: sdc2_data_off {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_data_ds_400KHz: sdc2_data_ds_400KHz {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_data_ds_50MHz: sdc2_data_ds_50MHz {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_data_ds_100MHz: sdc2_data_ds_100MHz {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_data_ds_200MHz: sdc2_data_ds_200MHz {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  qupv3_se12_2uart_pins: qupv3_se12_2uart_pins {
   qupv3_se12_2uart_active: qupv3_se12_2uart_active {
    mux {
     pins = "gpio85", "gpio86";
     function = "qup12";
    };

    config {
     pins = "gpio85", "gpio86";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se12_2uart_sleep: qupv3_se12_2uart_sleep {
    mux {
     pins = "gpio85", "gpio86";
     function = "gpio";
    };

    config {
     pins = "gpio85", "gpio86";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  qupv3_se13_4uart_pins: qupv3_se13_4uart_pins {
   qupv3_se13_ctsrx: qupv3_se13_ctsrx {
    mux {
     pins = "gpio43", "gpio46";
     function = "qup13";
    };

    config {
     pins = "gpio43", "gpio46";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se13_rts: qupv3_se13_rts {
    mux {
     pins = "gpio44";
     function = "qup13";
    };

    config {
     pins = "gpio44";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   qupv3_se13_tx: qupv3_se13_tx {
    mux {
     pins = "gpio45";
     function = "qup13";
    };

    config {
     pins = "gpio45";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_active {
   ts_active: ts_active {
     mux {
      pins = "gpio122", "gpio54";
      function = "gpio";
     };
     config {
      pins = "gpio122", "gpio54";
      drive-strength = <8>;
      bias-pull-up;
     };
   };
  };

  pmx_ts_int_suspend {
   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio122";
     function = "gpio";
    };
    config {
     pins = "gpio122";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_reset_suspend {
   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio54";
     function = "gpio";
    };
    config {
     pins = "gpio54";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pcie0 {
   pcie0_clkreq_default: pcie0_clkreq_default {
    mux {
     pins = "gpio36";
     function = "pci_e0";
    };

    config {
     pins = "gpio36";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie0_perst_default: pcie0_perst_default {
    mux {
     pins = "gpio35";
     function = "gpio";
    };

    config {
     pins = "gpio35";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   pcie0_wake_default: pcie0_wake_default {
    mux {
     pins = "gpio37";
     function = "gpio";
    };

    config {
     pins = "gpio37";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };


  tlmm_gpio_key {
   gpio_key_active: gpio_key_active {
    mux {
     pins = "gpio134" , "gpio97";
     function = "gpio";
    };

    config {
     pins = "gpio134" , "gpio97";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   gpio_key_suspend: gpio_key_suspend {
    mux {
     pins = "gpio134" , "gpio97";
     function = "gpio";
    };

    config {
     pins = "gpio134" , "gpio97";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
                };
  pcie1 {
   pcie1_clkreq_default: pcie1_clkreq_default {
    mux {
     pins = "gpio103";
     function = "pci_e1";
    };

    config {
     pins = "gpio103";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie1_perst_default: pcie1_perst_default {
    mux {
     pins = "gpio102";
     function = "gpio";
    };

    config {
     pins = "gpio102";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   pcie1_wake_default: pcie1_wake_default {
    mux {
     pins = "gpio104";
     function = "gpio";
    };

    config {
     pins = "gpio104";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  cnss_pins {
   cnss_wlan_en_active: cnss_wlan_en_active {
    mux {
     pins = "gpio169";
     function = "gpio";
    };

    config {
     pins = "gpio169";
     drive-strength = <16>;
     output-high;
     bias-pull-up;
    };
   };
   cnss_wlan_en_sleep: cnss_wlan_en_sleep {
    mux {
     pins = "gpio169";
     function = "gpio";
    };

    config {
     pins = "gpio169";
     drive-strength = <2>;
     output-low;
     bias-pull-down;
    };
   };
   wifi_ant_switch_1: wifi_ant_switch_1 {
    mux {
     pins = "gpio64", "gpio67", "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio64", "gpio67", "gpio80";
     bias-pull-up;
     output-high;
    };
   };

   wifi_ant_switch_2: wifi_ant_switch_2 {
    mux {
     pins = "gpio79";
     function = "gpio";
    };

    config {
     pins = "gpio79";
     bias-pull-up;
     output-high;
    };
   };


  };

  wil6210_refclk3_en_pin: wil6210_refclk3_en_pin {
   mux {
    pins = "gpio87";
    function = "gpio";
   };

   config {
    pins = "gpio87";
    bias-pull-down;
    drive-strength = <2>;
   };
  };


  qupv3_se0_i2c_pins: qupv3_se0_i2c_pins {
   qupv3_se0_i2c_active: qupv3_se0_i2c_active {
    mux {
     pins = "gpio0", "gpio1";
     function = "qup0";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se0_i2c_sleep: qupv3_se0_i2c_sleep {
    mux {
     pins = "gpio0", "gpio1";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se0_spi_pins: qupv3_se0_spi_pins {
   qupv3_se0_spi_active: qupv3_se0_spi_active {
    mux {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     function = "qup0";
    };

    config {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se0_spi_sleep: qupv3_se0_spi_sleep {
    mux {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se1_i2c_pins: qupv3_se1_i2c_pins {
   qupv3_se1_i2c_active: qupv3_se1_i2c_active {
    mux {
     pins = "gpio114", "gpio115";
     function = "qup1";
    };

    config {
     pins = "gpio114", "gpio115";
     drive-strength = <8>;
     bias-disable;
    };
   };

   qupv3_se1_i2c_sleep: qupv3_se1_i2c_sleep {
    mux {
     pins = "gpio114", "gpio115";
     function = "gpio";
    };

    config {
     pins = "gpio114", "gpio115";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se1_spi_pins: qupv3_se1_spi_pins {
   qupv3_se1_spi_active: qupv3_se1_spi_active {
    mux {
     pins = "gpio114", "gpio115", "gpio116",
        "gpio117";
     function = "qup1";
    };

    config {
     pins = "gpio114", "gpio115", "gpio116",
        "gpio117";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se1_spi_sleep: qupv3_se1_spi_sleep {
    mux {
     pins = "gpio114", "gpio115", "gpio116",
        "gpio117";
     function = "gpio";
    };

    config {
     pins = "gpio114", "gpio115", "gpio116",
        "gpio117";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se2_i2c_pins: qupv3_se2_i2c_pins {
   qupv3_se2_i2c_active: qupv3_se2_i2c_active {
    mux {
     pins = "gpio126", "gpio127";
     function = "qup2";
    };

    config {
     pins = "gpio126", "gpio127";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se2_i2c_sleep: qupv3_se2_i2c_sleep {
    mux {
     pins = "gpio126", "gpio127";
     function = "gpio";
    };

    config {
     pins = "gpio126", "gpio127";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se2_spi_pins: qupv3_se2_spi_pins {
   qupv3_se2_spi_active: qupv3_se2_spi_active {
    mux {
     pins = "gpio126", "gpio127", "gpio128",
        "gpio129";
     function = "qup2";
    };

    config {
     pins = "gpio126", "gpio127", "gpio128",
        "gpio129";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se2_spi_sleep: qupv3_se2_spi_sleep {
    mux {
     pins = "gpio126", "gpio127", "gpio128",
        "gpio129";
     function = "gpio";
    };

    config {
     pins = "gpio126", "gpio127", "gpio128",
        "gpio129";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se3_i2c_pins: qupv3_se3_i2c_pins {
   qupv3_se3_i2c_active: qupv3_se3_i2c_active {
    mux {
     pins = "gpio144", "gpio145";
     function = "qup3";
    };

    config {
     pins = "gpio144", "gpio145";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se3_i2c_sleep: qupv3_se3_i2c_sleep {
    mux {
     pins = "gpio144", "gpio145";
     function = "gpio";
    };

    config {
     pins = "gpio144", "gpio145";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se3_spi_pins: qupv3_se3_spi_pins {
   qupv3_se3_spi_active: qupv3_se3_spi_active {
    mux {
     pins = "gpio144", "gpio145", "gpio146",
        "gpio147";
     function = "qup3";
    };

    config {
     pins = "gpio144", "gpio145", "gpio146",
        "gpio147";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se3_spi_sleep: qupv3_se3_spi_sleep {
    mux {
     pins = "gpio145", "gpio146", "gpio147";
     function = "qup3";
    };

    config {
     pins = "gpio145", "gpio146", "gpio147";
     drive-strength = <6>;
     bias-disable;
    };
   };
   qupv3_se3_spi_miso_sleep: qupv3_se3_spi_miso_sleep {
    mux {
     pins = "gpio144";
     function = "qup3";
    };

    config {
     pins = "gpio144";
     drive-strength = <6>;
     bias-pull-down;
    };
   };
  };


  qupv3_se4_i2c_pins: qupv3_se4_i2c_pins {
   qupv3_se4_i2c_active: qupv3_se4_i2c_active {
    mux {
     pins = "gpio51", "gpio52";
     function = "qup4";
    };

    config {
     pins = "gpio51", "gpio52";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se4_i2c_sleep: qupv3_se4_i2c_sleep {
    mux {
     pins = "gpio51", "gpio52";
     function = "gpio";
    };

    config {
     pins = "gpio51", "gpio52";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se4_spi_pins: qupv3_se4_spi_pins {
   qupv3_se4_spi_active: qupv3_se4_spi_active {
    mux {
     pins = "gpio51", "gpio52", "gpio53",
        "gpio54";
     function = "qup4";
    };

    config {
     pins = "gpio51", "gpio52", "gpio53",
        "gpio54";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se4_spi_sleep: qupv3_se4_spi_sleep {
    mux {
     pins = "gpio51", "gpio52", "gpio53",
        "gpio54";
     function = "gpio";
    };

    config {
     pins = "gpio51", "gpio52", "gpio53",
        "gpio54";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se5_i2c_pins: qupv3_se5_i2c_pins {
   qupv3_se5_i2c_active: qupv3_se5_i2c_active {
    mux {
     pins = "gpio121", "gpio122";
     function = "qup5";
    };

    config {
     pins = "gpio121", "gpio122";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se5_i2c_sleep: qupv3_se5_i2c_sleep {
    mux {
     pins = "gpio121", "gpio122";
     function = "gpio";
    };

    config {
     pins = "gpio121", "gpio122";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se5_spi_pins: qupv3_se5_spi_pins {
   qupv3_se5_spi_active: qupv3_se5_spi_active {
    mux {
     pins = "gpio119", "gpio120", "gpio121",
        "gpio122";
     function = "qup5";
    };

    config {
     pins = "gpio119", "gpio120", "gpio121",
        "gpio122";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se5_spi_sleep: qupv3_se5_spi_sleep {
    mux {
     pins = "gpio119", "gpio120", "gpio121",
        "gpio122";
     function = "gpio";
    };

    config {
     pins = "gpio119", "gpio120", "gpio121",
        "gpio122";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se6_i2c_pins: qupv3_se6_i2c_pins {
   qupv3_se6_i2c_active: qupv3_se6_i2c_active {
    mux {
     pins = "gpio6", "gpio7";
     function = "qup6";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se6_i2c_sleep: qupv3_se6_i2c_sleep {
    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se6_spi_pins: qupv3_se6_spi_pins {
   qupv3_se6_spi_active: qupv3_se6_spi_active {
    mux {
     pins = "gpio4", "gpio5", "gpio6",
        "gpio7";
     function = "qup6";
    };

    config {
     pins = "gpio4", "gpio5", "gpio6",
        "gpio7";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se6_spi_sleep: qupv3_se6_spi_sleep {
    mux {
     pins = "gpio4", "gpio5", "gpio6",
        "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio4", "gpio5", "gpio6",
        "gpio7";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se7_i2c_pins: qupv3_se7_i2c_pins {
   qupv3_se7_i2c_active: qupv3_se7_i2c_active {
    mux {
     pins = "gpio98", "gpio99";
     function = "qup7";
    };

    config {
     pins = "gpio98", "gpio99";
     drive-strength = <8>;
     bias-disable;
    };
   };

   qupv3_se7_i2c_sleep: qupv3_se7_i2c_sleep {
    mux {
     pins = "gpio98", "gpio99";
     function = "gpio";
    };

    config {
     pins = "gpio98", "gpio99";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se7_spi_pins: qupv3_se7_spi_pins {
   qupv3_se7_spi_active: qupv3_se7_spi_active {
    mux {
     pins = "gpio98", "gpio99", "gpio100",
        "gpio101";
     function = "qup7";
    };

    config {
     pins = "gpio98", "gpio99", "gpio100",
        "gpio101";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se7_spi_sleep: qupv3_se7_spi_sleep {
    mux {
     pins = "gpio98", "gpio99", "gpio100",
        "gpio101";
     function = "gpio";
    };

    config {
     pins = "gpio98", "gpio99", "gpio100",
        "gpio101";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };



  qupv3_se8_i2c_pins: qupv3_se8_i2c_pins {
   qupv3_se8_i2c_active: qupv3_se8_i2c_active {
    mux {
     pins = "gpio88", "gpio89";
     function = "qup8";
    };

    config {
     pins = "gpio88", "gpio89";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se8_i2c_sleep: qupv3_se8_i2c_sleep {
    mux {
     pins = "gpio88", "gpio89";
     function = "gpio";
    };

    config {
     pins = "gpio88", "gpio89";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se8_spi_pins: qupv3_se8_spi_pins {
   qupv3_se8_spi_active: qupv3_se8_spi_active {
    mux {
     pins = "gpio88", "gpio89", "gpio90",
        "gpio91";
     function = "qup8";
    };

    config {
     pins = "gpio88", "gpio89", "gpio90",
        "gpio91";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se8_spi_sleep: qupv3_se8_spi_sleep {
    mux {
     pins = "gpio88", "gpio89", "gpio90",
        "gpio91";
     function = "gpio";
    };

    config {
     pins = "gpio88", "gpio89", "gpio90",
        "gpio91";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se9_i2c_pins: qupv3_se9_i2c_pins {
   qupv3_se9_i2c_active: qupv3_se9_i2c_active {
    mux {
     pins = "gpio39", "gpio40";
     function = "qup9";
    };

    config {
     pins = "gpio39", "gpio40";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se9_i2c_sleep: qupv3_se9_i2c_sleep {
    mux {
     pins = "gpio39", "gpio40";
     function = "gpio";
    };

    config {
     pins = "gpio39", "gpio40";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  nfc {
   nfc_int_active: nfc_int_active {

    mux {

     pins = "gpio47";
     function = "gpio";
    };

    config {
     pins = "gpio47";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_int_suspend: nfc_int_suspend {

    mux {

     pins = "gpio47";
     function = "gpio";
    };

    config {
     pins = "gpio47";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_enable_active: nfc_enable_active {

    mux {

     pins = "gpio41", "gpio42", "gpio48";
     function = "gpio";
    };

    config {
     pins = "gpio41", "gpio42", "gpio48";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_enable_suspend: nfc_enable_suspend {

    mux {

     pins = "gpio41", "gpio42", "gpio48";
     function = "gpio";
    };

    config {
     pins = "gpio41", "gpio42", "gpio48";
     drive-strength = <2>;
     bias-disable;
    };
   };

   nfc_clk_req_active: nfc_clk_req_active {

    mux {

     pins = "gpio113";
     function = "gpio";
    };

    config {
     pins = "gpio113";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_clk_req_suspend: nfc_clk_req_suspend {

    mux {

     pins = "gpio113";
     function = "gpio";
    };

    config {
     pins = "gpio113";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  qupv3_se9_spi_pins: qupv3_se9_spi_pins {
   qupv3_se9_spi_active: qupv3_se9_spi_active {
    mux {
     pins = "gpio39", "gpio40", "gpio41",
        "gpio42";
     function = "qup9";
    };

    config {
     pins = "gpio39", "gpio40", "gpio41",
        "gpio42";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se9_spi_sleep: qupv3_se9_spi_sleep {
    mux {
     pins = "gpio39", "gpio40", "gpio41",
        "gpio42";
     function = "gpio";
    };

    config {
     pins = "gpio39", "gpio40", "gpio41",
        "gpio42";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se10_i2c_pins: qupv3_se10_i2c_pins {
   qupv3_se10_i2c_active: qupv3_se10_i2c_active {
    mux {
     pins = "gpio9", "gpio10";
     function = "qup10";
    };

    config {
     pins = "gpio9", "gpio10";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se10_i2c_sleep: qupv3_se10_i2c_sleep {
    mux {
     pins = "gpio9", "gpio10";
     function = "gpio";
    };

    config {
     pins = "gpio9", "gpio10";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se10_spi_pins: qupv3_se10_spi_pins {
   qupv3_se10_spi_active: qupv3_se10_spi_active {
    mux {
     pins = "gpio9", "gpio10", "gpio11",
        "gpio12";
     function = "qup10";
    };

    config {
     pins = "gpio9", "gpio10", "gpio11",
        "gpio12";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se10_spi_sleep: qupv3_se10_spi_sleep {
    mux {
     pins = "gpio9", "gpio10", "gpio11",
        "gpio12";
     function = "gpio";
    };

    config {
     pins = "gpio9", "gpio10", "gpio11",
        "gpio12";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se11_i2c_pins: qupv3_se11_i2c_pins {
   qupv3_se11_i2c_active: qupv3_se11_i2c_active {
    mux {
     pins = "gpio94", "gpio95";
     function = "qup11";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se11_i2c_sleep: qupv3_se11_i2c_sleep {
    mux {
     pins = "gpio94", "gpio95";
     function = "gpio";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se11_spi_pins: qupv3_se11_spi_pins {
   qupv3_se11_spi_active: qupv3_se11_spi_active {
    mux {
     pins = "gpio92", "gpio93", "gpio94",
        "gpio95";
     function = "qup11";
    };

    config {
     pins = "gpio92", "gpio93", "gpio94",
        "gpio95";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se11_spi_sleep: qupv3_se11_spi_sleep {
    mux {
     pins = "gpio92", "gpio93", "gpio94",
        "gpio95";
     function = "gpio";
    };

    config {
     pins = "gpio92", "gpio93", "gpio94",
        "gpio95";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se12_i2c_pins: qupv3_se12_i2c_pins {
   qupv3_se12_i2c_active: qupv3_se12_i2c_active {
    mux {
     pins = "gpio83", "gpio84";
     function = "qup12";
    };

    config {
     pins = "gpio83", "gpio84";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se12_i2c_sleep: qupv3_se12_i2c_sleep {
    mux {
     pins = "gpio83", "gpio84";
     function = "gpio";
    };

    config {
     pins = "gpio83", "gpio84";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se12_spi_pins: qupv3_se12_spi_pins {
   qupv3_se12_spi_active: qupv3_se12_spi_active {
    mux {
     pins = "gpio83", "gpio84", "gpio85",
        "gpio86";
     function = "qup12";
    };

    config {
     pins = "gpio83", "gpio84", "gpio85",
        "gpio86";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se12_spi_sleep: qupv3_se12_spi_sleep {
    mux {
     pins = "gpio83", "gpio84", "gpio85",
        "gpio86";
     function = "gpio";
    };

    config {
     pins = "gpio83", "gpio84", "gpio85",
        "gpio86";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se13_i2c_pins: qupv3_se13_i2c_pins {
   qupv3_se13_i2c_active: qupv3_se13_i2c_active {
    mux {
     pins = "gpio43", "gpio44";
     function = "qup13";
    };

    config {
     pins = "gpio43", "gpio44";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se13_i2c_sleep: qupv3_se13_i2c_sleep {
    mux {
     pins = "gpio43", "gpio44";
     function = "gpio";
    };

    config {
     pins = "gpio43", "gpio44";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se13_spi_pins: qupv3_se13_spi_pins {
   qupv3_se13_spi_active: qupv3_se13_spi_active {
    mux {
     pins = "gpio43", "gpio44", "gpio45",
        "gpio46";
     function = "qup13";
    };

    config {
     pins = "gpio43", "gpio44", "gpio45",
        "gpio46";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se13_spi_sleep: qupv3_se13_spi_sleep {
    mux {
     pins = "gpio43", "gpio44", "gpio45",
        "gpio46";
     function = "gpio";
    };

    config {
     pins = "gpio43", "gpio44", "gpio45",
        "gpio46";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };



  qupv3_se14_i2c_pins: qupv3_se14_i2c_pins {
   qupv3_se14_i2c_active: qupv3_se14_i2c_active {
    mux {
     pins = "gpio47", "gpio48";
     function = "qup14";
    };

    config {
     pins = "gpio47", "gpio48";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se14_i2c_sleep: qupv3_se14_i2c_sleep {
    mux {
     pins = "gpio47", "gpio48";
     function = "gpio";
    };

    config {
     pins = "gpio47", "gpio48";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se14_spi_pins: qupv3_se14_spi_pins {
   qupv3_se14_spi_active: qupv3_se14_spi_active {
    mux {
     pins = "gpio47", "gpio48", "gpio49",
        "gpio50";
     function = "qup14";
    };

    config {
     pins = "gpio47", "gpio48", "gpio49",
        "gpio50";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se14_spi_sleep: qupv3_se14_spi_sleep {
    mux {
     pins = "gpio47", "gpio48", "gpio49",
        "gpio50";
     function = "gpio";
    };

    config {
     pins = "gpio47", "gpio48", "gpio49",
        "gpio50";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se15_i2c_pins: qupv3_se15_i2c_pins {
   qupv3_se15_i2c_active: qupv3_se15_i2c_active {
    mux {
     pins = "gpio28";
     function = "qup15";
    };

    config {
     pins = "gpio28";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se15_i2c_sleep: qupv3_se15_i2c_sleep {
    mux {
     pins = "gpio28";
     function = "gpio";
    };

    config {
     pins = "gpio28";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se15_spi_pins: qupv3_se15_spi_pins {
   qupv3_se15_spi_active: qupv3_se15_spi_active {
    mux {
     pins = "gpio28", "gpio29",
        "gpio30";
     function = "qup15";
    };

    config {
     pins = "gpio28", "gpio29",
        "gpio30";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se15_spi_sleep: qupv3_se15_spi_sleep {
    mux {
     pins = "gpio28", "gpio29",
        "gpio30";
     function = "gpio";
    };

    config {
     pins = "gpio28", "gpio29",
        "gpio30";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se16_i2c_pins: qupv3_se16_i2c_pins {
   qupv3_se16_i2c_active: qupv3_se16_i2c_active {
    mux {
     pins = "gpio86", "gpio85";
     function = "qup16";
    };

    config {
     pins = "gpio86", "gpio85";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se16_i2c_sleep: qupv3_se16_i2c_sleep {
    mux {
     pins = "gpio86", "gpio85";
     function = "gpio";
    };

    config {
     pins = "gpio86", "gpio85";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se16_spi_pins: qupv3_se16_spi_pins {
   qupv3_se16_spi_active: qupv3_se16_spi_active {
    mux {
     pins = "gpio83", "gpio84", "gpio85",
        "gpio86";
     function = "qup16";
    };

    config {
     pins = "gpio83", "gpio84", "gpio85",
        "gpio86";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se16_spi_sleep: qupv3_se16_spi_sleep {
    mux {
     pins = "gpio83", "gpio84", "gpio85",
        "gpio86";
     function = "gpio";
    };

    config {
     pins = "gpio83", "gpio84", "gpio85",
        "gpio86";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se17_i2c_pins: qupv3_se17_i2c_pins {
   qupv3_se17_i2c_active: qupv3_se17_i2c_active {
    mux {
     pins = "gpio55", "gpio56";
     function = "qup17";
    };

    config {
     pins = "gpio55", "gpio56";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se17_i2c_sleep: qupv3_se17_i2c_sleep {
    mux {
     pins = "gpio55", "gpio56";
     function = "gpio";
    };

    config {
     pins = "gpio55", "gpio56";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se17_spi_pins: qupv3_se17_spi_pins {
   qupv3_se17_spi_active: qupv3_se17_spi_active {
    mux {
     pins = "gpio55", "gpio56", "gpio57",
        "gpio58";
     function = "qup17";
    };

    config {
     pins = "gpio55", "gpio56", "gpio57",
        "gpio58";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se17_spi_sleep: qupv3_se17_spi_sleep {
    mux {
     pins = "gpio55", "gpio56", "gpio57",
        "gpio58";
     function = "gpio";
    };

    config {
     pins = "gpio55", "gpio56", "gpio57",
        "gpio58";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se18_i2c_pins: qupv3_se18_i2c_pins {
   qupv3_se18_i2c_active: qupv3_se18_i2c_active {
    mux {
     pins = "gpio23", "gpio24";
     function = "qup18";
    };

    config {
     pins = "gpio23", "gpio24";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se18_i2c_sleep: qupv3_se18_i2c_sleep {
    mux {
     pins = "gpio23", "gpio24";
     function = "gpio";
    };

    config {
     pins = "gpio23", "gpio24";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se18_spi_pins: qupv3_se18_spi_pins {
   qupv3_se18_spi_active: qupv3_se18_spi_active {
    mux {
     pins = "gpio23", "gpio24", "gpio25",
        "gpio26";
     function = "qup18";
    };

    config {
     pins = "gpio23", "gpio24", "gpio25",
        "gpio26";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se18_spi_sleep: qupv3_se18_spi_sleep {
    mux {
     pins = "gpio23", "gpio24", "gpio25",
        "gpio26";
     function = "gpio";
    };

    config {
     pins = "gpio23", "gpio24", "gpio25",
        "gpio26";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se19_i2c_pins: qupv3_se19_i2c_pins {
   qupv3_se19_i2c_active: qupv3_se19_i2c_active {
    mux {
     pins = "gpio57", "gpio58";
     function = "qup19";
    };

    config {
     pins = "gpio57", "gpio58";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se19_i2c_sleep: qupv3_se19_i2c_sleep {
    mux {
     pins = "gpio57", "gpio58";
     function = "gpio";
    };

    config {
     pins = "gpio57", "gpio58";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se19_spi_pins: qupv3_se19_spi_pins {
   qupv3_se19_spi_active: qupv3_se19_spi_active {
    mux {
     pins = "gpio55", "gpio56", "gpio57",
        "gpio58";
     function = "qup19";
    };

    config {
     pins = "gpio55", "gpio56", "gpio57",
        "gpio58";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se19_spi_sleep: qupv3_se19_spi_sleep {
    mux {
     pins = "gpio55", "gpio56", "gpio57",
        "gpio58";
     function = "gpio";
    };

    config {
     pins = "gpio55", "gpio56", "gpio57",
        "gpio58";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  aqt_intr {
   aqt_intr_default: aqt_intr_default {
    mux {
     pins = "gpio125";
     function = "gpio";
    };

    config {
     pins = "gpio125";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  wcd9xxx_intr {
   wcd_intr_default: wcd_intr_default {
     mux {
     pins = "gpio123";
     function = "gpio";
    };

    config {
     pins = "gpio123";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  cdc_reset_ctrl {
   cdc_reset_sleep: cdc_reset_sleep {
    mux {
     pins = "gpio143";
     function = "gpio";
    };
    config {
     pins = "gpio143";
     drive-strength = <2>;
     bias-disable;
     output-low;
    };
   };

   cdc_reset_active:cdc_reset_active {
    mux {
     pins = "gpio143";
     function = "gpio";
    };
    config {
     pins = "gpio143";
     drive-strength = <8>;
     bias-pull-down;
     output-high;
    };
   };
  };

  sec_aux_pcm {
   sec_aux_pcm_sleep: sec_aux_pcm_sleep {
    mux {
     pins = "gpio126", "gpio127";
     function = "gpio";
    };

    config {
     pins = "gpio126", "gpio127";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_active: sec_aux_pcm_active {
    mux {
     pins = "gpio126", "gpio127";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio126", "gpio127";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_aux_pcm_din {
   sec_aux_pcm_din_sleep: sec_aux_pcm_din_sleep {
    mux {
     pins = "gpio128";
     function = "gpio";
    };

    config {
     pins = "gpio128";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_din_active: sec_aux_pcm_din_active {
    mux {
     pins = "gpio128";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio128";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_aux_pcm_dout {
   sec_aux_pcm_dout_sleep: sec_aux_pcm_dout_sleep {
    mux {
     pins = "gpio129";
     function = "gpio";
    };

    config {
     pins = "gpio129";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_dout_active: sec_aux_pcm_dout_active {
    mux {
     pins = "gpio129";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio129";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_aux_pcm {
   tert_aux_pcm_sleep: tert_aux_pcm_sleep {
    mux {
     pins = "gpio133", "gpio134";
     function = "gpio";
    };

    config {
     pins = "gpio133", "gpio134";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_aux_pcm_active: tert_aux_pcm_active {
    mux {
     pins = "gpio133", "gpio134";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio133", "gpio134";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  tert_aux_pcm_din {
   tert_aux_pcm_din_sleep: tert_aux_pcm_din_sleep {
    mux {
     pins = "gpio135";
     function = "gpio";
    };

    config {
     pins = "gpio135";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_aux_pcm_din_active: tert_aux_pcm_din_active {
    mux {
     pins = "gpio135";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio135";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_aux_pcm_dout {
   tert_aux_pcm_dout_sleep: tert_aux_pcm_dout_sleep {
    mux {
     pins = "gpio131";
     function = "gpio";
    };

    config {
     pins = "gpio131";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_aux_pcm_dout_active: tert_aux_pcm_dout_active {
    mux {
     pins = "gpio131";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio131";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_aux_pcm {
   quat_aux_pcm_sleep: quat_aux_pcm_sleep {
    mux {
     pins = "gpio137", "gpio138";
     function = "gpio";
    };

    config {
     pins = "gpio137", "gpio138";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_pcm_active: quat_aux_pcm_active {
    mux {
     pins = "gpio137", "gpio138";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio137", "gpio138";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_aux_pcm_din {
   quat_aux_pcm_din_sleep: quat_aux_pcm_din_sleep {
    mux {
     pins = "gpio139";
     function = "gpio";
    };

    config {
     pins = "gpio139";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_pcm_din_active: quat_aux_pcm_din_active {
    mux {
     pins = "gpio139";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio139";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_aux_pcm_dout {
   quat_aux_pcm_dout_sleep: quat_aux_pcm_dout_sleep {
    mux {
     pins = "gpio140";
     function = "gpio";
    };

    config {
     pins = "gpio140";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_pcm_dout_active: quat_aux_pcm_dout_active {
    mux {
     pins = "gpio140";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio140";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_aux_pcm_clk {
   pri_aux_pcm_clk_sleep: pri_aux_pcm_clk_sleep {
    mux {
     pins = "gpio144";
     function = "gpio";
    };

    config {
     pins = "gpio144";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_clk_active: pri_aux_pcm_clk_active {
    mux {
     pins = "gpio144";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio144";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_aux_pcm_sync {
   pri_aux_pcm_sync_sleep: pri_aux_pcm_sync_sleep {
    mux {
     pins = "gpio145";
     function = "gpio";
    };

    config {
     pins = "gpio145";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_sync_active: pri_aux_pcm_sync_active {
    mux {
     pins = "gpio145";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio145";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_aux_pcm_din {
   pri_aux_pcm_din_sleep: pri_aux_pcm_din_sleep {
    mux {
     pins = "gpio146";
     function = "gpio";
    };

    config {
     pins = "gpio146";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_din_active: pri_aux_pcm_din_active {
    mux {
     pins = "gpio146";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio146";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_aux_pcm_dout {
   pri_aux_pcm_dout_sleep: pri_aux_pcm_dout_sleep {
    mux {
     pins = "gpio147";
     function = "gpio";
    };

    config {
     pins = "gpio147";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_dout_active: pri_aux_pcm_dout_active {
    mux {
     pins = "gpio147";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio147";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quin_aux_pcm {
   quin_aux_pcm_sleep: quin_aux_pcm_sleep {
    mux {
     pins = "gpio149", "gpio151";
     function = "gpio";
    };

    config {
     pins = "gpio149", "gpio151";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quin_aux_pcm_active: quin_aux_pcm_active {
    mux {
     pins = "gpio149", "gpio151";
     function = "spkr_i2s";
    };

    config {
     pins = "gpio149", "gpio151";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quin_aux_pcm_din {
   quin_aux_pcm_din_sleep: quin_aux_pcm_din_sleep {
    mux {
     pins = "gpio150";
     function = "gpio";
    };

    config {
     pins = "gpio150";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quin_aux_pcm_din_active: quin_aux_pcm_din_active {
    mux {
     pins = "gpio150";
     function = "spkr_i2s";
    };

    config {
     pins = "gpio150";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quin_aux_pcm_dout {
   quin_aux_pcm_dout_sleep: quin_aux_pcm_dout_sleep {
    mux {
     pins = "gpio152";
     function = "gpio";
    };

    config {
     pins = "gpio152";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quin_aux_pcm_dout_active: quin_aux_pcm_dout_active {
    mux {
     pins = "gpio152";
     function = "spkr_i2s";
    };

    config {
     pins = "gpio152";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_tdm {
   sec_tdm_sleep: sec_tdm_sleep {
    mux {
     pins = "gpio126", "gpio127";
     function = "gpio";
    };

    config {
     pins = "gpio126", "gpio127";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_tdm_active: sec_tdm_active {
    mux {
     pins = "gpio126", "gpio127";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio126", "gpio127";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_tdm_din {
   sec_tdm_din_sleep: sec_tdm_din_sleep {
    mux {
     pins = "gpio128";
     function = "gpio";
    };

    config {
     pins = "gpio128";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_tdm_din_active: sec_tdm_din_active {
    mux {
     pins = "gpio128";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio128";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_tdm_dout {
   sec_tdm_dout_sleep: sec_tdm_dout_sleep {
    mux {
     pins = "gpio129";
     function = "gpio";
    };

    config {
     pins = "gpio129";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_tdm_dout_active: sec_tdm_dout_active {
    mux {
     pins = "gpio129";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio129";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_tdm {
   tert_tdm_sleep: tert_tdm_sleep {
    mux {
     pins = "gpio133", "gpio134";
     function = "gpio";
    };

    config {
     pins = "gpio133", "gpio134";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_tdm_active: tert_tdm_active {
    mux {
     pins = "gpio133", "gpio134";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio133", "gpio134";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  tert_tdm_din {
   tert_tdm_din_sleep: tert_tdm_din_sleep {
    mux {
     pins = "gpio135";
     function = "gpio";
    };

    config {
     pins = "gpio135";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_tdm_din_active: tert_tdm_din_active {
    mux {
     pins = "gpio135";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio135";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_tdm_dout {
   tert_tdm_dout_sleep: tert_tdm_dout_sleep {
    mux {
     pins = "gpio131";
     function = "gpio";
    };

    config {
     pins = "gpio131";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_tdm_dout_active: tert_tdm_dout_active {
    mux {
     pins = "gpio131";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio131";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_tdm {
   quat_tdm_sleep: quat_tdm_sleep {
    mux {
     pins = "gpio137", "gpio138";
     function = "gpio";
    };

    config {
     pins = "gpio137", "gpio138";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_tdm_active: quat_tdm_active {
    mux {
     pins = "gpio137", "gpio138";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio137", "gpio138";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_tdm_din {
   quat_tdm_din_sleep: quat_tdm_din_sleep {
    mux {
     pins = "gpio139";
     function = "gpio";
    };

    config {
     pins = "gpio139";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_tdm_din_active: quat_tdm_din_active {
    mux {
     pins = "gpio139";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio139";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_tdm_dout {
   quat_tdm_dout_sleep: quat_tdm_dout_sleep {
    mux {
     pins = "gpio140";
     function = "gpio";
    };

    config {
     pins = "gpio140";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_tdm_dout_active: quat_tdm_dout_active {
    mux {
     pins = "gpio140";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio140";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_tdm_clk {
   pri_tdm_clk_sleep: pri_tdm_clk_sleep {
    mux {
     pins = "gpio144";
     function = "gpio";
    };

    config {
     pins = "gpio144";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_tdm_clk_active: pri_tdm_clk_active {
    mux {
     pins = "gpio144";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio144";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_tdm_sync {
   pri_tdm_sync_sleep: pri_tdm_sync_sleep {
    mux {
     pins = "gpio145";
     function = "gpio";
    };

    config {
     pins = "gpio145";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_tdm_sync_active: pri_tdm_sync_active {
    mux {
     pins = "gpio145";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio145";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_tdm_din {
   pri_tdm_din_sleep: pri_tdm_din_sleep {
    mux {
     pins = "gpio146";
     function = "gpio";
    };

    config {
     pins = "gpio146";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_tdm_din_active: pri_tdm_din_active {
    mux {
     pins = "gpio146";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio146";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_tdm_dout {
   pri_tdm_dout_sleep: pri_tdm_dout_sleep {
    mux {
     pins = "gpio147";
     function = "gpio";
    };

    config {
     pins = "gpio147";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_tdm_dout_active: pri_tdm_dout_active {
    mux {
     pins = "gpio147";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio147";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quin_tdm {
   quin_tdm_sleep: quin_tdm_sleep {
    mux {
     pins = "gpio149", "gpio151";
     function = "gpio";
    };

    config {
     pins = "gpio149", "gpio151";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quin_tdm_active: quin_tdm_active {
    mux {
     pins = "gpio149", "gpio151";
     function = "spkr_i2s";
    };

    config {
     pins = "gpio149", "gpio151";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quin_tdm_din {
   quin_tdm_din_sleep: quin_tdm_din_sleep {
    mux {
     pins = "gpio150";
     function = "gpio";
    };

    config {
     pins = "gpio150";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quin_tdm_din_active: quin_tdm_din_active {
    mux {
     pins = "gpio150";
     function = "spkr_i2s";
    };

    config {
     pins = "gpio150";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quin_tdm_dout {
   quin_tdm_dout_sleep: quin_tdm_dout_sleep {
    mux {
     pins = "gpio152";
     function = "gpio";
    };

    config {
     pins = "gpio152";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quin_tdm_dout_active: quin_tdm_dout_active {
    mux {
     pins = "gpio152";
     function = "spkr_i2s";
    };

    config {
     pins = "gpio152";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s_mclk {
   sec_mi2s_mclk_sleep: sec_mi2s_mclk_sleep {
    mux {
     pins = "gpio130";
     function = "gpio";
    };

    config {
     pins = "gpio130";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_mclk_active: sec_mi2s_mclk_active {
    mux {
     pins = "gpio130";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio130";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s {
   sec_mi2s_sleep: sec_mi2s_sleep {
    mux {
     pins = "gpio126", "gpio127";
     function = "gpio";
    };

    config {
     pins = "gpio126", "gpio127";
     drive-strength = <2>;
     bias-disable;
     input-enable;
    };
   };

   sec_mi2s_active: sec_mi2s_active {
    mux {
     pins = "gpio126", "gpio127";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio126", "gpio127";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s_sd0 {
   sec_mi2s_sd0_sleep: sec_mi2s_sd0_sleep {
    mux {
     pins = "gpio128";
     function = "gpio";
    };

    config {
     pins = "gpio128";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_sd0_active: sec_mi2s_sd0_active {
    mux {
     pins = "gpio128";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio128";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s_sd1 {
   sec_mi2s_sd1_sleep: sec_mi2s_sd1_sleep {
    mux {
     pins = "gpio129";
     function = "gpio";
    };

    config {
     pins = "gpio129";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_sd1_active: sec_mi2s_sd1_active {
    mux {
     pins = "gpio129";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio129";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s_mclk {
   tert_mi2s_mclk_sleep: tert_mi2s_mclk_sleep {
    mux {
     pins = "gpio132";
     function = "gpio";
    };

    config {
     pins = "gpio132";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_mclk_active: tert_mi2s_mclk_active {
    mux {
     pins = "gpio132";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio132";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s {
   tert_mi2s_sleep: tert_mi2s_sleep {
    mux {
     pins = "gpio133", "gpio134";
     function = "gpio";
    };

    config {
     pins = "gpio133", "gpio134";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_active: tert_mi2s_active {
    mux {
     pins = "gpio133", "gpio134";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio133", "gpio134";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  tert_mi2s_sd0 {
   tert_mi2s_sd0_sleep: tert_mi2s_sd0_sleep {
    mux {
     pins = "gpio135";
     function = "gpio";
    };

    config {
     pins = "gpio135";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_sd0_active: tert_mi2s_sd0_active {
    mux {
     pins = "gpio135";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio135";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s_sd1 {
   tert_mi2s_sd1_sleep: tert_mi2s_sd1_sleep {
    mux {
     pins = "gpio131";
     function = "gpio";
    };

    config {
     pins = "gpio131";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_sd1_active: tert_mi2s_sd1_active {
    mux {
     pins = "gpio131";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio131";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_mi2s_mclk {
   quat_mi2s_mclk_sleep: quat_mi2s_mclk_sleep {
    mux {
     pins = "gpio136";
     function = "gpio";
    };

    config {
     pins = "gpio136";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_mclk_active: quat_mi2s_mclk_active {
    mux {
     pins = "gpio136";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio136";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_mi2s {
   quat_mi2s_sleep: quat_mi2s_sleep {
    mux {
     pins = "gpio137", "gpio138";
     function = "gpio";
    };

    config {
     pins = "gpio137", "gpio138";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_active: quat_mi2s_active {
    mux {
     pins = "gpio137", "gpio138";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio137", "gpio138";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_mi2s_sd0 {
   quat_mi2s_sd0_sleep: quat_mi2s_sd0_sleep {
    mux {
     pins = "gpio139";
     function = "gpio";
    };

    config {
     pins = "gpio139";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd0_active: quat_mi2s_sd0_active {
    mux {
     pins = "gpio139";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio139";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_mi2s_sd1 {
   quat_mi2s_sd1_sleep: quat_mi2s_sd1_sleep {
    mux {
     pins = "gpio140";
     function = "gpio";
    };

    config {
     pins = "gpio140";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd1_active: quat_mi2s_sd1_active {
    mux {
     pins = "gpio140";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio140";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_mi2s_sd2 {
   quat_mi2s_sd2_sleep: quat_mi2s_sd2_sleep {
    mux {
     pins = "gpio141";
     function = "gpio";
    };

    config {
     pins = "gpio141";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd2_active: quat_mi2s_sd2_active {
    mux {
     pins = "gpio141";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio141";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_mi2s_sd3 {
   quat_mi2s_sd3_sleep: quat_mi2s_sd3_sleep {
    mux {
     pins = "gpio142";
     function = "gpio";
    };

    config {
     pins = "gpio142";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd3_active: quat_mi2s_sd3_active {
    mux {
     pins = "gpio142";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio142";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_mi2s_mclk {
   pri_mi2s_mclk_sleep: pri_mi2s_mclk_sleep {
    mux {
     pins = "gpio143";
     function = "gpio";
    };

    config {
     pins = "gpio143";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_mclk_active: pri_mi2s_mclk_active {
    mux {
     pins = "gpio143";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio143";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_sck {
   pri_mi2s_sck_sleep: pri_mi2s_sck_sleep {
    mux {
     pins = "gpio144";
     function = "gpio";
    };

    config {
     pins = "gpio144";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sck_active: pri_mi2s_sck_active {
    mux {
     pins = "gpio144";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio144";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_ws {
   pri_mi2s_ws_sleep: pri_mi2s_ws_sleep {
    mux {
     pins = "gpio145";
     function = "gpio";
    };

    config {
     pins = "gpio145";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_ws_active: pri_mi2s_ws_active {
    mux {
     pins = "gpio145";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio145";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_sd0 {
   pri_mi2s_sd0_sleep: pri_mi2s_sd0_sleep {
    mux {
     pins = "gpio146";
     function = "gpio";
    };

    config {
     pins = "gpio146";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sd0_active: pri_mi2s_sd0_active {
    mux {
     pins = "gpio146";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio146";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_mi2s_sd1 {
   pri_mi2s_sd1_sleep: pri_mi2s_sd1_sleep {
    mux {
     pins = "gpio147";
     function = "gpio";
    };

    config {
     pins = "gpio147";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sd1_active: pri_mi2s_sd1_active {
    mux {
     pins = "gpio147";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio147";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quin_mi2s_mclk {
   quin_mi2s_mclk_sleep: quin_mi2s_mclk_sleep {
    mux {
     pins = "gpio148";
     function = "gpio";
    };

    config {
     pins = "gpio148";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   quin_mi2s_mclk_active: quin_mi2s_mclk_active {
    mux {
     pins = "gpio148";
     function = "spkr_i2s";
    };

    config {
     pins = "gpio148";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quin_mi2s {
   quin_mi2s_sleep: quin_mi2s_sleep {
    mux {
     pins = "gpio149", "gpio151";
     function = "gpio";
    };

    config {
     pins = "gpio149", "gpio151";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quin_mi2s_active: quin_mi2s_active {
    mux {
     pins = "gpio149", "gpio151";
     function = "spkr_i2s";
    };

    config {
     pins = "gpio149", "gpio151";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quin_mi2s_sd0 {
   quin_mi2s_sd0_sleep: quin_mi2s_sd0_sleep {
    mux {
     pins = "gpio150";
     function = "gpio";
    };

    config {
     pins = "gpio150";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quin_mi2s_sd0_active: quin_mi2s_sd0_active {
    mux {
     pins = "gpio150";
     function = "spkr_i2s";
    };

    config {
     pins = "gpio150";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quin_mi2s_sd1 {
   quin_mi2s_sd1_sleep: quin_mi2s_sd1_sleep {
    mux {
     pins = "gpio152";
     function = "gpio";
    };

    config {
     pins = "gpio152";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quin_mi2s_sd1_active: quin_mi2s_sd1_active {
    mux {
     pins = "gpio152";
     function = "spkr_i2s";
    };

    config {
     pins = "gpio152";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pmx_sde: pmx_sde {
   sde_dsi_active: sde_dsi_active {
    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <8>;
     bias-disable = <0>;
    };
   };
   sde_dsi_suspend: sde_dsi_suspend {
    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   sde_dsi1_active: sde_dsi1_active {
    mux {
     pins = "gpio130";
     function = "gpio";
    };

    config {
     pins = "gpio130";
     drive-strength = <8>;
     bias-disable = <0>;
    };
   };
   sde_dsi1_suspend: sde_dsi1_suspend {
    mux {
     pins = "gpio130";
     function = "gpio";
    };

    config {
     pins = "gpio130";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_sde_te {
   sde_te_active: sde_te_active {
    mux {
     pins = "gpio8";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio8";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   sde_te_suspend: sde_te_suspend {
    mux {
     pins = "gpio8";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio8";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   sde_te1_active: sde_te1_active {
    mux {
     pins = "gpio9";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio9";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   sde_te1_suspend: sde_te1_suspend {
    mux {
     pins = "gpio9";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio9";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  sde_dp_usbplug_cc_active: sde_dp_usbplug_cc_active {
    mux {
     pins = "gpio38";
     function = "gpio";
    };

    config {
     pins = "gpio38";
     bias-disable;
     drive-strength = <16>;
    };
  };

  sde_dp_usbplug_cc_suspend: sde_dp_usbplug_cc_suspend {
    mux {
     pins = "gpio38";
     function = "gpio";
    };

    config {
     pins = "gpio38";
     bias-pull-down;
     drive-strength = <2>;
    };
  };

  ap2mdm {
   ap2mdm_active: ap2mdm_active {
    mux {




     pins = "gpio135", "gpio141";
     function = "gpio";
    };

    config {
     pins = "gpio135", "gpio141";
     drive-strength = <16>;
     bias-disable;
    };
   };
   ap2mdm_sleep: ap2mdm_sleep {
    mux {




     pins = "gpio135", "gpio141";
     function = "gpio";
    };

    config {
     pins = "gpio135", "gpio141";
     drive-strength = <8>;
     bias-disable;
    };

   };
  };

  mdm2ap {
   mdm2ap_active: mdm2ap_active {
    mux {




     pins = "gpio142", "gpio53";
     function = "gpio";
    };

    config {
     pins = "gpio142", "gpio53";
     drive-strength = <8>;
     bias-disable;
    };
   };
   mdm2ap_sleep: mdm2ap_sleep {
    mux {




     pins = "gpio142", "gpio53";
     function = "gpio";
    };

    config {
     pins = "gpio142", "gpio53";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  fsa_usbc_ana_en_n@100 {
   fsa_usbc_ana_en: fsa_usbc_ana_en {
    mux {
     pins = "gpio100";
     function = "gpio";
    };

    config {
     pins = "gpio100";
     drive-strength = <2>;
     bias-disable;
     output-low;
    };
   };
  };

  cam_sensor_mclk0_active: cam_sensor_mclk0_active {

   mux {
    pins = "gpio13";
    function = "cam_mclk";
   };

   config {
    pins = "gpio13";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_suspend: cam_sensor_mclk0_suspend {

   mux {
    pins = "gpio13";
    function = "cam_mclk";
   };

   config {
    pins = "gpio13";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_active: cam_sensor_mclk1_active {

   mux {
    pins = "gpio14";
    function = "cam_mclk";
   };

   config {
    pins = "gpio14";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_suspend: cam_sensor_mclk1_suspend {

   mux {
    pins = "gpio14";
    function = "cam_mclk";
   };

   config {
    pins = "gpio14";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_active: cam_sensor_mclk2_active {

   mux {
    pins = "gpio15";
    function = "cam_mclk";
   };

   config {
    pins = "gpio15";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_suspend: cam_sensor_mclk2_suspend {

   mux {
    pins = "gpio15";
    function = "cam_mclk";
   };

   config {
    pins = "gpio15";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk3_active: cam_sensor_mclk3_active {

   mux {
    pins = "gpio16";
    function = "cam_mclk";
   };

   config {
    pins = "gpio16";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk3_suspend: cam_sensor_mclk3_suspend {

   mux {
    pins = "gpio16";
    function = "cam_mclk";
   };

   config {
    pins = "gpio16";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_eldo2_default: cam_sensor_eldo2_default {

   mux {
    pins = "gpio11";
    function = "gpio";
   };

   config {
    pins = "gpio11";
    bias-disable;
    drive-strength = <2>;
   };
  };
  camera_vaf_en_default: camera_vaf_en_default {

   mux {
    pins = "gpio29";
    function = "gpio";
   };

   config {
    pins = "gpio29";
    bias-disable;
    drive-strength = <2>;
   };
  };

  camera_vdig_en_default: camera_vdig_en_default {

   mux {
    pins = "gpio33";
    function = "gpio";
   };

   config {
    pins = "gpio33";
    bias-disable;
    drive-strength = <2>;
   };
  };

  camera_vana_en_default: camera_vana_en_default {

    mux {
    pins = "gpio11";
    function = "gpio";
   };

   config {
    pins = "gpio11";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_active_rear: cam_sensor_active_rear {

   mux {
    pins = "gpio28";
    function = "gpio";
   };

   config {
    pins = "gpio28";
    bias-disable;
    drive-strength = <2>;
   };
  };
  cam_sensor_vcm_rear: cam_sensor_vcm_rear {

   mux {
    pins = "gpio166";
    function = "gpio";
   };

   config {
    pins = "gpio166";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_rear: cam_sensor_suspend_rear {

   mux {
    pins = "gpio28";
    function = "gpio";
   };

   config {
    pins = "gpio28";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_rear_aux: cam_sensor_active_rear_aux {

   mux {
    pins = "gpio30";
    function = "gpio";
   };

   config {
    pins = "gpio30";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_rear_aux: cam_sensor_suspend_rear_aux {

   mux {
    pins = "gpio30";
    function = "gpio";
   };

   config {
    pins = "gpio30";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_front: cam_sensor_active_front {

   mux {
    pins = "gpio12";
    function = "gpio";
   };

   config {
    pins = "gpio12";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_front: cam_sensor_suspend_front {

   mux {
    pins = "gpio12";
    function = "gpio";
   };

   config {
    pins = "gpio12";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_iris: cam_sensor_active_iris {

   mux {
    pins = "gpio23", "gpio26";
    function = "gpio";
   };

   config {
    pins = "gpio23", "gpio26";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_iris: cam_sensor_suspend_iris {

   mux {
    pins = "gpio23", "gpio26";
    function = "gpio";
   };

   config {
    pins = "gpio23", "gpio26";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_triple_rear: cam_sensor_active_triple_rear {
   mux {
    pins = "gpio30", "gpio157", "gpio158";
    function = "gpio";
   };

   config {
    pins = "gpio30", "gpio157", "gpio158";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_triple_rear: cam_sensor_suspend_triple_rear {
   mux {
    pins = "gpio30", "gpio157", "gpio158";
    function = "gpio";
   };

   config {
    pins = "gpio30", "gpio157", "gpio158";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_triple_rear_aux:
   cam_sensor_active_triple_rear_aux {
   mux {
    pins = "gpio23", "gpio159", "gpio160";
    function = "gpio";
   };

   config {
    pins = "gpio23", "gpio159", "gpio160";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_triple_rear_aux:
   cam_sensor_suspend_triple_rear_aux {
   mux {
    pins = "gpio23", "gpio159", "gpio160";
    function = "gpio";
   };

   config {
    pins = "gpio23", "gpio159", "gpio160";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_triple_rear_aux2:
   cam_sensor_active_triple_rear_aux2 {
   mux {
    pins = "gpio28", "gpio24", "gpio25";
    function = "gpio";
   };

   config {
    pins = "gpio28", "gpio24", "gpio25";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_triple_rear_aux2:
   cam_sensor_suspend_triple_rear_aux2 {
   mux {
    pins = "gpio28", "gpio24", "gpio25";
    function = "gpio";
   };

   config {
    pins = "gpio28", "gpio24", "gpio25";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cci0_active: cci0_active {
   mux {

    pins = "gpio17","gpio18";
    function = "cci_i2c";
   };

   config {
    pins = "gpio17","gpio18";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci0_suspend: cci0_suspend {
   mux {

    pins = "gpio17","gpio18";
    function = "cci_i2c";
   };

   config {
    pins = "gpio17","gpio18";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci1_active: cci1_active {
   mux {

    pins = "gpio19","gpio20";
    function = "cci_i2c";
   };

   config {
    pins = "gpio19","gpio20";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci1_suspend: cci1_suspend {
   mux {

    pins = "gpio19","gpio20";
    function = "cci_i2c";
   };

   config {
    pins = "gpio19","gpio20";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci2_active: cci2_active {
   mux {

    pins = "gpio31","gpio32";
    function = "cci_i2c";
   };

   config {
    pins = "gpio31","gpio32";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci2_suspend: cci2_suspend {
   mux {

    pins = "gpio31","gpio32";
    function = "cci_i2c";
   };

   config {
    pins = "gpio31","gpio32";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci3_active: cci3_active {
   mux {

    pins = "gpio34";
    function = "cci_i2c";
   };

   config {
    pins = "gpio34";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci3_suspend: cci3_suspend {
   mux {

    pins = "gpio34";
    function = "cci_i2c";
   };

   config {
    pins = "gpio34";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  tsif0_signals_active: tsif0_signals_active {
   tsif1_clk {
    pins = "gpio88";
    function = "tsif1_clk";
   };
   tsif1_en {
    pins = "gpio89";
    function = "tsif1_en";
   };
   tsif1_data {
    pins = "gpio90";
    function = "tsif1_data";
   };
   signals_cfg {
    pins = "gpio88", "gpio89", "gpio90";
    drive_strength = <2>;
    bias-pull-down;
   };
  };


  tsif0_sync_active: tsif0_sync_active {
   tsif1_sync {
    pins = "gpio91";
    function = "tsif1_sync";
    drive_strength = <2>;
    bias-pull-down;
   };
  };

  tsif1_signals_active: tsif1_signals_active {
   tsif2_clk {
    pins = "gpio92";
    function = "tsif2_clk";
   };
   tsif2_en {
    pins = "gpio93";
    function = "tsif2_en";
   };
   tsif2_data {
    pins = "gpio94";
    function = "tsif2_data";
   };
   signals_cfg {
    pins = "gpio92", "gpio93", "gpio94";
    drive_strength = <2>;
    bias-pull-down;
   };
  };


  tsif1_sync_active: tsif1_sync_active {
   tsif2_sync {
    pins = "gpio95";
    function = "tsif2_sync";
    drive_strength = <2>;
    bias-pull-down;
   };
  };

  trigout_a: trigout_a {
   mux {
    pins = "gpio49";
    function = "qdss_cti";
   };
   config {
    pins = "gpio49";
    drive-strength = <2>;
    bias-disable;
   };
  };

  usb2_id_det_default: usb2_id_det_default {
   config {
    pins = "gpio101";
    function = "gpio";
    input-enable;
    bias-pull-up;
   };
  };

  emac {
   emac_mdc: emac_mdc {
    mux {
     pins = "gpio7";
     function = "rgmii_mdc";
    };

    config {
     pins = "gpio7";
     bias-pull-up;
    };
   };
   emac_mdio: emac_mdio {
    mux {
     pins = "gpio59";
     function = "rgmii_mdio";
    };

    config {
     pins = "gpio59";
     bias-pull-up;
    };
   };

   emac_rgmii_txd0: emac_rgmii_txd0 {
    mux {
     pins = "gpio122";
     function = "rgmii_txd0";
    };

    config {
     pins = "gpio122";
     bias-pull-up;
     drive-strength = <16>;
    };
   };

   emac_rgmii_txd1: emac_rgmii_txd1 {
    mux {
     pins = "gpio4";
     function = "rgmii_txd1";
    };

    config {
     pins = "gpio4";
     bias-pull-up;
     drive-strength = <16>;
    };
   };

   emac_rgmii_txd2: emac_rgmii_txd2 {
    mux {
     pins = "gpio5";
     function = "rgmii_txd2";
    };

    config {
     pins = "gpio5";
     bias-pull-up;
     drive-strength = <16>;
    };
   };
   emac_rgmii_txd3: emac_rgmii_txd3 {
    mux {
     pins = "gpio6";
     function = "rgmii_txd3";
    };

    config {
     pins = "gpio6";
     bias-pull-up;
     drive-strength = <16>;
    };
   };
   emac_rgmii_txc: emac_rgmii_txc {
    mux {
     pins = "gpio114";
     function = "rgmii_txc";
    };

    config {
     pins = "gpio114";
     bias-pull-up;
     drive-strength = <16>;
    };
   };
   emac_rgmii_tx_ctl: emac_rgmii_tx_ctl {
    mux {
     pins = "gpio121";
     function = "rgmii_tx";
    };

    config {
     pins = "gpio121";
     bias-pull-up;
     drive-strength = <16>;
    };
   };


   emac_rgmii_rxd0: emac_rgmii_rxd0 {
    mux {
     pins = "gpio117";
     function = "rgmii_rxd0";
    };

    config {
     pins = "gpio117";
     bias-disable;
     drive-strength = <2>;
    };
   };

   emac_rgmii_rxd1: emac_rgmii_rxd1 {
    mux {
     pins = "gpio118";
     function = "rgmii_rxd1";
    };

    config {
     pins = "gpio118";
     bias-disable;
     drive-strength = <2>;
    };
   };

   emac_rgmii_rxd2: emac_rgmii_rxd2 {
    mux {
     pins = "gpio119";
     function = "rgmii_rxd2";
    };

    config {
     pins = "gpio119";
     bias-disable;
     drive-strength = <2>;
    };
   };
   emac_rgmii_rxd3: emac_rgmii_rxd3 {
    mux {
     pins = "gpio120";
     function = "rgmii_rxd3";
    };

    config {
     pins = "gpio120";
     bias-disable;
     drive-strength = <2>;
    };
   };
   emac_rgmii_rxc: emac_rgmii_rxc {
    mux {
     pins = "gpio115";
     function = "rgmii_rxc";
    };

    config {
     pins = "gpio115";
     bias-disable;
     drive-strength = <2>;
    };
   };
   emac_rgmii_rx_ctl: emac_rgmii_rx_ctl {
    mux {
     pins = "gpio116";
     function = "rgmii_rx";
    };

    config {
     pins = "gpio116";
     bias-disable;
     drive-strength = <2>;
    };
   };
   emac_phy_intr: emac_phy_intr {
    mux {
     pins = "gpio124";
     function = "emac_phy";
    };
    config {
     pins = "gpio124";
     bias-disable;
     drive-strength = <8>;
    };
   };
   emac_phy_reset_state: emac_phy_reset_state {
    mux {
     pins = "gpio79";
     function = "gpio";
    };
    config {
     pins = "gpio79";
     bias-pull-up;
     drive-strength = <16>;
    };
   };
   emac_pin_pps_0: emac_pin_pps_0 {
    mux {
     pins = "gpio81";
     function = "emac_pps";
    };

    config {
     pins = "gpio81";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  bt_en_active: bt_en_active {
   mux {
    pins = "gpio172";
    function = "gpio";
   };

   config {
    pins = "gpio172";
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  conn_power_1p8_active: conn_power_1p8_active {
   mux {
    pins = "gpio173";
    function = "gpio";
   };

   config {
    pins = "gpio173";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  conn_power_pa_active: conn_power_pa_active {
   mux {
    pins = "gpio174";
    function = "gpio";
   };

   config {
    pins = "gpio174";
    drive-strength = <2>;
    bias-pull-up;
   };
  };
 };
};
# 4142 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sm8150-slpi-pinctrl.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sm8150-slpi-pinctrl.dtsi"
&soc {
 slpi_tlmm: slpi_pinctrl@02B40000 {
  compatible = "qcom,slpi-pinctrl";
  reg = <0x2B40000 0x20000>;
  qcom,num-pins = <14>;
  status = "disabled";

  qupv3_se20_i2c_pins: qupv3_se20_i2c_pins {
   qupv3_se20_i2c_active: qupv3_se20_i2c_active {
    mux {
     pins = "gpio0", "gpio1";
     function = "func1";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se20_i2c_sleep: qupv3_se20_i2c_sleep {
    mux {
     pins = "gpio0", "gpio1";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se21_i2c_pins: qupv3_se21_i2c_pins {
   qupv3_se21_i2c_active: qupv3_se21_i2c_active {
    mux {
     pins = "gpi2", "gpio3";
     function = "func1";
    };

    config {
     pins = "gpio2", "gpio3";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se21_i2c_sleep: qupv3_se21_i2c_sleep {
    mux {
     pins = "gpio2", "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio2", "gpio3";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se22_i2c_pins: qupv3_se22_i2c_pins {
   qupv3_se22_i2c_active: qupv3_se22_i2c_active {
    mux {
     pins = "gpio6", "gpio7";
     function = "func1";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se22_i2c_sleep: qupv3_se22_i2c_sleep {
    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se23_i2c_pins: qupv3_se23_i2c_pins {
   qupv3_se23_i2c_active: qupv3_se23_i2c_active {
    mux {
     pins = "gpio8", "gpio9";
     function = "func3";
    };

    config {
     pins = "gpio8", "gpio9";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se23_i2c_sleep: qupv3_se23_i2c_sleep {
    mux {
     pins = "gpio8", "gpio9";
     function = "gpio";
    };

    config {
     pins = "gpio8", "gpio9";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };


  qupv3_se21_spi_pins: qupv3_se21_spi_pins {
   qupv3_se21_spi_active: qupv3_se21_spi_active {
    mux {
     pins = "gpio2", "gpio3", "gpio4",
        "gpio5";
     function = "func1";
    };

    config {
     pins = "gpio2", "gpio3", "gpio4",
        "gpio5";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se21_spi_sleep: qupv3_se21_spi_sleep {
    mux {
     pins = "gpio2", "gpio3", "gpio4",
        "gpio5";
     function = "gpio";
    };

    config {
     pins = "gpio2", "gpio3", "gpio4",
        "gpio5";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se22_spi_pins: qupv3_se22_spi_pins {
   qupv3_se22_spi_active: qupv3_se22_spi_active {
    mux {
     pins = "gpio6", "gpio7", "gpio8",
        "gpio9";
     function = "func1";
    };

    config {
     pins = "gpio6", "gpio7", "gpio8",
        "gpio9";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se22_spi_sleep: qupv3_se22_spi_sleep {
    mux {
     pins = "gpio6", "gpio7", "gpio8",
        "gpio9";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7", "gpio8",
        "gpio9";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };
 };
};
# 4143 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sm8150-regulator.dtsi" 1
# 16 "../arch/arm64/boot/dts/qcom/sm8150-regulator.dtsi"
&soc {






 S4A: pm8150_s4: regulator-pm8150-s4 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8150_s4";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };
};

&soc {



 rpmh-regulator-msslvl {
  compatible = "qcom,rpmh-arc-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "mss.lvl";
  S1A_LEVEL: pm8150_s1_level: regulator-pm8150-s1-level {
   regulator-name = "pm8150_s1_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <(16 + 1)>;
   regulator-max-microvolt
    = <(65535 + 1)>;
   qcom,init-voltage-level
    = <(16 + 1)>;
  };
 };

 rpmh-regulator-smpa2 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "smpa2";
  S2A: pm8150_s2: regulator-pm8150-s2 {
   regulator-name = "pm8150_s2";
   qcom,set = <3>;
   regulator-min-microvolt = <600000>;
   regulator-max-microvolt = <600000>;
   qcom,init-voltage = <600000>;
  };
 };


 rpmh-regulator-ebilvl {
  compatible = "qcom,rpmh-arc-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ebi.lvl";
  S3A_LEVEL: pm8150_s3_level: regulator-pm8150-s3-level {
   regulator-name = "pm8150_s3_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <(16 + 1)>;
   regulator-max-microvolt
    = <(65535 + 1)>;
   qcom,init-voltage-level
    = <(16 + 1)>;
  };

  ebi_cdev: regulator-cdev {
   compatible = "qcom,rpmh-reg-cdev";
   mboxes = <&qmp_aop 0>;
   qcom,reg-resource-name = "ebi";
   #cooling-cells = <2>;
  };
 };

 rpmh-regulator-smpa5 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "smpa5";
  S5A: pm8150_s5: regulator-pm8150-s5 {
   regulator-name = "pm8150_s5";
   qcom,set = <3>;
   regulator-min-microvolt = <1904000>;
   regulator-max-microvolt = <2040000>;
   qcom,init-voltage = <1904000>;
  };
 };

 rpmh-regulator-smpa6 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "smpa6";
  S6A: pm8150_s6: regulator-pm8150-s6 {
   regulator-name = "pm8150_s6";
   qcom,set = <3>;
   regulator-min-microvolt = <920000>;
   regulator-max-microvolt = <1128000>;
   qcom,init-voltage = <920000>;
  };
 };

 rpmh-regulator-ldoa1 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa1";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L1A: pm8150_l1: regulator-pm8150-l1 {
   regulator-name = "pm8150_l1";
   qcom,set = <3>;
   regulator-min-microvolt = <752000>;
   regulator-max-microvolt = <752000>;
   qcom,init-voltage = <752000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa2 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa2";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L2A: pm8150_l2: regulator-pm8150-l2 {
   regulator-name = "pm8150_l2";
   qcom,set = <3>;
   regulator-min-microvolt = <3072000>;
   regulator-max-microvolt = <3072000>;
   qcom,init-voltage = <3072000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa3 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa3";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L3A: pm8150_l3: regulator-pm8150-l3 {
   regulator-name = "pm8150_l3";
   qcom,set = <3>;
   regulator-min-microvolt = <480000>;
   regulator-max-microvolt = <932000>;
   qcom,init-voltage = <480000>;
   qcom,init-mode = <2>;
  };
 };


 rpmh-regulator-lmxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "lmx.lvl";
  L4A_LEVEL: pm8150_l4_level: regulator-pm8150-l4-level {
   regulator-name = "pm8150_l4_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <(16 + 1)>;
   regulator-max-microvolt =
    <(65535 + 1)>;
   qcom,init-voltage-level
    = <(16 + 1)>;
  };
 };

 rpmh-regulator-ldoa5 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa5";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  proxy-supply = <&pm8150_l5>;
  L5A: pm8150_l5: regulator-pm8150-l5 {
   regulator-name = "pm8150_l5";
   qcom,set = <3>;
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <23800>;
   qcom,init-voltage = <880000>;
   qcom,init-mode = <2>;
  };

  L5A_AO: pm8150_l5_ao: regulator-pm8150-l5-ao {
   regulator-name = "pm8150_l5_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   qcom,init-voltage = <880000>;
   qcom,init-mode = <2>;
  };

  regulator-pm8150-l5-so {
   regulator-name = "pm8150_l5_so";
   qcom,set = <2>;
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   qcom,init-voltage = <880000>;
   qcom,init-mode = <2>;
   qcom,init-enable = <0>;
  };
 };

 rpmh-regulator-ldoa6 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa6";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L6A: pm8150_l6: regulator-pm8150-l6 {
   regulator-name = "pm8150_l6";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa7 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa7";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L7A: pm8150_l7: regulator-pm8150-l7 {
   regulator-name = "pm8150_l7";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };


 rpmh-regulator-lcxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "lcx.lvl";
  L8A_LEVEL: pm8150_l8_level: regulator-pm8150-l8-level {
   regulator-name = "pm8150_l8_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <(16 + 1)>;
   regulator-max-microvolt
    = <(65535 + 1)>;
   qcom,init-voltage-level
    = <(16 + 1)>;
  };
 };

 rpmh-regulator-ldoa9 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa9";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  L9A: pm8150_l9: regulator-pm8150-l9 {
   regulator-name = "pm8150_l9";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa10 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa10";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L10A: pm8150_l10: regulator-pm8150-l10 {
   regulator-name = "pm8150_l10";
   qcom,set = <3>;
   regulator-min-microvolt = <2504000>;
   regulator-max-microvolt = <2960000>;
   qcom,init-voltage = <2504000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa11 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa11";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L11A: pm8150_l11: regulator-pm8150-l11 {
   regulator-name = "pm8150_l11";
   qcom,set = <3>;
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <800000>;
   qcom,init-voltage = <800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa12 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa12";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L12A: pm8150_l12: regulator-pm8150-l12 {
   regulator-name = "pm8150_l12";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };

  L12A_AO: pm8150_l12_ao: regulator-pm8150-l12-ao {
   regulator-name = "pm8150_l12_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };

  regulator-pm8150-l12-so {
   regulator-name = "pm8150_l12_so";
   qcom,set = <2>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
   qcom,init-enable = <0>;
  };
 };

 rpmh-regulator-ldoa13 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa13";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L13A: pm8150_l13: regulator-pm8150-l13 {
   regulator-name = "pm8150_l13";
   qcom,set = <3>;
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2704000>;
   qcom,init-voltage = <2704000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa14 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa14";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  proxy-supply = <&pm8150_l14>;
  L14A: pm8150_l14: regulator-pm8150-l14 {
   regulator-name = "pm8150_l14";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1880000>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <115000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
   regulator-always-on;
  };

 };

 rpmh-regulator-ldoa15 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa15";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L15A: pm8150_l15: regulator-pm8150-l15 {
   regulator-name = "pm8150_l15";
   qcom,set = <3>;
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <1704000>;
   qcom,init-voltage = <1704000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa16 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa16";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L16A: pm8150_l16: regulator-pm8150-l16 {
   regulator-name = "pm8150_l16";
   qcom,set = <3>;
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2960000>;
   qcom,init-voltage = <2704000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa17 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa17";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L17A: pm8150_l17: regulator-pm8150-l17 {
   regulator-name = "pm8150_l17";
   qcom,set = <3>;
   regulator-min-microvolt = <2856000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <2856000>;
   qcom,init-mode = <2>;
   regulator-always-on;
  };
 };

 rpmh-regulator-ldoa18 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa18";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  L18A: pm8150_l18: regulator-pm8150-l18 {
   regulator-name = "pm8150_l18";
   qcom,set = <3>;
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <912000>;
   qcom,init-voltage = <880000>;
  };
 };

 rpmh-regulator-smpc1 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "smpc1";
  S1C: pm8150l_s1: regulator-pm8150l-s1 {
   regulator-name = "pm8150l_s1";
   qcom,set = <3>;
   regulator-min-microvolt = <1128000>;
   regulator-max-microvolt = <1128000>;
   qcom,init-voltage = <1128000>;
  };
 };


 rpmh-regulator-gfxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "gfx.lvl";
  S2C_LEVEL: pm8150l_s2_level: regulator-pm8150l-s2-level {
   regulator-name = "pm8150l_s2_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <(16 + 1)>;
   regulator-max-microvolt
    = <(65535 + 1)>;
   qcom,init-voltage-level
    = <(16 + 1)>;
  };
 };


 rpmh-regulator-mxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "mx.lvl";

  VDD_MX_LEVEL: S4C_LEVEL:
  pm8150l_s4_level: regulator-pm8150l-s4-level {
   regulator-name = "pm8150l_s4_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <(16 + 1)>;
   regulator-max-microvolt
    = <(65535 + 1)>;
   qcom,init-voltage-level
    = <(16 + 1)>;
  };

  VDD_MX_LEVEL_AO: S4C_LEVEL_AO:
  pm8150l_s4_level_ao: regulator-pm8150l-s4-level-ao {
   regulator-name = "pm8150l_s4_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt
    = <(16 + 1)>;
   regulator-max-microvolt
    = <(65535 + 1)>;
   qcom,init-voltage-level
    = <(16 + 1)>;
  };

  mx_cdev: mx-cdev-lvl {
   compatible = "qcom,regulator-cooling-device";
   regulator-cdev-supply = <&VDD_MX_LEVEL>;
   regulator-levels = <(256 + 1)
     (0 + 1)>;
   #cooling-cells = <2>;
  };
 };


 rpmh-regulator-mmcxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "mmcx.lvl";

  VDD_MMCX_LEVEL: S5C_LEVEL:
  pm8150l_s5_level: regulator-pm8150l-s5-level {
   regulator-name = "pm8150l_s5_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <(64 + 1)>;
   regulator-max-microvolt
    = <(65535 + 1)>;
   qcom,init-voltage-level
    = <(64 + 1)>;
  };

  VDD_MMCX_LEVEL_AO: S5C_LEVEL_AO:
  pm8150l_s5_level_ao: regulator-pm8150l-s5-level-ao {
   regulator-name = "pm8150l_s5_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt
    = <(64 + 1)>;
   regulator-max-microvolt
    = <(65535 + 1)>;
   qcom,init-voltage-level
    = <(64 + 1)>;
  };

  regulator-pm8150l-s5-level-so {
   regulator-name = "pm8150l_s5_level_so";
   qcom,set = <2>;
   regulator-min-microvolt
    = <(64 + 1)>;
   regulator-max-microvolt
    = <(65535 + 1)>;
   qcom,init-voltage-level
    = <(64 + 1)>;
  };

  mm_cx_cdev: mm-cx-cdev-lvl {
   compatible = "qcom,regulator-cooling-device";
   regulator-cdev-supply = <&VDD_MMCX_LEVEL_AO>;
   regulator-levels = <(256 + 1)
     (0 + 1)>;
   #cooling-cells = <2>;
  };
 };


 rpmh-regulator-cxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "cx.lvl";
  pm8150l_s6_level-parent-supply = <&VDD_MX_LEVEL>;
  pm8150l_s6_level_ao-parent-supply = <&VDD_MX_LEVEL_AO>;

  VDD_CX_LEVEL: S6C_LEVEL:
  pm8150l_s6_level: regulator-pm8150l-s6-level {
   regulator-name = "pm8150l_s6_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <(16 + 1)>;
   regulator-max-microvolt
    = <(65535 + 1)>;
   qcom,init-voltage-level
    = <(16 + 1)>;
   qcom,min-dropout-voltage-level = <(-1)>;
  };

  VDD_CX_LEVEL_AO: S6C_LEVEL_AO:
  pm8150l_s6_level_ao: regulator-pm8150l-s6-level-ao {
   regulator-name = "pm8150l_s6_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt
    = <(16 + 1)>;
   regulator-max-microvolt
    = <(65535 + 1)>;
   qcom,init-voltage-level
    = <(16 + 1)>;
   qcom,min-dropout-voltage-level = <(-1)>;
  };

  cx_cdev: regulator-cdev {
   compatible = "qcom,rpmh-reg-cdev";
   mboxes = <&qmp_aop 0>;
   qcom,reg-resource-name = "cx";
   #cooling-cells = <2>;
  };
 };

 rpmh-regulator-smpc8 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "smpc8";
  S8C: pm8150l_s8: regulator-pm8150l-s8 {
   regulator-name = "pm8150l_s8";
   qcom,set = <3>;
   regulator-min-microvolt = <1352000>;
   regulator-max-microvolt = <1352000>;
   qcom,init-voltage = <1352000>;
  };
 };

 rpmh-regulator-ldoc1 {
  compatible = "qcom,rpmh-xob-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc1";
  L1C: pm8150l_l1: regulator-pm8150l-l1 {
   regulator-name = "pm8150l_l1";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };
 };

 rpmh-regulator-ldoc2 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc2";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L2C: pm8150l_l2: regulator-pm8150l-l2 {
   regulator-name = "pm8150l_l2";
   qcom,set = <3>;
   regulator-min-microvolt = <1304000>;
   regulator-max-microvolt = <1304000>;
   qcom,init-voltage = <1304000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc3 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc3";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  proxy-supply = <&pm8150l_l3>;
  L3C: pm8150l_l3: regulator-pm8150l-l3 {
   regulator-name = "pm8150l_l3";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <51800>;
   qcom,init-voltage = <1200000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc4 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc4";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L4C: pm8150l_l4: regulator-pm8150l-l4 {
   regulator-name = "pm8150l_l4";
   qcom,set = <3>;
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <2928000>;
   qcom,init-voltage = <1704000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc5 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc5";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L5C: pm8150l_l5: regulator-pm8150l-l5 {
   regulator-name = "pm8150l_l5";
   qcom,set = <3>;
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <2928000>;
   qcom,init-voltage = <1704000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc6 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc6";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L6C: pm8150l_l6: regulator-pm8150l-l6 {
   regulator-name = "pm8150l_l6";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2960000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc7 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc7";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L7C: pm8150l_l7: regulator-pm8150l-l7 {
   regulator-name = "pm8150l_l7";
   qcom,set = <3>;
   regulator-min-microvolt = <2856000>;
   regulator-max-microvolt = <3104000>;
   qcom,init-voltage = <2856000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc8 {
  compatible = "qcom,rpmh-xob-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc8";
  L8C: pm8150l_l8: regulator-pm8150l-l8 {
   regulator-name = "pm8150l_l8";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };
 };

 rpmh-regulator-ldoc9 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc9";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L9C: pm8150l_l9: regulator-pm8150l-l9 {
   regulator-name = "pm8150l_l9";
   qcom,set = <3>;
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2960000>;
   qcom,init-voltage = <2704000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc10 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc10";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L10C: pm8150l_l10: regulator-pm8150l-l10 {
   regulator-name = "pm8150l_l10";
   qcom,set = <3>;
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3312000>;
   qcom,init-voltage = <3000000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc11 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc11";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L11C: pm8150l_l11: regulator-pm8150l-l11 {
   regulator-name = "pm8150l_l11";
   qcom,set = <3>;
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3312000>;
   qcom,init-voltage = <3000000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-bobc1 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "bobc1";
  qcom,regulator-type = "pmic5-bob";
  qcom,supported-modes =
   <0
    2
    4>;
  qcom,mode-threshold-currents = <0 1000000 2000000>;
  qcom,send-defaults;

  BOB: pm8150l_bob: regulator-pm8150l-bob {
   regulator-name = "pm8150l_bob";
   qcom,set = <3>;
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <4000000>;
   qcom,init-voltage = <3312000>;
   qcom,init-mode = <0>;
  };

  BOB_AO: pm8150l_bob_ao: regulator-pm8150l-bob-ao {
   regulator-name = "pm8150l_bob_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <4000000>;
   qcom,init-voltage = <3008000>;
   qcom,init-mode = <3>;
  };
 };

 rpmh-regulator-smpf2 {
  compatible = "qcom,rpmh-xob-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "smpf2";
  S2F: pm8009_s2: regulator-pm8009-s2 {
   regulator-name = "pm8009_s2";
   qcom,set = <3>;
   regulator-min-microvolt = <2856000>;
   regulator-max-microvolt = <2856000>;
  };
 };

 rpmh-regulator-ldof2 {
  compatible = "qcom,rpmh-xob-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldof2";
  L2F: pm8009_l2: regulator-pm8009-l2 {
   regulator-name = "pm8009_l2";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
  };
 };

 rpmh-regulator-ldof5 {
  compatible = "qcom,rpmh-xob-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldof5";
  L5F: pm8009_l5: regulator-pm8009-l5 {
   regulator-name = "pm8009_l5";
   qcom,set = <3>;
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
  };
 };

 rpmh-regulator-ldof6 {
  compatible = "qcom,rpmh-xob-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldof6";
  L6F: pm8009_l6: regulator-pm8009-l6 {
   regulator-name = "pm8009_l6";
   qcom,set = <3>;
   regulator-min-microvolt = <2856000>;
   regulator-max-microvolt = <2856000>;
  };
 };

 refgen: refgen-regulator@88e7000 {
  compatible = "qcom,refgen-regulator";
  reg = <0x88e7000 0x60>;
  regulator-name = "refgen";
  regulator-enable-ramp-delay = <5>;
 };
};
# 4144 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sm8150-ion.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sm8150-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  system_heap: qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@22 {
   reg = <22>;
   memory-region = <&adsp_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@26 {
   reg = <26>;
   memory-region = <&user_contig_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@27 {
   reg = <27>;
   memory-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@19 {
   reg = <19>;
   memory-region = <&qseecom_ta_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@13 {
   reg = <13>;
   memory-region = <&sp_mem>;
   qcom,ion-heap-type = "HYP_CMA";
  };

  qcom,ion-heap@10 {
   reg = <10>;
   memory-region = <&secure_display_memory>;
   qcom,ion-heap-type = "HYP_CMA";
  };

  qcom,ion-heap@14 {
   reg = <14>;
   qcom,ion-heap-type = "SECURE_CARVEOUT";
   cdsp {
    memory-region = <&cdsp_sec_mem>;
    token = <0x20000000>;
   };
  };

  qcom,ion-heap@9 {
   reg = <9>;
   qcom,ion-heap-type = "SYSTEM_SECURE";
  };
 };
};
# 4145 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sm8150-bus.dtsi" 1
# 15 "../arch/arm64/boot/dts/qcom/sm8150-bus.dtsi"
&soc {
 ad_hoc_bus: ad-hoc-bus {
  compatible = "qcom,msm-bus-device";
  reg = <0x016E0000 0x40000>,
   <0x1700000 0x40000>,
   <0x1500000 0x40000>,
   <0x14E0000 0x40000>,
   <0x17900000 0x40000>,
   <0x9680000 0x40000>,
   <0x9680000 0x40000>,
   <0x1740000 0x40000>,
   <0x1620000 0x40000>,
   <0x1620000 0x40000>,
   <0x1620000 0x40000>,
   <0x1700000 0x40000>;

  reg-names = "aggre1_noc-base", "aggre2_noc-base",
   "config_noc-base", "dc_noc-base",
   "gladiator_noc-base", "mc_virt-base", "gem_noc-base",
   "mmss_noc-base", "system_noc-base", "ipa_virt-base",
   "camnoc_virt-base", "compute_noc-base";

 mbox-names = "apps_rsc", "disp_rsc";
 mboxes = <&apps_rsc 0 &disp_rsc 0>;


  rsc_apps: rsc-apps {
   cell-id = <8000>;
   label = "apps_rsc";
   qcom,rsc-dev;
   qcom,req_state = <2>;
  };

  rsc_disp: rsc-disp {
   cell-id = <8001>;
   label = "disp_rsc";
   qcom,rsc-dev;
   qcom,req_state = <2>;
  };


  bcm_acv: bcm-acv {
   cell-id = <7038>;
   label = "ACV";
   qcom,bcm-name = "ACV";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_alc: bcm-alc {
   cell-id = <7039>;
   label = "ALC";
   qcom,bcm-name = "ALC";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mc0: bcm-mc0 {
   cell-id = <7000>;
   label = "MC0";
   qcom,bcm-name = "MC0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sh0: bcm-sh0 {
   cell-id = <7003>;
   label = "SH0";
   qcom,bcm-name = "SH0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mm0: bcm-mm0 {
   cell-id = <7011>;
   label = "MM0";
   qcom,bcm-name = "MM0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mm1: bcm-mm1 {
   cell-id = <7012>;
   label = "MM1";
   qcom,bcm-name = "MM1";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sh2: bcm-sh2 {
   cell-id = <7005>;
   label = "SH2";
   qcom,bcm-name = "SH2";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mm2: bcm-mm2 {
   cell-id = <7013>;
   label = "MM2";
   qcom,bcm-name = "MM2";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sh3: bcm-sh3 {
   cell-id = <7006>;
   label = "SH3";
   qcom,bcm-name = "SH3";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mm3: bcm-mm3 {
   cell-id = <7014>;
   label = "MM3";
   qcom,bcm-name = "MM3";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sh4: bcm-sh4 {
   cell-id = <7007>;
   label = "SH4";
   qcom,bcm-name = "SH4";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sh5: bcm-sh5 {
   cell-id = <7008>;
   label = "SH5";
   qcom,bcm-name = "SH5";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn0: bcm-sn0 {
   cell-id = <7018>;
   label = "SN0";
   qcom,bcm-name = "SN0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_co0: bcm-co0 {
   cell-id = <7041>;
   label = "CO0";
   qcom,bcm-name = "CO0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_ce0: bcm-ce0 {
   cell-id = <7034>;
   label = "CE0";
   qcom,bcm-name = "CE0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn1: bcm-sn1 {
   cell-id = <7019>;
   label = "SN1";
   qcom,bcm-name = "SN1";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_co1: bcm-co1 {
   cell-id = <7042>;
   label = "CO1";
   qcom,bcm-name = "CO1";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_ip0: bcm-ip0 {
   cell-id = <7035>;
   label = "IP0";
   qcom,bcm-name = "IP0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_cn0: bcm-cn0 {
   cell-id = <7036>;
   label = "CN0";
   qcom,bcm-name = "CN0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_qup0: bcm-qup0 {
   cell-id = <7040>;
   label = "QUP0";
   qcom,bcm-name = "QUP0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn2: bcm-sn2 {
   cell-id = <7020>;
   label = "SN2";
   qcom,bcm-name = "SN2";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn3: bcm-sn3 {
   cell-id = <7021>;
   label = "SN3";
   qcom,bcm-name = "SN3";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn4: bcm-sn4 {
   cell-id = <7022>;
   label = "SN4";
   qcom,bcm-name = "SN4";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn5: bcm-sn5 {
   cell-id = <7023>;
   label = "SN5";
   qcom,bcm-name = "SN5";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn8: bcm-sn8 {
   cell-id = <7026>;
   label = "SN8";
   qcom,bcm-name = "SN8";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn9: bcm-sn9 {
   cell-id = <7027>;
   label = "SN9";
   qcom,bcm-name = "SN9";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn11: bcm-sn11 {
   cell-id = <7029>;
   label = "SN11";
   qcom,bcm-name = "SN11";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn12: bcm-sn12 {
   cell-id = <7030>;
   label = "SN12";
   qcom,bcm-name = "SN12";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn14: bcm-sn14 {
   cell-id = <7032>;
   label = "SN14";
   qcom,bcm-name = "SN14";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn15: bcm-sn15 {
   cell-id = <7033>;
   label = "SN15";
   qcom,bcm-name = "SN15";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_acv_display: bcm-acv_display {
   cell-id = <27006>;
   label = "ACV_DISPLAY";
   qcom,bcm-name = "ACV";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_alc_display: bcm-alc_display {
   cell-id = <27007>;
   label = "ALC_DISPLAY";
   qcom,bcm-name = "ALC";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_mc0_display: bcm-mc0_display {
   cell-id = <27000>;
   label = "MC0_DISPLAY";
   qcom,bcm-name = "MC0";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_sh0_display: bcm-sh0_display {
   cell-id = <27001>;
   label = "SH0_DISPLAY";
   qcom,bcm-name = "SH0";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_mm0_display: bcm-mm0_display {
   cell-id = <27002>;
   label = "MM0_DISPLAY";
   qcom,bcm-name = "MM0";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_mm1_display: bcm-mm1_display {
   cell-id = <27003>;
   label = "MM1_DISPLAY";
   qcom,bcm-name = "MM1";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_mm2_display: bcm-mm2_display {
   cell-id = <27004>;
   label = "MM2_DISPLAY";
   qcom,bcm-name = "MM2";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_mm3_display: bcm-mm3_display {
   cell-id = <27005>;
   label = "MM3_DISPLAY";
   qcom,bcm-name = "MM3";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };



  fab_aggre1_noc: fab-aggre1_noc{
   cell-id = <6146>;
   label = "fab-aggre1_noc";
   qcom,fab-dev;
   qcom,base-name = "aggre1_noc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <16384>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_aggre2_noc: fab-aggre2_noc{
   cell-id = <6147>;
   label = "fab-aggre2_noc";
   qcom,fab-dev;
   qcom,base-name = "aggre2_noc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <24576>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_camnoc_virt: fab-camnoc_virt{
   cell-id = <6154>;
   label = "fab-camnoc_virt";
   qcom,fab-dev;
   qcom,base-name = "camnoc_virt-base";
   qcom,qos-off = <0>;
   qcom,base-offset = <0>;
   qcom,bypass-qos-prg;
   clocks = <>;
  };

  fab_compute_noc: fab-compute_noc{
   cell-id = <6155>;
   label = "fab-compute_noc";
   qcom,fab-dev;
   qcom,base-name = "compute_noc-base";
   qcom,qos-off = <8192>;
   qcom,base-offset = <131072>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_config_noc: fab-config_noc{
   cell-id = <5120>;
   label = "fab-config_noc";
   qcom,fab-dev;
   qcom,base-name = "config_noc-base";
   qcom,qos-off = <0>;
   qcom,base-offset = <0>;
   qcom,sbm-offset = <24576>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_dc_noc: fab-dc_noc{
   cell-id = <6150>;
   label = "fab-dc_noc";
   qcom,fab-dev;
   qcom,base-name = "dc_noc-base";
   qcom,qos-off = <0>;
   qcom,base-offset = <0>;
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_gem_noc: fab-gem_noc{
   cell-id = <6156>;
   label = "fab-gem_noc";
   qcom,fab-dev;
   qcom,base-name = "gem_noc-base";
   qcom,qos-off = <128>;
   qcom,base-offset = <176128>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_ipa_virt: fab-ipa_virt{
   cell-id = <6153>;
   label = "fab-ipa_virt";
   qcom,fab-dev;
   qcom,base-name = "ipa_virt-base";
   qcom,qos-off = <0>;
   qcom,base-offset = <0>;
   qcom,bypass-qos-prg;
   clocks = <>;
  };

  fab_mc_virt: fab-mc_virt{
   cell-id = <6151>;
   label = "fab-mc_virt";
   qcom,fab-dev;
   qcom,base-name = "mc_virt-base";
   qcom,qos-off = <0>;
   qcom,base-offset = <0>;
   qcom,bypass-qos-prg;
   clocks = <>;
  };

  fab_mmss_noc: fab-mmss_noc{
   cell-id = <2048>;
   label = "fab-mmss_noc";
   qcom,fab-dev;
   qcom,base-name = "mmss_noc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <36864>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_system_noc: fab-system_noc{
   cell-id = <1024>;
   label = "fab-system_noc";
   qcom,fab-dev;
   qcom,base-name = "system_noc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <36864>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_gem_noc_display: fab-gem_noc_display{
   cell-id = <26003>;
   label = "fab-gem_noc_display";
   qcom,fab-dev;
   qcom,base-name = "gem_noc-base";
   qcom,qos-off = <128>;
   qcom,base-offset = <176128>;
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_mc_virt_display: fab-mc_virt_display{
   cell-id = <26000>;
   label = "fab-mc_virt_display";
   qcom,fab-dev;
   qcom,base-name = "mc_virt-base";
   qcom,qos-off = <0>;
   qcom,base-offset = <0>;
   qcom,bypass-qos-prg;
   clocks = <>;
  };

  fab_mmss_noc_display: fab-mmss_noc_display{
   cell-id = <26002>;
   label = "fab-mmss_noc_display";
   qcom,fab-dev;
   qcom,base-name = "mmss_noc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <36864>;
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clocks = <>;
  };



  mas_qhm_a1noc_cfg: mas-qhm-a1noc-cfg {
   cell-id = <121>;
   label = "mas-qhm-a1noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_aggre1_noc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
  };

  mas_qhm_qup0: mas-qhm-qup0 {
   cell-id = <151>;
   label = "mas-qhm-qup0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <7>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,bcms = <&bcm_qup0>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_emac: mas-xm-emac {
   cell-id = <98>;
   label = "mas-xm-emac";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <9>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_ufs_mem: mas-xm-ufs-mem {
   cell-id = <123>;
   label = "mas-xm-ufs-mem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <0>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,node-qos-clks {
    clocks =
    <&clock_gcc 3>;
    clock-names =
    "clk-aggre-ufs-phy-axi-no-rate";
   };
  };

  mas_xm_usb3_0: mas-xm-usb3-0 {
   cell-id = <61>;
   label = "mas-xm-usb3-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <2>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,node-qos-clks {
    clocks =
    <&clock_gcc 5>;
    clock-names =
    "clk-usb3-prim-axi-no-rate";
   };
  };

  mas_xm_usb3_1: mas-xm-usb3-1 {
   cell-id = <101>;
   label = "mas-xm-usb3-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <4>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,node-qos-clks {
    clocks =
    <&clock_gcc 6>;
    clock-names =
    "clk-usb3-sec-axi-no-rate";
   };
  };

  mas_qhm_a2noc_cfg: mas-qhm-a2noc-cfg {
   cell-id = <124>;
   label = "mas-qhm-a2noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_aggre2_noc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
  };

  mas_qhm_qdss_bam: mas-qhm-qdss-bam {
   cell-id = <53>;
   label = "mas-qhm-qdss-bam";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <47>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_qhm_qspi: mas-qhm-qspi {
   cell-id = <162>;
   label = "mas-qhm-qspi";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <51>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_qhm_qup1: mas-qhm-qup1 {
   cell-id = <152>;
   label = "mas-qhm-qup1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <48>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,bcms = <&bcm_qup0>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_qhm_qup2: mas-qhm-qup2 {
   cell-id = <153>;
   label = "mas-qhm-qup2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <49>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,bcms = <&bcm_qup0>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_qhm_sensorss_ahb: mas-qhm-sensorss-ahb {
   cell-id = <170>;
   label = "mas-qhm-sensorss-ahb";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
  };

  mas_qhm_tsif: mas-qhm-tsif {
   cell-id = <82>;
   label = "mas-qhm-tsif";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
  };

  mas_qnm_cnoc: mas-qnm-cnoc {
   cell-id = <118>;
   label = "mas-qnm-cnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <34>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,forwarding;
  };

  mas_qxm_crypto: mas-qxm-crypto {
   cell-id = <125>;
   label = "mas-qxm-crypto";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <0>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,bcms = <&bcm_ce0>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,forwarding;
  };

  mas_qxm_ipa: mas-qxm-ipa {
   cell-id = <90>;
   label = "mas-qxm-ipa";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <2>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,forwarding;
   qcom,defer-init-qos;
   qcom,node-qos-bcms = <7035 0 1>;
  };

  mas_xm_pcie3_0: mas-xm-pcie3-0 {
   cell-id = <45>;
   label = "mas-xm-pcie3-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <39>;
   qcom,connections = <&slv_qns_pcie_mem_noc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_pcie3_1: mas-xm-pcie3-1 {
   cell-id = <100>;
   label = "mas-xm-pcie3-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <43>;
   qcom,connections = <&slv_qns_pcie_mem_noc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_qdss_etr: mas-xm-qdss-etr {
   cell-id = <60>;
   label = "mas-xm-qdss-etr";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <12>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_sdc2: mas-xm-sdc2 {
   cell-id = <81>;
   label = "mas-xm-sdc2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <14>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_sdc4: mas-xm-sdc4 {
   cell-id = <80>;
   label = "mas-xm-sdc4";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <16>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_qxm_camnoc_hf0_uncomp: mas-qxm-camnoc-hf0-uncomp {
   cell-id = <146>;
   label = "mas-qxm-camnoc-hf0-uncomp";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qns_camnoc_uncomp>;
   qcom,bus-dev = <&fab_camnoc_virt>;
   qcom,bcms = <&bcm_mm1>;
  };

  mas_qxm_camnoc_hf1_uncomp: mas-qxm-camnoc-hf1-uncomp {
   cell-id = <147>;
   label = "mas-qxm-camnoc-hf1-uncomp";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qns_camnoc_uncomp>;
   qcom,bus-dev = <&fab_camnoc_virt>;
   qcom,bcms = <&bcm_mm1>;
  };

  mas_qxm_camnoc_sf_uncomp: mas-qxm-camnoc-sf-uncomp {
   cell-id = <148>;
   label = "mas-qxm-camnoc-sf-uncomp";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qns_camnoc_uncomp>;
   qcom,bus-dev = <&fab_camnoc_virt>;
   qcom,bcms = <&bcm_mm1>;
  };

  mas_qnm_npu: mas-qnm-npu {
   cell-id = <154>;
   label = "mas-qnm-npu";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <2>;
   qcom,connections = <&slv_qns_cdsp_mem_noc>;
   qcom,bus-dev = <&fab_compute_noc>;
   qcom,bcms = <&bcm_co1>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_qhm_spdm: mas-qhm-spdm {
   cell-id = <36>;
   label = "mas-qhm-spdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qns_cnoc_a2noc>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  mas_qnm_snoc: mas-qnm-snoc {
   cell-id = <10035>;
   label = "mas-qnm-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qhs_tlmm_south
    &slv_qhs_compute_dsp &slv_qhs_spss_cfg
     &slv_qhs_camera_cfg &slv_qhs_sdc4
     &slv_qhs_sdc2 &slv_qhs_mnoc_cfg
     &slv_qhs_emac_cfg &slv_qhs_ufs_mem_cfg
     &slv_qhs_tlmm_east &slv_qhs_ssc_cfg
     &slv_qhs_snoc_cfg &slv_qhs_phy_refgen_north
     &slv_qhs_qupv3_south &slv_qhs_glm
     &slv_qhs_pcie1_cfg &slv_qhs_a2_noc_cfg
     &slv_qhs_qdss_cfg &slv_qhs_display_cfg
     &slv_qhs_tcsr &slv_qhs_ddrss_cfg
     &slv_qhs_cpr_mmcx &slv_qhs_npu_cfg
     &slv_qhs_pcie0_cfg &slv_qhs_gpuss_cfg
     &slv_qhs_venus_cfg &slv_qhs_tsif
     &slv_qhs_ipa &slv_qhs_clk_ctl
     &slv_qhs_aop &slv_qhs_qupv3_north
     &slv_qhs_ahb2phy_south &slv_qhs_usb3_1
     &slv_srvc_cnoc &slv_qhs_ufs_card_cfg
     &slv_qhs_qupv3_east &slv_qhs_cpr_cx
     &slv_qhs_tlmm_west &slv_qhs_a1_noc_cfg
     &slv_qhs_aoss &slv_qhs_prng
     &slv_qhs_vsense_ctrl_cfg &slv_qhs_qspi
     &slv_qhs_usb3_0 &slv_qhs_spdm
     &slv_qhs_crypto0_cfg &slv_qhs_pimem_cfg
     &slv_qhs_tlmm_north &slv_qhs_cpr_mx
     &slv_qhs_imem_cfg>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  mas_xm_qdss_dap: mas-xm-qdss-dap {
   cell-id = <76>;
   label = "mas-xm-qdss-dap";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qhs_tlmm_south
    &slv_qhs_compute_dsp &slv_qhs_spss_cfg
     &slv_qhs_camera_cfg &slv_qhs_sdc4
     &slv_qhs_sdc2 &slv_qhs_mnoc_cfg
     &slv_qhs_emac_cfg &slv_qhs_ufs_mem_cfg
     &slv_qhs_tlmm_east &slv_qhs_ssc_cfg
     &slv_qhs_snoc_cfg &slv_qhs_phy_refgen_north
     &slv_qhs_qupv3_south &slv_qhs_glm
     &slv_qhs_pcie1_cfg &slv_qhs_a2_noc_cfg
     &slv_qhs_qdss_cfg &slv_qhs_display_cfg
     &slv_qhs_tcsr &slv_qhs_ddrss_cfg
     &slv_qns_cnoc_a2noc &slv_qhs_cpr_mmcx
     &slv_qhs_npu_cfg &slv_qhs_pcie0_cfg
     &slv_qhs_gpuss_cfg &slv_qhs_venus_cfg
     &slv_qhs_tsif &slv_qhs_ipa
     &slv_qhs_clk_ctl &slv_qhs_aop
     &slv_qhs_qupv3_north &slv_qhs_ahb2phy_south
     &slv_qhs_usb3_1 &slv_srvc_cnoc
     &slv_qhs_ufs_card_cfg &slv_qhs_qupv3_east
     &slv_qhs_cpr_cx &slv_qhs_tlmm_west
     &slv_qhs_a1_noc_cfg &slv_qhs_aoss
     &slv_qhs_prng &slv_qhs_vsense_ctrl_cfg
     &slv_qhs_qspi &slv_qhs_usb3_0
     &slv_qhs_spdm &slv_qhs_crypto0_cfg
     &slv_qhs_pimem_cfg &slv_qhs_tlmm_north
     &slv_qhs_cpr_mx &slv_qhs_imem_cfg>;
   qcom,bus-dev = <&fab_config_noc>;
  };

  mas_qhm_cnoc_dc_noc: mas-qhm-cnoc-dc-noc {
   cell-id = <126>;
   label = "mas-qhm-cnoc-dc-noc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qhs_memnoc &slv_qhs_llcc>;
   qcom,bus-dev = <&fab_dc_noc>;
  };

  mas_acm_apps: mas-acm-apps {
   cell-id = <1>;
   label = "mas-acm-apps";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <96 97 98 99>;
   qcom,connections = <&slv_qns_ecc &slv_qns_llcc
     &slv_qns_gem_noc_snoc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,bcms = <&bcm_sh5>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_acm_gpu_tcu: mas-acm-gpu-tcu {
   cell-id = <155>;
   label = "mas-acm-gpu-tcu";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <352>;
   qcom,connections = <&slv_qns_llcc
     &slv_qns_gem_noc_snoc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,bcms = <&bcm_sh3>;
   qcom,ap-owned;
   qcom,prio = <6>;
  };

  mas_acm_sys_tcu: mas-acm-sys-tcu {
   cell-id = <156>;
   label = "mas-acm-sys-tcu";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <384>;
   qcom,connections = <&slv_qns_llcc
     &slv_qns_gem_noc_snoc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,bcms = <&bcm_sh3>;
   qcom,ap-owned;
   qcom,prio = <6>;
  };

  mas_qhm_gemnoc_cfg: mas-qhm-gemnoc-cfg {
   cell-id = <157>;
   label = "mas-qhm-gemnoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_gemnoc
     &slv_qhs_mdsp_ms_mpu_cfg>;
   qcom,bus-dev = <&fab_gem_noc>;
  };

  mas_qnm_cmpnoc: mas-qnm-cmpnoc {
   cell-id = <158>;
   label = "mas-qnm-cmpnoc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <64 65>;
   qcom,connections = <&slv_qns_ecc &slv_qns_llcc
     &slv_qns_gem_noc_snoc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,bcms = <&bcm_sh4>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_qnm_gpu: mas-qnm-gpu {
   cell-id = <26>;
   label = "mas-qnm-gpu";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <288 289>;
   qcom,connections = <&slv_qns_llcc
     &slv_qns_gem_noc_snoc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
  };

  mas_qnm_mnoc_hf: mas-qnm-mnoc-hf {
   cell-id = <132>;
   label = "mas-qnm-mnoc-hf";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <128 129>;
   qcom,connections = <&slv_qns_llcc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qnm_mnoc_sf: mas-qnm-mnoc-sf {
   cell-id = <133>;
   label = "mas-qnm-mnoc-sf";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <320>;
   qcom,connections = <&slv_qns_llcc
     &slv_qns_gem_noc_snoc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qnm_pcie: mas-qnm-pcie {
   cell-id = <159>;
   label = "mas-qnm-pcie";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,qport = <224>;
   qcom,connections = <&slv_qns_llcc
     &slv_qns_gem_noc_snoc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_qnm_snoc_gc: mas-qnm-snoc-gc {
   cell-id = <134>;
   label = "mas-qnm-snoc-gc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <192>;
   qcom,connections = <&slv_qns_llcc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_qnm_snoc_sf: mas-qnm-snoc-sf {
   cell-id = <135>;
   label = "mas-qnm-snoc-sf";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,qport = <160>;
   qcom,connections = <&slv_qns_llcc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_qxm_ecc: mas-qxm-ecc {
   cell-id = <160>;
   label = "mas-qxm-ecc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <256 257>;
   qcom,connections = <&slv_qns_llcc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_ipa_core_master: mas-ipa-core-master {
   cell-id = <143>;
   label = "mas-ipa-core-master";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_ipa_core_slave>;
   qcom,bus-dev = <&fab_ipa_virt>;
  };

  mas_llcc_mc: mas-llcc-mc {
   cell-id = <129>;
   label = "mas-llcc-mc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <4>;
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_mc_virt>;
  };

  mas_qhm_mnoc_cfg: mas-qhm-mnoc-cfg {
   cell-id = <103>;
   label = "mas-qhm-mnoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_mnoc>;
   qcom,bus-dev = <&fab_mmss_noc>;
  };

  mas_qxm_camnoc_hf0: mas-qxm-camnoc-hf0 {
   cell-id = <136>;
   label = "mas-qxm-camnoc-hf0";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <1>;
   qcom,connections = <&slv_qns_mem_noc_hf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm1>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_camnoc_hf1: mas-qxm-camnoc-hf1 {
   cell-id = <145>;
   label = "mas-qxm-camnoc-hf1";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <2>;
   qcom,connections = <&slv_qns_mem_noc_hf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm1>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_camnoc_sf: mas-qxm-camnoc-sf {
   cell-id = <137>;
   label = "mas-qxm-camnoc-sf";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <0>;
   qcom,connections = <&slv_qns2_mem_noc>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm2>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_mdp0: mas-qxm-mdp0 {
   cell-id = <22>;
   label = "mas-qxm-mdp0";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <3>;
   qcom,connections = <&slv_qns_mem_noc_hf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm1>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_mdp1: mas-qxm-mdp1 {
   cell-id = <23>;
   label = "mas-qxm-mdp1";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <4>;
   qcom,connections = <&slv_qns_mem_noc_hf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm1>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_rot: mas-qxm-rot {
   cell-id = <25>;
   label = "mas-qxm-rot";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <5>;
   qcom,connections = <&slv_qns2_mem_noc>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm3>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_venus0: mas-qxm-venus0 {
   cell-id = <63>;
   label = "mas-qxm-venus0";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <6>;
   qcom,connections = <&slv_qns2_mem_noc>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm3>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_venus1: mas-qxm-venus1 {
   cell-id = <64>;
   label = "mas-qxm-venus1";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <7>;
   qcom,connections = <&slv_qns2_mem_noc>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm3>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_venus_arm9: mas-qxm-venus-arm9 {
   cell-id = <138>;
   label = "mas-qxm-venus-arm9";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <8>;
   qcom,connections = <&slv_qns2_mem_noc>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm3>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qhm_snoc_cfg: mas-qhm-snoc-cfg {
   cell-id = <54>;
   label = "mas-qhm-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_snoc>;
   qcom,bus-dev = <&fab_system_noc>;
  };

  mas_qnm_aggre1_noc: mas-qnm-aggre1-noc {
   cell-id = <10063>;
   label = "mas-qnm-aggre1-noc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qns_gemnoc_sf
    &slv_qxs_pimem &slv_qxs_imem
     &slv_qhs_apss &slv_qns_cnoc
     &slv_xs_qdss_stm>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn9>;
  };

  mas_qnm_aggre2_noc: mas-qnm-aggre2-noc {
   cell-id = <10064>;
   label = "mas-qnm-aggre2-noc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qns_gemnoc_sf
    &slv_qxs_pimem &slv_qxs_imem
     &slv_qhs_apss &slv_qns_cnoc
     &slv_xs_pcie_0 &slv_xs_pcie_1
     &slv_xs_sys_tcu_cfg &slv_xs_qdss_stm>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn11>;
  };

  mas_qnm_gemnoc: mas-qnm-gemnoc {
   cell-id = <161>;
   label = "mas-qnm-gemnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qxs_pimem
    &slv_qxs_imem &slv_qhs_apss
     &slv_qns_cnoc &slv_xs_sys_tcu_cfg
     &slv_xs_qdss_stm>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn15>;
  };

  mas_qxm_pimem: mas-qxm-pimem {
   cell-id = <141>;
   label = "mas-qxm-pimem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <3>;
   qcom,connections = <&slv_qns_gemnoc_gc &slv_qxs_imem>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn12>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,forwarding;
  };

  mas_xm_gic: mas-xm-gic {
   cell-id = <149>;
   label = "mas-xm-gic";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <0>;
   qcom,connections = <&slv_qns_gemnoc_gc &slv_qxs_imem>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn12>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,forwarding;
  };

  mas_alc: mas-alc {
   cell-id = <144>;
   label = "mas-alc";
   qcom,buswidth = <1>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_mc_virt>;
   qcom,bcms = <&bcm_alc>;
  };

  mas_qnm_mnoc_hf_display: mas-qnm-mnoc-hf_display {
   cell-id = <20001>;
   label = "mas-qnm-mnoc-hf_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <128 129>;
   qcom,connections = <&slv_qns_llcc_display>;
   qcom,bus-dev = <&fab_gem_noc_display>;
  };

  mas_qnm_mnoc_sf_display: mas-qnm-mnoc-sf_display {
   cell-id = <20002>;
   label = "mas-qnm-mnoc-sf_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <320>;
   qcom,connections = <&slv_qns_llcc_display>;
   qcom,bus-dev = <&fab_gem_noc_display>;
  };

  mas_llcc_mc_display: mas-llcc-mc_display {
   cell-id = <20000>;
   label = "mas-llcc-mc_display";
   qcom,buswidth = <4>;
   qcom,agg-ports = <4>;
   qcom,connections = <&slv_ebi_display>;
   qcom,bus-dev = <&fab_mc_virt_display>;
  };

  mas_qxm_mdp0_display: mas-qxm-mdp0_display {
   cell-id = <20003>;
   label = "mas-qxm-mdp0_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <3>;
   qcom,connections = <&slv_qns_mem_noc_hf_display>;
   qcom,bus-dev = <&fab_mmss_noc_display>;
   qcom,bcms = <&bcm_mm1_display>;
  };

  mas_qxm_mdp1_display: mas-qxm-mdp1_display {
   cell-id = <20004>;
   label = "mas-qxm-mdp1_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <4>;
   qcom,connections = <&slv_qns_mem_noc_hf_display>;
   qcom,bus-dev = <&fab_mmss_noc_display>;
   qcom,bcms = <&bcm_mm1_display>;
  };

  mas_qxm_rot_display: mas-qxm-rot_display {
   cell-id = <20005>;
   label = "mas-qxm-rot_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <5>;
   qcom,connections = <&slv_qns2_mem_noc_display>;
   qcom,bus-dev = <&fab_mmss_noc_display>;
   qcom,bcms = <&bcm_mm3_display>;
  };





  slv_qns_a1noc_snoc:slv-qns-a1noc-snoc {
   cell-id = <10062>;
   label = "slv-qns-a1noc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,connections = <&mas_qnm_aggre1_noc>;
  };

  slv_srvc_aggre1_noc:slv-srvc-aggre1-noc {
   cell-id = <744>;
   label = "slv-srvc-aggre1-noc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,bcms = <&bcm_sn3>;
  };

  slv_qns_a2noc_snoc:slv-qns-a2noc-snoc {
   cell-id = <10065>;
   label = "slv-qns-a2noc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,connections = <&mas_qnm_aggre2_noc>;
  };

  slv_qns_pcie_mem_noc:slv-qns-pcie-mem-noc {
   cell-id = <10069>;
   label = "slv-qns-pcie-mem-noc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,connections = <&mas_qnm_pcie>;
   qcom,bcms = <&bcm_sn14>;
  };

  slv_srvc_aggre2_noc:slv-srvc-aggre2-noc {
   cell-id = <746>;
   label = "slv-srvc-aggre2-noc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,bcms = <&bcm_sn3>;
  };

  slv_qns_camnoc_uncomp:slv-qns-camnoc-uncomp {
   cell-id = <778>;
   label = "slv-qns-camnoc-uncomp";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_camnoc_virt>;
  };

  slv_qns_cdsp_mem_noc:slv-qns-cdsp-mem-noc {
   cell-id = <10070>;
   label = "slv-qns-cdsp-mem-noc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_compute_noc>;
   qcom,connections = <&mas_qnm_cmpnoc>;
   qcom,bcms = <&bcm_co0>;
  };

  slv_qhs_a1_noc_cfg:slv-qhs-a1-noc-cfg {
   cell-id = <687>;
   label = "slv-qhs-a1-noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_a1noc_cfg>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_a2_noc_cfg:slv-qhs-a2-noc-cfg {
   cell-id = <688>;
   label = "slv-qhs-a2-noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_a2noc_cfg>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ahb2phy_south:slv-qhs-ahb2phy-south {
   cell-id = <779>;
   label = "slv-qhs-ahb2phy-south";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_aop:slv-qhs-aop {
   cell-id = <747>;
   label = "slv-qhs-aop";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_aoss:slv-qhs-aoss {
   cell-id = <748>;
   label = "slv-qhs-aoss";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_camera_cfg:slv-qhs-camera-cfg {
   cell-id = <589>;
   label = "slv-qhs-camera-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
   qcom,disable-ports = <10 11 34>;
   mmcx-supply = <&VDD_MMCX_LEVEL>;
   node-reg-names = "mmcx";
  };

  slv_qhs_clk_ctl:slv-qhs-clk-ctl {
   cell-id = <620>;
   label = "slv-qhs-clk-ctl";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_compute_dsp:slv-qhs-compute-dsp {
   cell-id = <749>;
   label = "slv-qhs-compute-dsp";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_cpr_cx:slv-qhs-cpr-cx {
   cell-id = <651>;
   label = "slv-qhs-cpr-cx";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_cpr_mmcx:slv-qhs-cpr-mmcx {
   cell-id = <780>;
   label = "slv-qhs-cpr-mmcx";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_cpr_mx:slv-qhs-cpr-mx {
   cell-id = <652>;
   label = "slv-qhs-cpr-mx";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_crypto0_cfg:slv-qhs-crypto0-cfg {
   cell-id = <625>;
   label = "slv-qhs-crypto0-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ddrss_cfg:slv-qhs-ddrss-cfg {
   cell-id = <750>;
   label = "slv-qhs-ddrss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_cnoc_dc_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_display_cfg:slv-qhs-display-cfg {
   cell-id = <590>;
   label = "slv-qhs-display-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
   qcom,disable-ports = <12 13>;
   mmcx-supply = <&VDD_MMCX_LEVEL>;
   node-reg-names = "mmcx";
  };

  slv_qhs_emac_cfg:slv-qhs-emac-cfg {
   cell-id = <781>;
   label = "slv-qhs-emac-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_glm:slv-qhs-glm {
   cell-id = <726>;
   label = "slv-qhs-glm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_gpuss_cfg:slv-qhs-gpuss-cfg {
   cell-id = <598>;
   label = "slv-qhs-gpuss-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_imem_cfg:slv-qhs-imem-cfg {
   cell-id = <627>;
   label = "slv-qhs-imem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ipa:slv-qhs-ipa {
   cell-id = <676>;
   label = "slv-qhs-ipa";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_mnoc_cfg:slv-qhs-mnoc-cfg {
   cell-id = <640>;
   label = "slv-qhs-mnoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_mnoc_cfg>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_npu_cfg:slv-qhs-npu-cfg {
   cell-id = <782>;
   label = "slv-qhs-npu-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_pcie0_cfg:slv-qhs-pcie0-cfg {
   cell-id = <667>;
   label = "slv-qhs-pcie0-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_pcie1_cfg:slv-qhs-pcie1-cfg {
   cell-id = <668>;
   label = "slv-qhs-pcie1-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_phy_refgen_north:slv-qhs-phy-refgen-north {
   cell-id = <783>;
   label = "slv-qhs-phy-refgen-north";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_pimem_cfg:slv-qhs-pimem-cfg {
   cell-id = <681>;
   label = "slv-qhs-pimem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_prng:slv-qhs-prng {
   cell-id = <618>;
   label = "slv-qhs-prng";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_qdss_cfg:slv-qhs-qdss-cfg {
   cell-id = <635>;
   label = "slv-qhs-qdss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_qspi:slv-qhs-qspi {
   cell-id = <784>;
   label = "slv-qhs-qspi";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_qupv3_east:slv-qhs-qupv3-east {
   cell-id = <785>;
   label = "slv-qhs-qupv3-east";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_qupv3_north:slv-qhs-qupv3-north {
   cell-id = <786>;
   label = "slv-qhs-qupv3-north";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_qupv3_south:slv-qhs-qupv3-south {
   cell-id = <787>;
   label = "slv-qhs-qupv3-south";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_sdc2:slv-qhs-sdc2 {
   cell-id = <608>;
   label = "slv-qhs-sdc2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_sdc4:slv-qhs-sdc4 {
   cell-id = <609>;
   label = "slv-qhs-sdc4";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_snoc_cfg:slv-qhs-snoc-cfg {
   cell-id = <642>;
   label = "slv-qhs-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_snoc_cfg>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_spdm:slv-qhs-spdm {
   cell-id = <633>;
   label = "slv-qhs-spdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_spss_cfg:slv-qhs-spss-cfg {
   cell-id = <753>;
   label = "slv-qhs-spss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ssc_cfg:slv-qhs-ssc-cfg {
   cell-id = <697>;
   label = "slv-qhs-ssc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_tcsr:slv-qhs-tcsr {
   cell-id = <623>;
   label = "slv-qhs-tcsr";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_tlmm_east:slv-qhs-tlmm-east {
   cell-id = <730>;
   label = "slv-qhs-tlmm-east";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_tlmm_north:slv-qhs-tlmm-north {
   cell-id = <731>;
   label = "slv-qhs-tlmm-north";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_tlmm_south:slv-qhs-tlmm-south {
   cell-id = <755>;
   label = "slv-qhs-tlmm-south";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_tlmm_west:slv-qhs-tlmm-west {
   cell-id = <732>;
   label = "slv-qhs-tlmm-west";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_tsif:slv-qhs-tsif {
   cell-id = <575>;
   label = "slv-qhs-tsif";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ufs_card_cfg:slv-qhs-ufs-card-cfg {
   cell-id = <756>;
   label = "slv-qhs-ufs-card-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ufs_mem_cfg:slv-qhs-ufs-mem-cfg {
   cell-id = <757>;
   label = "slv-qhs-ufs-mem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_usb3_0:slv-qhs-usb3-0 {
   cell-id = <583>;
   label = "slv-qhs-usb3-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_usb3_1:slv-qhs-usb3-1 {
   cell-id = <751>;
   label = "slv-qhs-usb3-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_venus_cfg:slv-qhs-venus-cfg {
   cell-id = <596>;
   label = "slv-qhs-venus-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
   qcom,disable-ports = <15 16 35>;
   mmcx-supply = <&VDD_MMCX_LEVEL>;
   node-reg-names = "mmcx";
  };

  slv_qhs_vsense_ctrl_cfg:slv-qhs-vsense-ctrl-cfg {
   cell-id = <758>;
   label = "slv-qhs-vsense-ctrl-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qns_cnoc_a2noc:slv-qns-cnoc-a2noc {
   cell-id = <725>;
   label = "slv-qns-cnoc-a2noc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qnm_cnoc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_srvc_cnoc:slv-srvc-cnoc {
   cell-id = <646>;
   label = "slv-srvc-cnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_llcc:slv-qhs-llcc {
   cell-id = <760>;
   label = "slv-qhs-llcc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_dc_noc>;
  };

  slv_qhs_memnoc:slv-qhs-memnoc {
   cell-id = <788>;
   label = "slv-qhs-memnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_dc_noc>;
   qcom,connections = <&mas_qhm_gemnoc_cfg>;
  };

  slv_qhs_mdsp_ms_mpu_cfg:slv-qhs-mdsp-ms-mpu-cfg {
   cell-id = <765>;
   label = "slv-qhs-mdsp-ms-mpu-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_gem_noc>;
  };

  slv_qns_ecc:slv-qns-ecc {
   cell-id = <789>;
   label = "slv-qns-ecc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_gem_noc>;
  };

  slv_qns_gem_noc_snoc:slv-qns-gem-noc-snoc {
   cell-id = <10071>;
   label = "slv-qns-gem-noc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,connections = <&mas_qnm_gemnoc>;
   qcom,bcms = <&bcm_sh2>;
  };

  slv_qns_llcc:slv-qns-llcc {
   cell-id = <770>;
   label = "slv-qns-llcc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <4>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,connections = <&mas_llcc_mc>;
   qcom,bcms = <&bcm_sh0>;
  };

  slv_srvc_gemnoc:slv-srvc-gemnoc {
   cell-id = <790>;
   label = "slv-srvc-gemnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_gem_noc>;
  };

  slv_ipa_core_slave:slv-ipa-core-slave {
   cell-id = <777>;
   label = "slv-ipa-core-slave";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_ipa_virt>;
   qcom,bcms = <&bcm_ip0>;
  };

  slv_ebi:slv-ebi {
   cell-id = <512>;
   label = "slv-ebi";
   qcom,buswidth = <4>;
   qcom,agg-ports = <4>;
   qcom,bus-dev = <&fab_mc_virt>;
   qcom,bcms = <&bcm_mc0>, <&bcm_acv>;
  };

  slv_qns2_mem_noc:slv-qns2-mem-noc {
   cell-id = <772>;
   label = "slv-qns2-mem-noc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,connections = <&mas_qnm_mnoc_sf>;
   qcom,bcms = <&bcm_mm2>;
  };

  slv_qns_mem_noc_hf:slv-qns-mem-noc-hf {
   cell-id = <773>;
   label = "slv-qns-mem-noc-hf";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,connections = <&mas_qnm_mnoc_hf>;
   qcom,bcms = <&bcm_mm0>;
  };

  slv_srvc_mnoc:slv-srvc-mnoc {
   cell-id = <603>;
   label = "slv-srvc-mnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_mmss_noc>;
  };

  slv_qhs_apss:slv-qhs-apss {
   cell-id = <673>;
   label = "slv-qhs-apss";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
  };

  slv_qns_cnoc:slv-qns-cnoc {
   cell-id = <10036>;
   label = "slv-qns-cnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,connections = <&mas_qnm_snoc>;
   qcom,bcms = <&bcm_sn3>;
  };

  slv_qns_gemnoc_gc:slv-qns-gemnoc-gc {
   cell-id = <10072>;
   label = "slv-qns-gemnoc-gc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,connections = <&mas_qnm_snoc_gc>;
   qcom,bcms = <&bcm_sn2>;
  };

  slv_qns_gemnoc_sf:slv-qns-gemnoc-sf {
   cell-id = <10073>;
   label = "slv-qns-gemnoc-sf";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,connections = <&mas_qnm_snoc_sf>;
   qcom,bcms = <&bcm_sn0>;
  };

  slv_qxs_imem:slv-qxs-imem {
   cell-id = <585>;
   label = "slv-qxs-imem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn1>;
  };

  slv_qxs_pimem:slv-qxs-pimem {
   cell-id = <712>;
   label = "slv-qxs-pimem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn4>;
  };

  slv_srvc_snoc:slv-srvc-snoc {
   cell-id = <587>;
   label = "slv-srvc-snoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
  };

  slv_xs_pcie_0:slv-xs-pcie-0 {
   cell-id = <665>;
   label = "slv-xs-pcie-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn8>;
  };

  slv_xs_pcie_1:slv-xs-pcie-1 {
   cell-id = <666>;
   label = "slv-xs-pcie-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn8>;
  };

  slv_xs_qdss_stm:slv-xs-qdss-stm {
   cell-id = <588>;
   label = "slv-xs-qdss-stm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn5>;
  };

  slv_xs_sys_tcu_cfg:slv-xs-sys-tcu-cfg {
   cell-id = <672>;
   label = "slv-xs-sys-tcu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
  };

  slv_qns_llcc_display:slv-qns-llcc_display {
   cell-id = <20513>;
   label = "slv-qns-llcc_display";
   qcom,buswidth = <16>;
   qcom,agg-ports = <4>;
   qcom,bus-dev = <&fab_gem_noc_display>;
   qcom,connections = <&mas_llcc_mc_display>;
   qcom,bcms = <&bcm_sh0_display>;
  };

  slv_ebi_display:slv-ebi_display {
   cell-id = <20512>;
   label = "slv-ebi_display";
   qcom,buswidth = <4>;
   qcom,agg-ports = <4>;
   qcom,bus-dev = <&fab_mc_virt_display>;
   qcom,bcms = <&bcm_mc0_display>, <&bcm_acv_display>;
  };

  slv_qns2_mem_noc_display:slv-qns2-mem-noc_display {
   cell-id = <20514>;
   label = "slv-qns2-mem-noc_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_mmss_noc_display>;
   qcom,connections = <&mas_qnm_mnoc_sf_display>;
   qcom,bcms = <&bcm_mm2_display>;
  };

  slv_qns_mem_noc_hf_display:slv-qns-mem-noc-hf_display {
   cell-id = <20515>;
   label = "slv-qns-mem-noc-hf_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_mmss_noc_display>;
   qcom,connections = <&mas_qnm_mnoc_hf_display>;
   qcom,bcms = <&bcm_mm0_display>;
  };
 };
};
# 4146 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sm8150-pcie.dtsi" 1
# 17 "../arch/arm64/boot/dts/qcom/sm8150-pcie.dtsi"
&soc {
 pcie0: qcom,pcie@1c00000 {
  compatible = "qcom,pci-msm";
  cell-index = <0>;

  reg = <0x1c00000 0x4000>,
   <0x1c04000 0x1000>,
   <0x60000000 0xf1d>,
   <0x60000f20 0xa8>,
   <0x60001000 0x1000>,
   <0x60100000 0x100000>,
   <0x60200000 0x100000>,
   <0x60300000 0x3d00000>;

  reg-names = "parf", "phy", "dm_core", "elbi",
    "iatu", "conf", "io", "bars";

  #address-cells = <3>;
  #size-cells = <2>;
  ranges = <0x01000000 0x0 0x60200000 0x60200000 0x0 0x100000>,
   <0x02000000 0x0 0x60300000 0x60300000 0x0 0x3d00000>;
  interrupt-parent = <&pcie0>;
  interrupts = <0 1 2 3 4 5>;
  interrupt-names = "int_msi", "int_a", "int_b", "int_c", "int_d",
    "int_global_int";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0xffffffff>;
  interrupt-map = <0 0 0 0 &intc 0 141 0
    0 0 0 1 &intc 0 149 0
    0 0 0 2 &intc 0 150 0
    0 0 0 3 &intc 0 151 0
    0 0 0 4 &intc 0 152 0
    0 0 0 5 &intc 0 140 0>;

  qcom,phy-sequence = <0x0840 0x03 0x0
    0x0094 0x08 0x0
    0x0154 0x34 0x0
    0x016c 0x08 0x0
    0x0058 0x0f 0x0
    0x00a4 0x42 0x0
    0x0110 0x24 0x0
    0x011c 0x03 0x0
    0x0118 0xb4 0x0
    0x010c 0x02 0x0
    0x01bc 0x11 0x0
    0x00bc 0x82 0x0
    0x00d4 0x03 0x0
    0x00d0 0x55 0x0
    0x00cc 0x55 0x0
    0x00b0 0x1a 0x0
    0x00ac 0x0a 0x0
    0x00c4 0x68 0x0
    0x00e0 0x02 0x0
    0x00dc 0xaa 0x0
    0x00d8 0xab 0x0
    0x00b8 0x34 0x0
    0x00b4 0x14 0x0
    0x0158 0x01 0x0
    0x0074 0x06 0x0
    0x007c 0x16 0x0
    0x0084 0x36 0x0
    0x0078 0x06 0x0
    0x0080 0x16 0x0
    0x0088 0x36 0x0
    0x01b0 0x1e 0x0
    0x01ac 0xb9 0x0
    0x01b8 0x18 0x0
    0x01b4 0x94 0x0
    0x0050 0x07 0x0
    0x0010 0x00 0x0
    0x001c 0x31 0x0
    0x0020 0x01 0x0
    0x0024 0xde 0x0
    0x0028 0x07 0x0
    0x0030 0x4c 0x0
    0x0034 0x06 0x0
    0x029c 0x12 0x0
    0x0284 0x05 0x0
    0x0c38 0x03 0x0
    0x0518 0x1c 0x0
    0x0524 0x14 0x0
    0x04e8 0x00 0x0
    0x04ec 0x0e 0x0
    0x04f0 0x4a 0x0
    0x04f4 0x0f 0x0
    0x05b4 0x04 0x0
    0x0434 0x7f 0x0
    0x0444 0x70 0x0
    0x0510 0x17 0x0
    0x0598 0xd4 0x0
    0x059c 0x54 0x0
    0x05a0 0xdb 0x0
    0x05a4 0x39 0x0
    0x05a8 0x31 0x0
    0x0584 0x24 0x0
    0x0588 0xe4 0x0
    0x058c 0xec 0x0
    0x0590 0x39 0x0
    0x0594 0x37 0x0
    0x0570 0x7f 0x0
    0x0574 0xff 0x0
    0x0578 0xff 0x0
    0x057c 0xdb 0x0
    0x0580 0x75 0x0
    0x04fc 0x00 0x0
    0x04f8 0xc0 0x0
    0x0414 0x04 0x0
    0x09a4 0x01 0x0
    0x0c90 0x00 0x0
    0x0c40 0x01 0x0
    0x0c48 0x01 0x0
    0x0c50 0x00 0x0
    0x0048 0x90 0x0
    0x0c1c 0xc1 0x0
    0x0988 0x66 0x0
    0x0998 0x08 0x0
    0x08dc 0x0d 0x0
    0x09ec 0x01 0x0
    0x04b4 0x02 0x0
    0x04b8 0x02 0x0
    0x04bc 0xaa 0x0
    0x04c0 0x00 0x0
    0x04d4 0x54 0x0
    0x04d8 0x07 0x0
    0x0460 0xa0 0x0
    0x05c4 0x0c 0x0
    0x0464 0x00 0x0
    0x05c0 0x10 0x0
    0x04dc 0x05 0x0
    0x0408 0x0c 0x0
    0x0414 0x03 0x0
    0x0800 0x00 0x0
    0x0844 0x03 0x0>;

  pinctrl-names = "default";
  pinctrl-0 = <&pcie0_clkreq_default
   &pcie0_perst_default
   &pcie0_wake_default>;

  perst-gpio = <&tlmm 35 0>;
  wake-gpio = <&tlmm 37 0>;

  gdsc-vdd-supply = <&pcie_0_gdsc>;
  vreg-1.8-supply = <&pm8150l_l3>;
  vreg-0.9-supply = <&pm8150_l5>;
  vreg-cx-supply = <&VDD_CX_LEVEL>;

  qcom,vreg-1.8-voltage-level = <1200000 1200000 24000>;
  qcom,vreg-0.9-voltage-level = <880000 880000 24000>;
  qcom,vreg-cx-voltage-level = <(65535 + 1)
      (256 + 1) 0>;

  msi-parent = <&pcie0_msi>;

  qcom,no-l0s-supported;

  qcom,ep-latency = <10>;

  qcom,slv-addr-space-size = <0x4000000>;

  qcom,phy-status-offset = <0x814>;
  qcom,phy-power-down-offset = <0x840>;

  qcom,boot-option = <0x1>;

  linux,pci-domain = <0>;

  qcom,pcie-phy-ver = <0x40>;
  qcom,use-19p2mhz-aux-clk;

  qcom,smmu-sid-base = <0x1d80>;

  iommu-map = <0x0 &apps_smmu 0x1d80 0x1>,
   <0x100 &apps_smmu 0x1d81 0x1>,
   <0x200 &apps_smmu 0x1d82 0x1>,
   <0x300 &apps_smmu 0x1d83 0x1>,
   <0x400 &apps_smmu 0x1d84 0x1>,
   <0x500 &apps_smmu 0x1d85 0x1>,
   <0x600 &apps_smmu 0x1d86 0x1>,
   <0x700 &apps_smmu 0x1d87 0x1>,
   <0x800 &apps_smmu 0x1d88 0x1>,
   <0x900 &apps_smmu 0x1d89 0x1>,
   <0xa00 &apps_smmu 0x1d8a 0x1>,
   <0xb00 &apps_smmu 0x1d8b 0x1>,
   <0xc00 &apps_smmu 0x1d8c 0x1>,
   <0xd00 &apps_smmu 0x1d8d 0x1>,
   <0xe00 &apps_smmu 0x1d8e 0x1>,
   <0xf00 &apps_smmu 0x1d8f 0x1>;

  qcom,msm-bus,name = "pcie0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <45 512 0 0>,
    <45 512 500 800>;

  clocks = <&clock_gcc 55>,
   <&clock_rpmh 0>,
   <&clock_gcc 50>,
   <&clock_gcc 52>,
   <&clock_gcc 54>,
   <&clock_gcc 56>,
   <&clock_gcc 53>,
   <&clock_gcc 57>,
   <&clock_gcc 0>,
   <&clock_gcc 48>,
   <&clock_gcc 66>;

  clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src",
    "pcie_0_aux_clk", "pcie_0_cfg_ahb_clk",
    "pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk",
    "pcie_0_ldo", "pcie_0_slv_q2a_axi_clk",
    "pcie_tbu_clk", "pcie_phy_refgen_clk",
    "pcie_phy_aux_clk";

  max-clock-frequency-hz = <0>, <0>, <19200000>, <0>, <0>, <0>,
     <0>, <0>, <0>, <0>, <100000000>, <0>;

  resets = <&clock_gcc 4>,
   <&clock_gcc 5>;

  reset-names = "pcie_0_core_reset",
    "pcie_0_phy_reset";

  pcie_rc0: pcie_rc0 {
   reg = <0 0 0 0 0>;
  };
 };

 pcie0_msi: qcom,pcie0_msi@17a00040 {
  compatible = "qcom,pci-msi";
  msi-controller;
  reg = <0x17a00040 0x0>;
  interrupt-parent = <&pdc>;
  interrupts = <0 768 1>,
   <0 769 1>,
   <0 770 1>,
   <0 771 1>,
   <0 772 1>,
   <0 773 1>,
   <0 774 1>,
   <0 775 1>,
   <0 776 1>,
   <0 777 1>,
   <0 778 1>,
   <0 779 1>,
   <0 780 1>,
   <0 781 1>,
   <0 782 1>,
   <0 783 1>,
   <0 784 1>,
   <0 785 1>,
   <0 786 1>,
   <0 787 1>,
   <0 788 1>,
   <0 789 1>,
   <0 790 1>,
   <0 791 1>,
   <0 792 1>,
   <0 793 1>,
   <0 794 1>,
   <0 795 1>,
   <0 796 1>,
   <0 797 1>,
   <0 798 1>,
   <0 799 1>;
 };

 pcie1: qcom,pcie@1c08000 {
  compatible = "qcom,pci-msm-asus-remove";
  cell-index = <1>;

  reg = <0x1c08000 0x4000>,
   <0x1c0c000 0x2000>,
   <0x40000000 0xf1d>,
   <0x40000f20 0xa8>,
   <0x40001000 0x1000>,
   <0x40100000 0x100000>,
   <0x40200000 0x100000>,
   <0x40300000 0x1fd00000>;

  reg-names = "parf", "phy", "dm_core", "elbi",
    "iatu", "conf", "io", "bars";

  #address-cells = <3>;
  #size-cells = <2>;
  ranges = <0x01000000 0x0 0x40200000 0x40200000 0x0 0x100000>,
   <0x02000000 0x0 0x40300000 0x40300000 0x0 0x1fd00000>;
  interrupt-parent = <&pcie1>;
  interrupts = <0 1 2 3 4 5>;
  interrupt-names = "int_msi", "int_a", "int_b", "int_c", "int_d",
    "int_global_int";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0xffffffff>;
  interrupt-map = <0 0 0 0 &intc 0 307 0
    0 0 0 1 &intc 0 434 0
    0 0 0 2 &intc 0 435 0
    0 0 0 3 &intc 0 438 0
    0 0 0 4 &intc 0 439 0
    0 0 0 5 &intc 0 306 0>;

  qcom,phy-sequence = <0x0a40 0x03 0x0
    0x0010 0x00 0x0
    0x001c 0x31 0x0
    0x0020 0x01 0x0
    0x0024 0xde 0x0
    0x0028 0x07 0x0
    0x0030 0x4c 0x0
    0x0034 0x06 0x0
    0x0048 0x90 0x0
    0x0050 0x07 0x0
    0x0058 0x0f 0x0
    0x0074 0x06 0x0
    0x0078 0x06 0x0
    0x007c 0x16 0x0
    0x0080 0x16 0x0
    0x0084 0x36 0x0
    0x0088 0x36 0x0
    0x0094 0x08 0x0
    0x00a4 0x42 0x0
    0x00ac 0x0a 0x0
    0x00b0 0x1a 0x0
    0x00b4 0x14 0x0
    0x00b8 0x34 0x0
    0x00bc 0x82 0x0
    0x00c4 0x68 0x0
    0x00cc 0x55 0x0
    0x00d0 0x55 0x0
    0x00d4 0x03 0x0
    0x00d8 0xab 0x0
    0x00dc 0xaa 0x0
    0x00e0 0x02 0x0
    0x010c 0x02 0x0
    0x0110 0x24 0x0
    0x0118 0xb4 0x0
    0x011c 0x03 0x0
    0x0154 0x32 0x0
    0x0158 0x01 0x0
    0x016c 0x08 0x0
    0x01ac 0xb9 0x0
    0x01b0 0x1e 0x0
    0x01b4 0x94 0x0
    0x01b8 0x18 0x0
    0x01bc 0x01 0x0
    0x0284 0x05 0x0
    0x029c 0x12 0x0
    0x0408 0x0c 0x0
    0x0414 0x03 0x0
    0x0434 0x7f 0x0
    0x0444 0x70 0x0
    0x04d8 0x01 0x0
    0x04e8 0x00 0x0
    0x04ec 0x0e 0x0
    0x04f0 0x4a 0x0
    0x04f4 0x0f 0x0
    0x04f8 0xc0 0x0
    0x04fc 0x00 0x0
    0x0510 0x17 0x0
    0x0518 0x1c 0x0
    0x051c 0x03 0x0
    0x0524 0x14 0x0
    0x0570 0x7f 0x0
    0x0574 0xff 0x0
    0x0578 0xff 0x0
    0x057c 0xdb 0x0
    0x0580 0x75 0x0
    0x0584 0x24 0x0
    0x0588 0xe4 0x0
    0x058c 0xec 0x0
    0x0590 0x39 0x0
    0x0594 0x36 0x0
    0x0598 0xd4 0x0
    0x059c 0x54 0x0
    0x05a0 0xdb 0x0
    0x05a4 0x39 0x0
    0x05a8 0x31 0x0
    0x05b4 0x04 0x0
    0x04b4 0x02 0x0
    0x04b8 0x02 0x0
    0x04bc 0xaa 0x0
    0x04c0 0x00 0x0
    0x04d4 0x54 0x0
    0x04d8 0x07 0x0
    0x0460 0xa0 0x0
    0x05c4 0x0c 0x0
    0x0464 0x00 0x0
    0x05c0 0x10 0x0
    0x04dc 0x05 0x0
    0x0684 0x05 0x0
    0x069c 0x12 0x0
    0x0808 0x0c 0x0
    0x0814 0x03 0x0
    0x0834 0x7f 0x0
    0x0844 0x70 0x0
    0x08d8 0x01 0x0
    0x08e8 0x00 0x0
    0x08ec 0x0e 0x0
    0x08f0 0x4a 0x0
    0x08f4 0x0f 0x0
    0x08f8 0xc0 0x0
    0x08fc 0x00 0x0
    0x0910 0x17 0x0
    0x0918 0x1c 0x0
    0x091c 0x03 0x0
    0x0924 0x14 0x0
    0x0970 0x7f 0x0
    0x0974 0xff 0x0
    0x0978 0xff 0x0
    0x097c 0xdb 0x0
    0x0980 0x75 0x0
    0x0984 0x24 0x0
    0x0988 0xe4 0x0
    0x098c 0xec 0x0
    0x0990 0x3a 0x0
    0x0994 0x36 0x0
    0x0998 0xd4 0x0
    0x099c 0x54 0x0
    0x09a0 0xdb 0x0
    0x09a4 0x39 0x0
    0x09a8 0x31 0x0
    0x09b4 0x04 0x0
    0x08b4 0x02 0x0
    0x08b8 0x02 0x0
    0x08bc 0xaa 0x0
    0x08c0 0x00 0x0
    0x08d4 0x54 0x0
    0x08d8 0x07 0x0
    0x0860 0xa0 0x0
    0x09c4 0x0c 0x0
    0x0864 0x00 0x0
    0x09c0 0x10 0x0
    0x08dc 0x05 0x0
    0x0a98 0x01 0x0
    0x0abc 0x56 0x0
    0x0adc 0x0d 0x0
    0x0b88 0x66 0x0
    0x0ba4 0x01 0x0
    0x0b98 0x08 0x0
    0x0e14 0x07 0x0
    0x0e1c 0xc1 0x0
    0x0e40 0x01 0x0
    0x0e48 0x01 0x0
    0x0e78 0x50 0x0
    0x0e90 0x00 0x0
    0x0ea0 0x11 0x0
    0x0e38 0x03 0x0
    0x0e50 0x00 0x0
    0x0e20 0x01 0x0
    0x0a00 0x00 0x0
    0x0a44 0x03 0x0>;

  pinctrl-names = "default";
  pinctrl-0 = <&pcie1_clkreq_default
   &pcie1_perst_default
   &pcie1_wake_default>;

  perst-gpio = <&tlmm 102 0>;
  wake-gpio = <&tlmm 104 0>;

  gdsc-vdd-supply = <&pcie_1_gdsc>;
  vreg-1.8-supply = <&pm8150l_l3>;
  vreg-0.9-supply = <&pm8150_l5>;
  vreg-cx-supply = <&VDD_CX_LEVEL>;

  qcom,vreg-1.8-voltage-level = <1200000 1200000 24000>;
  qcom,vreg-0.9-voltage-level = <880000 880000 24000>;
  qcom,vreg-cx-voltage-level = <(65535 + 1)
      (256 + 1) 0>;

  msi-parent = <&pcie1_msi>;

  qcom,no-l0s-supported;

  qcom,ep-latency = <10>;

  qcom,slv-addr-space-size = <0x20000000>;

  qcom,phy-status-offset = <0xa14>;
  qcom,phy-power-down-offset = <0xa40>;

  qcom,boot-option = <0x1>;

  linux,pci-domain = <1>;

  qcom,pcie-phy-ver = <0x40>;
  qcom,use-19p2mhz-aux-clk;

  qcom,smmu-sid-base = <0x1e00>;

  iommu-map = <0x0 &apps_smmu 0x1e00 0x1>,
   <0x100 &apps_smmu 0x1e01 0x1>,
   <0x200 &apps_smmu 0x1e02 0x1>,
   <0x300 &apps_smmu 0x1e03 0x1>,
   <0x400 &apps_smmu 0x1e04 0x1>,
   <0x500 &apps_smmu 0x1e05 0x1>,
   <0x600 &apps_smmu 0x1e06 0x1>,
   <0x700 &apps_smmu 0x1e07 0x1>,
   <0x800 &apps_smmu 0x1e08 0x1>,
   <0x900 &apps_smmu 0x1e09 0x1>,
   <0xa00 &apps_smmu 0x1e0a 0x1>,
   <0xb00 &apps_smmu 0x1e0b 0x1>,
   <0xc00 &apps_smmu 0x1e0c 0x1>,
   <0xd00 &apps_smmu 0x1e0d 0x1>,
   <0xe00 &apps_smmu 0x1e0e 0x1>,
   <0xf00 &apps_smmu 0x1e0f 0x1>;

  qcom,msm-bus,name = "pcie1";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <100 512 0 0>,
    <100 512 500 800>;

  clocks = <&clock_gcc 63>,
   <&clock_rpmh 0>,
   <&clock_gcc 58>,
   <&clock_gcc 60>,
   <&clock_gcc 62>,
   <&clock_gcc 64>,
   <&clock_gcc 61>,
   <&clock_gcc 65>,
   <&clock_gcc 0>,
   <&clock_gcc 49>,
   <&clock_gcc 66>;

  clock-names = "pcie_1_pipe_clk", "pcie_1_ref_clk_src",
    "pcie_1_aux_clk", "pcie_1_cfg_ahb_clk",
    "pcie_1_mstr_axi_clk", "pcie_1_slv_axi_clk",
    "pcie_1_ldo", "pcie_1_slv_q2a_axi_clk",
    "pcie_tbu_clk", "pcie_phy_refgen_clk",
    "pcie_phy_aux_clk";

  max-clock-frequency-hz = <0>, <0>, <19200000>, <0>, <0>, <0>,
     <0>, <0>, <0>, <0>, <100000000>, <0>;

  resets = <&clock_gcc 6>,
   <&clock_gcc 7>;

  reset-names = "pcie_1_core_reset",
    "pcie_1_phy_reset";

  pcie_rc1: pcie_rc1 {
   reg = <0 0 0 0 0>;
  };
 };

 pcie1_msi: qcom,pcie1_msi@17a00040 {
  compatible = "qcom,pci-msi";
  msi-controller;
  reg = <0x17a00040 0x0>;
  interrupt-parent = <&pdc>;
  interrupts = <0 800 1>,
   <0 801 1>,
   <0 802 1>,
   <0 803 1>,
   <0 804 1>,
   <0 805 1>,
   <0 806 1>,
   <0 807 1>,
   <0 808 1>,
   <0 809 1>,
   <0 810 1>,
   <0 811 1>,
   <0 812 1>,
   <0 813 1>,
   <0 814 1>,
   <0 815 1>,
   <0 816 1>,
   <0 817 1>,
   <0 818 1>,
   <0 819 1>,
   <0 820 1>,
   <0 821 1>,
   <0 822 1>,
   <0 823 1>,
   <0 824 1>,
   <0 825 1>,
   <0 826 1>,
   <0 827 1>,
   <0 828 1>,
   <0 829 1>,
   <0 830 1>,
   <0 831 1>;
 };
};
# 4147 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sm8150-smp2p.dtsi" 1
# 15 "../arch/arm64/boot/dts/qcom/sm8150-smp2p.dtsi"
&soc {

 qcom,smp2p-modem@1799000c {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;
  interrupts = <0 451 1>;
  qcom,ipc = <&apcs 0 14>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_ipa_1_out: qcom,smp2p-ipa-1-out {
   qcom,entry-name = "ipa";
   #qcom,smem-state-cells = <1>;
  };


  smp2p_ipa_1_in: qcom,smp2p-ipa-1-in {
   qcom,entry-name = "ipa";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_wlan_1_in: qcom,smp2p-wlan-1-in {
   qcom,entry-name = "wlan";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

 };

 qcom,smp2p-adsp@1799000c {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;
  interrupts = <0 158 1>;
  qcom,ipc = <&apcs 0 10>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_rdbg2_out: qcom,smp2p-rdbg2-out {
   qcom,entry-name = "rdbg";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_rdbg2_in: qcom,smp2p-rdbg2-in {
   qcom,entry-name = "rdbg";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 qcom,smp2p-dsps@1799000c {
  compatible = "qcom,smp2p";
  qcom,smem = <481>, <430>;
  interrupts = <0 172 1>;
  qcom,ipc = <&apcs 0 26>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <3>;

  dsps_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  dsps_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  sleepstate_smp2p_out: sleepstate-out {
   qcom,entry-name = "sleepstate";
   #qcom,smem-state-cells = <1>;
  };

  sleepstate_smp2p_in: qcom,sleepstate-in {
   qcom,entry-name = "sleepstate_see";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 qcom,smp2p-cdsp@1799000c {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;
  interrupts = <0 576 1>;
  qcom,ipc = <&apcs 0 6>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  cdsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  cdsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_rdbg5_out: qcom,smp2p-rdbg5-out {
   qcom,entry-name = "rdbg";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_rdbg5_in: qcom,smp2p-rdbg5-in {
   qcom,entry-name = "rdbg";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_qvrexternal5_out: qcom,smp2p-qvrexternal5-out {
   qcom,entry-name = "qvrexternal";
   #qcom,smem-state-cells = <1>;
  };
 };

};
# 4148 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sm8150-coresight.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sm8150-coresight.dtsi"
&soc {

 replicator_qdss: replicator@6046000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b909>;

  reg = <0x6046000 0x1000>;
  reg-names = "replicator-base";

  coresight-name = "coresight-replicator-qdss";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    replicator0_out_tmc_etr: endpoint {
     remote-endpoint=
      <&tmc_etr_in_replicator0>;
    };
   };

   port@1 {
    reg = <1>;
    replicator0_out_replicator1_in: endpoint {
     remote-endpoint=
     <&replicator1_in_replicator0_out>;
    };
   };

   port@2 {
    reg = <0>;
    replicator0_in_tmc_etf: endpoint {
     slave-mode;
     remote-endpoint=
      <&tmc_etf_out_replicator0>;
    };
   };
  };
 };

 replicator_qdss1: replicator@604A000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b909>;

  reg = <0x604A000 0x1000>;
  reg-names = "replicator-base";

  coresight-name = "coresight-replicator-qdss1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <1>;
    replicator1_out_funnel_swao: endpoint {
     remote-endpoint=
     <&funnel_swao_in_replicator1_out>;
    };
   };

   port@1 {
    reg = <1>;
    replicator1_in_replicator0_out: endpoint {
     slave-mode;
     remote-endpoint=
     <&replicator0_out_replicator1_in>;
    };
   };
  };
 };

 replicator_swao: replicator@6b0a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b909>;

  reg = <0x6b0a000 0x1000>;
  reg-names = "replicator-base";

  coresight-name = "coresight-replicator-swao";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;





   port@0 {
    reg = <1>;
    replicator_swao_out_eud: endpoint {
     remote-endpoint =
       <&eud_in_replicator_swao>;
    };
   };

   port@1 {
    reg = <0>;
    replicator_swao_out_funnel_in1: endpoint {
     remote-endpoint =
     <&funnel_in1_in_replicator_swao>;
    };
   };

   port@2 {
    reg = <0>;
    replicator_swao_in_tmc_etf_swao: endpoint {
     slave-mode;
     remote-endpoint =
       <&tmc_etf_swao_out_replicator_swao>;
    };
   };

  };
 };

 tmc_etf_swao: tmc@6b09000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;

  reg = <0x6b09000 0x1000>;
  reg-names = "tmc-base";

  coresight-name = "coresight-tmc-etf-swao";
  coresight-csr = <&csr>;
  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    tmc_etf_swao_out_replicator_swao: endpoint {
     remote-endpoint=
       <&replicator_swao_in_tmc_etf_swao>;
    };
   };

   port@1 {
    reg = <0>;
    tmc_etf_swao_in_funnel_swao: endpoint {
     slave-mode;
     remote-endpoint=
       <&funnel_swao_out_tmc_etf_swao>;
    };
   };
  };

 };

 funnel_swao:funnel@0x6b08000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6b08000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-swao";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_swao_out_tmc_etf_swao: endpoint {
     remote-endpoint =
      <&tmc_etf_swao_in_funnel_swao>;
    };
   };
   port@1 {
    reg = <5>;
    funnel_swao_in_ssc_etm0: endpoint {
     slave-mode;
     remote-endpoint=
      <&ssc_etm0_out_funnel_swao>;
    };
   };
   port@2 {
    reg = <6>;
    funnel_swao_in_replicator1_out: endpoint {
     slave-mode;
     remote-endpoint=
      <&replicator1_out_funnel_swao>;
    };
   };
   port@3 {
    reg = <7>;
    funnel_swao_in_tpda_swao: endpoint {
     slave-mode;
     remote-endpoint=
      <&tpda_swao_out_funnel_swao>;
    };
   };
  };
 };

 tpda_swao: tpda@6b01000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x6b01000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-swao";

  qcom,tpda-atid = <71>;
  qcom,dsb-elem-size = <1 32>;
  qcom,cmb-elem-size = <0 64>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    tpda_swao_out_funnel_swao: endpoint {
     remote-endpoint =
      <&funnel_swao_in_tpda_swao>;
    };

   };

   port@1 {
    reg = <0>;
    tpda_swao_in_tpdm_swao0: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_swao0_out_tpda_swao>;
    };
   };

   port@2 {
    reg = <1>;
    tpda_swao_in_tpdm_swao1: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_swao1_out_tpda_swao>;
    };

   };
  };
 };

 tpdm_swao0: tpdm@6b02000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;

  reg = <0x6b02000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-swao-0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_swao0_out_tpda_swao: endpoint {
   remote-endpoint = <&tpda_swao_in_tpdm_swao0>;
   };
  };
 };

 tpdm_swao1: tpdm@6b03000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6b03000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name="coresight-tpdm-swao-1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_swao1_out_tpda_swao: endpoint {
    remote-endpoint = <&tpda_swao_in_tpdm_swao1>;
   };
  };
 };

 tmc_etr: tmc@6048000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;

  reg = <0x6048000 0x1000>,
        <0x6064000 0x15000>;
  reg-names = "tmc-base", "bam-base";

  qcom,smmu-s1-bypass;
  iommus = <&apps_smmu 0x05e0 0>,
   <&apps_smmu 0x04a0 0>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  arm,buffer-size = <0x400000>;

  coresight-name = "coresight-tmc-etr";
  coresight-ctis = <&cti0 &cti0>;
  coresight-csr = <&csr>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  interrupts = <0 270 1>;
  interrupt-names = "byte-cntr-irq";

  port {
   tmc_etr_in_replicator0: endpoint {
    slave-mode;
    remote-endpoint = <&replicator0_out_tmc_etr>;
   };
  };
 };

 tmc_etf: tmc@6047000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;

  reg = <0x6047000 0x1000>;
  reg-names = "tmc-base";

  coresight-name = "coresight-tmc-etf";
  coresight-ctis = <&cti0 &cti0>;
  coresight-csr = <&csr>;
  arm,default-sink;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    tmc_etf_out_replicator0: endpoint {
     remote-endpoint =
      <&replicator0_in_tmc_etf>;
    };
   };

   port@1 {
    reg = <0>;
    tmc_etf_in_funnel_merg: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_merg_out_tmc_etf>;
    };
   };
  };

 };

 funnel_merg: funnel@6045000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6045000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-merg";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_merg_out_tmc_etf: endpoint {
     remote-endpoint =
      <&tmc_etf_in_funnel_merg>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_merg_in_funnel_in0: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in0_out_funnel_merg>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_merg_in_funnel_in1: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in1_out_funnel_merg>;
    };
   };

   port@3 {
    reg = <2>;
    funnel_merg_in_funnel_in2: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in2_out_funnel_merg>;
    };
   };
  };
 };

 stm: stm@6002000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b962>;

  reg = <0x6002000 0x1000>,
        <0x16280000 0x180000>,
        <0x7820f0 0x4>;
  reg-names = "stm-base", "stm-stimulus-base", "stm-debug-status";

  coresight-name = "coresight-stm";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   stm_out_funnel_in0: endpoint {
    remote-endpoint = <&funnel_in0_in_stm>;
   };
  };

 };

 hwevent: hwevent@0x091866F0 {
  compatible = "qcom,coresight-hwevent";
  reg = <0x091866F0 0x4>,
       <0x91966F0 0x4>,
        <0x9186038 0x4>,
        <0x9196038 0x4>,
        <0x17E00034 0x4>,
       <0x18200050 0x80>,
       <0x02C8D050 0x80>,
       <0x0AF20050 0x80>;
  reg-names = "ddr-ch0-cfg", "ddr-ch23-cfg", "ddr-ch0-ctrl",
       "ddr-ch23-ctrl", "apss-testbus-mux-cfg",
       "apss-rsc-hwevent-mux0-select",
       "gpu-rsc-hwevent-mux0-select",
       "sde-rsc-hwevent-mux0-select";

  coresight-name = "coresight-hwevent";
  coresight-csr = <&csr>;
  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 csr: csr@0x6001000 {
  compatible = "qcom,coresight-csr";
  reg = <0x6001000 0x1000>;
  reg-names = "csr-base";

  coresight-name = "coresight-csr";
  qcom,usb-bam-support;
  qcom,hwctrl-set-support;
  qcom,set-byte-cntr-support;

  qcom,blk-size = <1>;
 };

 swao_csr: csr@6b0e000 {
  compatible = "qcom,coresight-csr";
  reg = <0x6b0e000 0x1000>;
  reg-names = "csr-base";

  coresight-name = "coresight-swao-csr";
  qcom,timestamp-support;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,blk-size = <1>;
 };

 funnel_in0: funnel@0x6041000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6041000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_in0_out_funnel_merg: endpoint {
     remote-endpoint =
      <&funnel_merg_in_funnel_in0>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_in0_in_funnel_spss: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_spss_out_funnel_in0>;
    };
   };

   port@2 {
    reg = <6>;
    funnel_in0_in_funnel_qatb: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_qatb_out_funnel_in0>;
    };
   };

   port@3 {
    reg = <7>;
    funnel_in0_in_stm: endpoint {
     slave-mode;
     remote-endpoint = <&stm_out_funnel_in0>;
    };
   };
  };
 };

 funnel_in1: funnel@0x6042000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6042000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_in1_out_funnel_merg: endpoint {
     remote-endpoint =
      <&funnel_merg_in_funnel_in1>;
    };
   };
   port@1 {
    reg = <2>;
    funnel_in1_in_funnel_dl_south: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_dl_south_out_funnel_in1>;
    };
   };
   port@2 {
    reg = <3>;
    funnel_in1_in_modem_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&modem_etm0_out_funnel_in1>;
    };
   };
   port@3 {
    reg = <4>;
    funnel_in1_in_replicator_swao: endpoint {
     slave-mode;
     remote-endpoint =
     <&replicator_swao_out_funnel_in1>;
    };
   };
   port@4 {
    reg = <6>;
    funnel_in1_in_funnel_dl_north: endpoint {
     slave-mode;
     remote-endpoint =
     <&funnel_dl_north_out_funnel_in1>;
    };
   };
  };
 };

 funnel_in2: funnel@0x6043000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6043000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in2";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_in2_out_funnel_merg: endpoint {
     remote-endpoint =
       <&funnel_merg_in_funnel_in2>;
    };
   };

   port@1 {
    reg = <2>;
    funnel_in2_in_funnel_apss_merg: endpoint {
     slave-mode;
     remote-endpoint =
       <&funnel_apss_merg_out_funnel_in2>;
    };

   };
   port@2 {
    reg = <4>;
    funnel_in2_in_tpda_modem: endpoint {
     slave-mode;
     remote-endpoint =
       <&tpda_modem_out_funnel_in2>;
    };
   };
  };
 };

 tpda: tpda@6004000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x6004000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda";

  qcom,tpda-atid = <65>;
  qcom,bc-elem-size = <10 32>,
        <13 32>;
  qcom,tc-elem-size = <13 32>;
  qcom,dsb-elem-size = <0 32>,
         <2 32>,
         <3 32>,
         <5 32>,
         <6 32>,
         <10 32>,
         <11 32>,
         <13 32>;
  qcom,cmb-elem-size = <3 64>,
         <7 64>,
         <10 64>,
         <13 64>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_out_funnel_qatb: endpoint {
     remote-endpoint =
      <&funnel_qatb_in_tpda>;
    };

   };

   port@1 {
    reg = <0>;
    tpda_in_funnel_dl_mm: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_dl_mm_out_tpda>;
    };
   };
   port@2 {
    reg = <1>;
    tpda_in_funnel_dl_mm1: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_dl_mm1_out_tpda>;
    };
   };

   port@3 {
    reg = <2>;
    tpda_in_tpdm_center: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_center_out_tpda>;
    };
   };


   port@4 {
    reg = <4>;
    tpda_in_funnel_lpass: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_lpass_out_tpda>;
    };
   };

   port@5 {
    reg = <5>;
    tpda_in_funnel_turing: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_turing_out_tpda>;
    };
   };

   port@6 {
    reg = <6>;
    tpda_in_funnel_ddr_0: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_ddr_0_out_tpda>;
    };
   };

   port@7 {
    reg = <8>;
    tpda_in_tpdm_vsense: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_vsense_out_tpda>;
    };
   };

   port@8 {
    reg = <10>;
    tpda_in_tpdm_prng: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_prng_out_tpda>;
    };
   };

   port@9 {
    reg = <13>;
    tpda_in_tpdm_pimem: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_pimem_out_tpda>;
    };
   };

   port@10 {
    reg = <14>;
    tpda_in_tpdm_npu: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_npu_out_tpda>;
    };
   };
  };
 };

 tpda_modem: tpda@6832000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x6832000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-modem";

  qcom,tpda-atid = <67>;
  qcom,dsb-elem-size = <0 32>;
  qcom,cmb-elem-size = <0 64>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_modem_out_funnel_in2: endpoint {
     remote-endpoint =
      <&funnel_in2_in_tpda_modem>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_modem_in_tpdm_modem: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_modem_out_tpda_modem>;
    };
   };
  };
 };

 tpdm_modem: tpdm@6830000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6830000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-modem";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_modem_out_tpda_modem: endpoint {
    remote-endpoint = <&tpda_modem_in_tpdm_modem>;
   };
  };
 };

 funnel_lpass: funnel@6846000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6846000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-lpass";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_lpass_out_tpda: endpoint {
     remote-endpoint =
         <&tpda_in_funnel_lpass>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_lpass_in_tpdm_lpass: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_lpass_out_funnel_lpass>;
    };
   };
  };
 };

 funnel_lpass_1: funnel_1@6846000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6867020 0x10>,
   <0x6846000 0x1000>;
  reg-names = "funnel-base-dummy", "funnel-base-real";

  coresight-name = "coresight-funnel-lpass-1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,duplicate-funnel;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_lpass_1_out_funnel_qatb: endpoint {
     remote-endpoint =
         <&funnel_qatb_in_funnel_lpass_1>;
    };
   };

   port@1 {
    reg = <2>;
    funnel_lpass_1_in_audio_etm0: endpoint {
     slave-mode;
     remote-endpoint =
         <&audio_etm0_out_funnel_lpass_1>;
    };
   };
  };
 };

 tpdm_lpass: tpdm@6844000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6844000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-lpass";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_lpass_out_funnel_lpass: endpoint {
    remote-endpoint = <&funnel_lpass_in_tpdm_lpass>;
   };
  };
 };

 tpdm_center: tpdm@6c28000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6c28000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-center";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_center_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_center>;
   };
  };
 };

 tpdm_dl_north: tpdm@6ac0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6ac0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dl-north";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_dl_north_out_tpda_dl_north: endpoint {
    remote-endpoint =
     <&tpda_dl_north_in_tpdm_dl_north>;
   };
  };
 };

 tpda_dl_north: tpda@6ac1000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x06ac1000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-dl-north";
  qcom,tpda-atid = <97>;

  qcom,cmb-elem-size = <0 32>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_dl_north_out_funnel_dl_north: endpoint {
     remote-endpoint =
     <&funnel_dl_north_in_tpda_dl_north>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_dl_north_in_tpdm_dl_north: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpdm_dl_north_out_tpda_dl_north>;
    };
   };
  };
 };

 funnel_dl_south: funnel@69c2000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;
  reg = <0x69c2000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-dl-south";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_dl_south_out_funnel_in1: endpoint {
     remote-endpoint =
     <&funnel_in1_in_funnel_dl_south>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_dl_south_in_tpdm_dl_south: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpdm_dl_south_out_funnel_dl_south>;
    };
   };
  };
 };

 tpdm_dl_south: tpdm@69c0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x69c0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dl-south";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_dl_south_out_funnel_dl_south: endpoint {
    remote-endpoint =
     <&funnel_dl_south_in_tpdm_dl_south>;
   };
  };
 };

 funnel_dl_north: funnel@6ac2000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6ac2000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-dl-north";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_dl_north_out_funnel_in1: endpoint {
     remote-endpoint =
         <&funnel_in1_in_funnel_dl_north>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_dl_north_in_tpda_dl_north: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpda_dl_north_out_funnel_dl_north>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_dl_north_in_tpdm_wcss: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpdm_wcss_out_funnel_dl_north>;
    };
   };
  };
 };

 tpdm_wcss: tpdm@699c000 {
  compatible = "qcom,coresight-dummy";

  coresight-name = "coresight-tpdm-wcss";
  qcom,dummy-source;

  port {
   tpdm_wcss_out_funnel_dl_north: endpoint {
    remote-endpoint = <&funnel_dl_north_in_tpdm_wcss>;
   };
  };
 };

 tpdm_prng: tpdm@684c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x684c000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-prng";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_prng_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_prng>;
   };
  };
 };

 funnel_spss: funnel@6883000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6883000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-spss";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_spss_out_funnel_in0: endpoint {
     remote-endpoint =
         <&funnel_in0_in_funnel_spss>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_spss_in_tpda_spss: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpda_spss_out_funnel_spss>;
    };
   };
  };
 };

 tpda_spss: tpda@6882000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x06882000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-spss";

  qcom,tpda-atid = <70>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_spss_out_funnel_spss: endpoint {
     remote-endpoint =
     <&funnel_spss_in_tpda_spss>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_spss_in_tpdm_spss: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpdm_spss_out_tpda_spss>;
    };
   };
  };
 };

 tpdm_spss: tpdm@6880000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6880000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-spss";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_spss_out_tpda_spss: endpoint {
    remote-endpoint = <&tpda_spss_in_tpdm_spss>;
   };
  };
 };

 tpdm_qm: tpdm@69d0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x69d0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-qm";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_qm_out_funnel_dl_mm: endpoint {
    remote-endpoint = <&funnel_dl_mm_in_tpdm_qm>;
   };
  };
 };

 tpda_apss: tpda@7862000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x7862000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-apss";

  qcom,tpda-atid = <66>;
  qcom,dsb-elem-size = <0 32>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_apss_out_funnel_apss_merg: endpoint {
     remote-endpoint =
            <&funnel_apss_merg_in_tpda_apss>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_apss_in_tpdm_apss: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_apss_out_tpda_apss>;
    };
   };
  };
 };

 tpdm_apss: tpdm@7860000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x7860000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-apss";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_apss_out_tpda_apss: endpoint {
    remote-endpoint = <&tpda_apss_in_tpdm_apss>;
   };
  };
 };

 tpda_llm_silver: tpda@78c0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x78c0000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-llm-silver";

  qcom,tpda-atid = <72>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_llm_silver_out_funnel_apss_merg: endpoint {
     remote-endpoint =
     <&funnel_apss_merg_in_tpda_llm_silver>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_llm_silver_in_tpdm_llm_silver: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpdm_llm_silver_out_tpda_llm_silver>;
    };
   };
  };
 };

 tpdm_llm_silver: tpdm@78a0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x78a0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-llm-silver";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_llm_silver_out_tpda_llm_silver: endpoint {
    remote-endpoint =
     <&tpda_llm_silver_in_tpdm_llm_silver>;
   };
  };
 };

 tpda_llm_gold: tpda@78d0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x78d0000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-llm-gold";

  qcom,tpda-atid = <73>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_llm_gold_out_funnel_apss_merg: endpoint {
     remote-endpoint =
       <&funnel_apss_merg_in_tpda_llm_gold>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_llm_gold_in_tpdm_llm_gold: endpoint {
     slave-mode;
     remote-endpoint =
       <&tpdm_llm_gold_out_tpda_llm_gold>;
    };
   };
  };
 };

 tpdm_llm_gold: tpdm@78b0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x78b0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-llm-gold";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_llm_gold_out_tpda_llm_gold: endpoint {
    remote-endpoint =
     <&tpda_llm_gold_in_tpdm_llm_gold>;
   };
  };
 };

 funnel_dl_mm: funnel@6c0b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6c0b000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-dl-mm";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_dl_mm_out_tpda: endpoint {
     remote-endpoint =
         <&tpda_in_funnel_dl_mm>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_dl_mm_in_tpdm_qm: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_qm_out_funnel_dl_mm>;
    };
   };
  };
 };

 funnel_dl_mm1: funnel_1@6c0b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6867000 0x10>,
   <0x6c0b000 0x1000>;
  reg-names = "funnel-base-dummy", "funnel-base-real";

  coresight-name = "coresight-funnel-dl-mm1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,duplicate-funnel;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_dl_mm1_out_tpda: endpoint {
     remote-endpoint =
         <&tpda_in_funnel_dl_mm1>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_dl_mm1_in_tpdm_mm: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_mm_out_funnel_dl_mm1>;
    };
   };
  };
 };

 tpdm_mm: tpdm@6c08000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6c08000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-mm";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_mm_out_funnel_dl_mm1: endpoint {
    remote-endpoint = <&funnel_dl_mm1_in_tpdm_mm>;
   };
  };
 };

 funnel_turing: funnel@6861000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6861000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-turing";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_turing_out_tpda: endpoint {
     remote-endpoint =
         <&tpda_in_funnel_turing>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_turing_in_tpdm_turing: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_turing_out_funnel_turing>;
    };
   };
  };
 };

 funnel_turing_1: funnel_1@6861000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6867010 0x10>,
   <0x6861000 0x1000>;
  reg-names = "funnel-base-dummy", "funnel-base-real";

  coresight-name = "coresight-funnel-turing-1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,duplicate-funnel;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_turing_1_out_funnel_qatb: endpoint {
     remote-endpoint =
         <&funnel_qatb_in_funnel_turing_1>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_turing_1_in_turing_etm0: endpoint {
     slave-mode;
     remote-endpoint =
         <&turing_etm0_out_funnel_turing_1>;
    };
   };
  };
 };

 tpdm_turing: tpdm@6860000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6860000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-turing";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_turing_out_funnel_turing: endpoint {
    remote-endpoint =
        <&funnel_turing_in_tpdm_turing>;
   };
  };
 };

 funnel_ddr_0: funnel@6a05000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6a05000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-ddr-0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_ddr_0_out_tpda: endpoint {
     remote-endpoint =
         <&tpda_in_funnel_ddr_0>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_ddr_0_in_tpdm_ddr: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_ddr_out_funnel_ddr_0>;
    };
   };
  };
 };

 tpdm_ddr: tpdm@6A00000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x06A00000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-ddr";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_ddr_out_funnel_ddr_0: endpoint {
    remote-endpoint = <&funnel_ddr_0_in_tpdm_ddr>;
   };
  };
 };

 tpdm_pimem: tpdm@6850000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6850000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-pimem";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_pimem_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_pimem>;
   };
  };
 };

 tpdm_vsense: tpdm@6840000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6840000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-vsense";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port{
   tpdm_vsense_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_vsense>;
   };
  };
 };

 tpda_olc: tpda@7832000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x7832000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-olc";

  qcom,tpda-atid = <69>;
  qcom,cmb-elem-size = <0 64>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_olc_out_funnel_apss_merg: endpoint {
     remote-endpoint =
      <&funnel_apss_merg_in_tpda_olc>;
    };
   };
   port@1 {
    reg = <0>;
    tpda_olc_in_tpdm_olc: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_olc_out_tpda_olc>;
    };
   };
  };
 };

 tpdm_olc: tpdm@7830000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x7830000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-olc";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port{
   tpdm_olc_out_tpda_olc: endpoint {
    remote-endpoint = <&tpda_olc_in_tpdm_olc>;
   };
  };
 };

 tpdm_npu: tpdm@6980000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6980000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-npu";

  clocks = <&clock_aop 0>,
   <&clock_gcc 47>,
   <&clock_gcc 42>,
   <&clock_npucc 8>,
   <&clock_npucc 9>,
   <&clock_npucc 10>,
   <&clock_npucc 11>,
   <&clock_npucc 12>;

  clock-names = "apb_pclk",
   "gcc_npu_trig_clk",
   "gcc_npu_at_clk",
   "npu_core_apb_clk",
   "npu_core_atb_clk",
   "npu_core_clk",
   "npu_core_clk_src",
   "npu_core_cti_clk";

  qcom,tpdm-clks = "gcc_npu_trig_clk",
   "gcc_npu_at_clk",
   "npu_core_apb_clk",
   "npu_core_atb_clk",
   "npu_core_clk",
   "npu_core_clk_src",
   "npu_core_cti_clk";

  vdd-supply = <&npu_core_gdsc>;
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,tpdm-regs = "vdd", "vdd_cx";

  port{
   tpdm_npu_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_npu>;
   };
  };
 };

 funnel_qatb: funnel@6005000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6005000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-qatb";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_qatb_out_funnel_in0: endpoint {
     remote-endpoint =
      <&funnel_in0_in_funnel_qatb>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_qatb_in_tpda: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpda_out_funnel_qatb>;
    };
   };

   port@2 {
    reg = <4>;
    funnel_qatb_in_funnel_lpass_1: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_lpass_1_out_funnel_qatb>;
    };
   };

   port@3 {
    reg = <5>;
    funnel_qatb_in_funnel_turing_1: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_turing_1_out_funnel_qatb>;
    };
   };
  };
 };

 cti0_apss: cti@78e0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x78e0000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss_cti0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti1_apss: cti@78f0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x78f0000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss_cti1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti2_apss: cti@7900000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x7900000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss_cti2";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti0_ddr0: cti@6a02000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6a02000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ddr_dl_0_cti_0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti1_ddr0: cti@6a03000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6a03000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ddr_dl_0_cti_1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti0_ddr1: cti@6a10000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6a10000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ddr_dl_1_cti_0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti1_ddr1: cti@6a11000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6a11000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ddr_dl_1_cti_1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti0_dlmm: cti@6c09000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6c09000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlmm_cti0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti1_dlmm: cti@6c0a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6c0a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlmm_cti1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti0_dlct: cti@6c29000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6c29000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlct_cti0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti1_dlct: cti@6c2a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6c2a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlct_cti1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti0: cti@6010000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6010000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti1: cti@6011000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6011000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti2: cti@6012000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6012000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti2";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,cti-gpio-trigout = <4>;
  pinctrl-names = "cti-trigout-pctrl";
  pinctrl-0 = <&trigout_a>;
 };

 cti3: cti@6013000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6013000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti3";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti4: cti@6014000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6014000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti4";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti5: cti@6015000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6015000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti5";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti6: cti@6016000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6016000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti6";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti7: cti@6017000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6017000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti7";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti8: cti@6018000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6018000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti8";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti9: cti@6019000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6019000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti9";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti10: cti@601a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x601a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti10";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti11: cti@601b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x601b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti11";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti12: cti@601c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x601c000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti12";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti13: cti@601d000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x601d000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti13";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti14: cti@601e000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x601e000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti14";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti15: cti@601f000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x601f000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti15";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti_cpu0: cti@7020000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x7020000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu0";
  cpu = <&CPU0>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti_cpu1: cti@7120000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x7120000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu1";
  cpu = <&CPU1>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu2: cti@7220000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x7220000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu2";
  cpu = <&CPU2>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu3: cti@7320000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x7320000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu3";
  cpu = <&CPU3>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu4: cti@7420000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x7420000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu4";
  cpu = <&CPU4>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu5: cti@7520000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x7520000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu5";
  cpu = <&CPU5>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu6: cti@7620000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x7620000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu6";
  cpu = <&CPU6>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu7: cti@7720000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x7720000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu7";
  cpu = <&CPU7>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti0_swao:cti@6b04000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6b04000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-swao_cti0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 ipcb_tgu: tgu@6b0c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b999>;
  reg = <0x06B0C000 0x1000>;
  reg-names = "tgu-base";
  tgu-steps = <3>;
  tgu-conditions = <4>;
  tgu-regs = <4>;
  tgu-timer-counters = <8>;

  coresight-name = "coresight-tgu-ipcb";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 turing_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-turing-etm0";
  qcom,inst-id = <13>;

  port{
   turing_etm0_out_funnel_turing_1: endpoint {
    remote-endpoint =
     <&funnel_turing_1_in_turing_etm0>;
   };
  };
 };

 dummy_eud: dummy_sink {
  compatible = "qcom,coresight-dummy";

  coresight-name = "coresight-eud";

  qcom,dummy-sink;
  port {
   eud_in_replicator_swao: endpoint {
    slave-mode;
    remote-endpoint =
     <&replicator_swao_out_eud>;
   };
  };
 };

 modem_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-modem-etm0";
  qcom,inst-id = <2>;

  port {
   modem_etm0_out_funnel_in1: endpoint {
    remote-endpoint =
     <&funnel_in1_in_modem_etm0>;
   };
  };
 };

 audio_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-audio-etm0";
  qcom,inst-id = <5>;

  port {
   audio_etm0_out_funnel_lpass_1: endpoint {
    remote-endpoint =
     <&funnel_lpass_1_in_audio_etm0>;
   };
  };
 };

 ssc_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-ssc-etm0";
  qcom,inst-id = <8>;

  port {
   ssc_etm0_out_funnel_swao: endpoint {
    remote-endpoint =
     <&funnel_swao_in_ssc_etm0>;
   };
  };
 };

 funnel_apss_merg: funnel@7810000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x7810000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss-merg";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_apss_merg_out_funnel_in2: endpoint {
     remote-endpoint =
         <&funnel_in2_in_funnel_apss_merg>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_apss_merg_in_funnel_apss: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_apss_out_funnel_apss_merg>;
    };
   };

   port@2 {
    reg = <2>;
    funnel_apss_merg_in_tpda_olc: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpda_olc_out_funnel_apss_merg>;
    };
   };

   port@3 {
    reg = <3>;
    funnel_apss_merg_in_tpda_llm_silver: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpda_llm_silver_out_funnel_apss_merg>;
    };
   };

   port@4 {
    reg = <4>;
    funnel_apss_merg_in_tpda_llm_gold: endpoint {
     slave-mode;
     remote-endpoint =
       <&tpda_llm_gold_out_funnel_apss_merg>;
    };
   };

   port@5 {
    reg = <5>;
    funnel_apss_merg_in_tpda_apss: endpoint {
     slave-mode;
     remote-endpoint =
       <&tpda_apss_out_funnel_apss_merg>;
    };
   };

  };
 };

 etm0: etm@7040000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7040000 0x1000>;
  cpu = <&CPU0>;

  coresight-name = "coresight-etm0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm0_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm0>;
   };
  };
 };

 etm1: etm@7140000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7140000 0x1000>;
  cpu = <&CPU1>;

  coresight-name = "coresight-etm1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm1_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm1>;
   };
  };
 };

 etm2: etm@7240000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7240000 0x1000>;
  cpu = <&CPU2>;

  coresight-name = "coresight-etm2";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm2_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm2>;
   };
  };
 };

 etm3: etm@7340000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7340000 0x1000>;
  cpu = <&CPU3>;

  coresight-name = "coresight-etm3";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm3_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm3>;
   };
  };
 };

 etm4: etm@7440000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7440000 0x1000>;
  cpu = <&CPU4>;

  coresight-name = "coresight-etm4";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm4_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm4>;
   };
  };
 };

 etm5: etm@7540000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7540000 0x1000>;
  cpu = <&CPU5>;

  coresight-name = "coresight-etm5";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm5_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm5>;
   };
  };
 };

 etm6: etm@7640000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7640000 0x1000>;
  cpu = <&CPU6>;

  coresight-name = "coresight-etm6";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm6_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm6>;
   };
  };
 };

 etm7: etm@7740000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7740000 0x1000>;
  cpu = <&CPU7>;

  coresight-name = "coresight-etm7";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm7_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm7>;
   };
  };
 };

 funnel_apss: funnel@7800000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x7800000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_apss_out_funnel_apss_merg: endpoint {
     remote-endpoint =
         <&funnel_apss_merg_in_funnel_apss>;
    };
   };
   port@1 {
    reg = <0>;
    funnel_apss_in_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm0_out_funnel_apss>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_apss_in_etm1: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm1_out_funnel_apss>;
    };
   };

   port@3 {
    reg = <2>;
    funnel_apss_in_etm2: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm2_out_funnel_apss>;
    };
   };

   port@4 {
    reg = <3>;
    funnel_apss_in_etm3: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm3_out_funnel_apss>;
    };
   };

   port@5 {
    reg = <4>;
    funnel_apss_in_etm4: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm4_out_funnel_apss>;
    };
   };

   port@6 {
    reg = <5>;
    funnel_apss_in_etm5: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm5_out_funnel_apss>;
    };
   };

   port@7 {
    reg = <6>;
    funnel_apss_in_etm6: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm6_out_funnel_apss>;
    };
   };

   port@8 {
    reg = <7>;
    funnel_apss_in_etm7: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm7_out_funnel_apss>;
    };
   };
  };
 };
};
# 4149 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-sm8150.dtsi" 1
# 16 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-sm8150.dtsi"
&soc {
 kgsl_smmu: kgsl-smmu@0x02CA0000 {
  compatible = "qcom,qsmmu-v500";
  reg = <0x02CA0000 0x10000>,
   <0x2CC2000 0x20>;
  reg-names = "base", "tcu-base";
  #iommu-cells = <2>;
  qcom,dynamic;
  qcom,skip-init;
  qcom,use-3-lvl-tables;
  qcom,disable-atos;
  qcom,min-iova-align;
  #global-interrupts = <1>;
  qcom,regulator-names = "vdd";
  vdd-supply = <&gpu_cx_gdsc>;
  clocks = <&clock_gcc 40>,
    <&clock_gcc 41>,
    <&clock_gpucc 0>;
  clock-names = "gcc_gpu_memnoc_gfx_clk",
         "gcc_gpu_snoc_dvm_gfx_clk",
         "gpu_cc_ahb_clk";
  #size-cells = <1>;
  #address-cells = <1>;
  ranges;
  interrupts = <0 674 4>,
    <0 681 4>,
    <0 682 4>,
    <0 683 4>,
    <0 684 4>,
    <0 685 4>,
    <0 686 4>,
    <0 687 4>,
    <0 688 4>;

  gfx_0_tbu: gfx_0_tbu@0x2CC5000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x2CC5000 0x1000>,
    <0x2CC2200 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x0 0x400>;
  };

  gfx_1_tbu: gfx_1_tbu@0x2CC9000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x2CC9000 0x1000>,
    <0x2CC2208 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x400 0x400>;
  };
 };

 apps_smmu: apps-smmu@0x15000000 {
  compatible = "qcom,qsmmu-v500";
  reg = <0x15000000 0x100000>,
   <0x15182000 0x20>;
  reg-names = "base", "tcu-base";
  #iommu-cells = <2>;
  qcom,skip-init;
  qcom,use-3-lvl-tables;
  qcom,disable-atos;
  qcom,min-iova-align;
  #global-interrupts = <1>;
  #size-cells = <1>;
  #address-cells = <1>;
  ranges;
  interrupts = <0 65 4>,
    <0 97 4>,
    <0 98 4>,
    <0 99 4>,
    <0 100 4>,
    <0 101 4>,
    <0 102 4>,
    <0 103 4>,
    <0 104 4>,
    <0 105 4>,
    <0 106 4>,
    <0 107 4>,
    <0 108 4>,
    <0 109 4>,
    <0 110 4>,
    <0 111 4>,
    <0 112 4>,
    <0 113 4>,
    <0 114 4>,
    <0 115 4>,
    <0 116 4>,
    <0 117 4>,
    <0 118 4>,
    <0 181 4>,
    <0 182 4>,
    <0 183 4>,
    <0 184 4>,
    <0 185 4>,
    <0 186 4>,
    <0 187 4>,
    <0 188 4>,
    <0 189 4>,
    <0 190 4>,
    <0 191 4>,
    <0 192 4>,
    <0 315 4>,
    <0 316 4>,
    <0 317 4>,
    <0 318 4>,
    <0 319 4>,
    <0 320 4>,
    <0 321 4>,
    <0 322 4>,
    <0 323 4>,
    <0 324 4>,
    <0 325 4>,
    <0 326 4>,
    <0 327 4>,
    <0 328 4>,
    <0 329 4>,
    <0 330 4>,
    <0 331 4>,
    <0 332 4>,
    <0 333 4>,
    <0 334 4>,
    <0 335 4>,
    <0 336 4>,
    <0 337 4>,
    <0 338 4>,
    <0 339 4>,
    <0 340 4>,
    <0 341 4>,
    <0 342 4>,
    <0 343 4>,
    <0 344 4>,
    <0 345 4>,
    <0 395 4>,
    <0 396 4>,
    <0 397 4>,
    <0 398 4>,
    <0 399 4>,
    <0 400 4>,
    <0 401 4>,
    <0 402 4>,
    <0 403 4>,
    <0 404 4>,
    <0 405 4>,
    <0 406 4>,
    <0 407 4>,
    <0 408 4>,
    <0 409 4>;
  qcom,msm-bus,name = "apps_smmu";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,active-only;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <161>,
   <627>,
   <0 0>,
   <161>,
   <627>,
   <0 1000>;

  anoc_1_tbu: anoc_1_tbu@0x15185000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x15185000 0x1000>,
    <0x15182200 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x0 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_aggre_noc_mmu_tbu1_gdsc>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <161>,
    <627>,
    <0 0>,
    <161>,
    <627>,
    <0 1000>;
  };

  anoc_2_tbu: anoc_2_tbu@0x15189000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x15189000 0x1000>,
    <0x15182208 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x400 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_aggre_noc_mmu_tbu2_gdsc>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <161>,
    <627>,
    <0 0>,
    <161>,
    <627>,
    <0 1000>;
  };

  mnoc_hf_0_tbu: mnoc_hf_0_tbu@0x1518D000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x1518D000 0x1000>,
    <0x15182210 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x800 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc>;
   qcom,msm-bus,name = "mnoc_hf_0_tbu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <22>,
    <773>,
    <0 0>,
    <22>,
    <773>,
    <0 1000>;
  };

  mnoc_hf_1_tbu: mnoc_hf_1_tbu@0x15191000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x15191000 0x1000>,
    <0x15182218 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0xc00 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc>;
   qcom,msm-bus,name = "mnoc_hf_1_tbu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <22>,
    <773>,
    <0 0>,
    <22>,
    <773>,
    <0 1000>;
  };

  mnoc_sf_0_tbu: mnoc_sf_0_tbu@0x15195000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x15195000 0x1000>,
    <0x15182220 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x1000 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_sf_gdsc>;
   qcom,msm-bus,name = "mnoc_sf_0_tbu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <137>,
    <772>,
    <0 0>,
    <137>,
    <772>,
    <0 1000>;
  };

  compute_dsp_0_tbu: compute_dsp_0_tbu@0x15199000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x15199000 0x1000>,
    <0x15182228 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x1400 0x400>;

   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <154>,
    <10070>,
    <0 0>,
    <154>,
    <10070>,
    <0 1000>;
  };

  adsp_tbu: adsp_tbu@0x1519D000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x1519D000 0x1000>,
    <0x15182230 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x1800 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <161>,
    <627>,
    <0 0>,
    <161>,
    <627>,
    <0 1000>;
  };

  anoc_1_pcie_tbu: anoc_1_pcie_tbu@0x151A1000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x151A1000 0x1000>,
    <0x15182238 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x1c00 0x400>;
   qcom,opt-out-tbu-halting;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc>;
   clock-names = "gcc_aggre_noc_pcie_tbu_clk";
   clocks = <&clock_gcc 0>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <161>,
    <627>,
    <0 0>,
    <161>,
    <627>,
    <0 1000>;
  };

  compute_dsp_1_tbu: compute_dsp_1_tbu@0x151A5000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x151A5000 0x1000>,
    <0x15182240 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x2000 0x400>;

   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <154>,
    <10070>,
    <0 0>,
    <154>,
    <10070>,
    <0 1000>;
  };
 };

 kgsl_iommu_test_device {
  compatible = "iommu-debug-test";
  iommus = <&kgsl_smmu 0x7 0>;
 };

 kgsl_iommu_coherent_test_device {
  compatible = "iommu-debug-test";
  iommus = <&kgsl_smmu 0x9 0>;
  dma-coherent;
 };

 apps_iommu_test_device {
  compatible = "iommu-debug-test";
  iommus = <&apps_smmu 0x21 0>;
 };

 apps_iommu_coherent_test_device {
  compatible = "iommu-debug-test";
  iommus = <&apps_smmu 0x23 0>;
  dma-coherent;
 };
};

&kgsl_smmu {
 qcom,actlr =

  <0x0 0x407 0x303>;
};

&apps_smmu {
 qcom,actlr =

  <0x1460 0x3 0x103>,


  <0x1464 0x1 0x103>,


  <0x2060 0x3 0x103>,


  <0x2064 0x1 0x103>,


  <0x0800 0x0420 0x103>,
  <0x0801 0x0420 0x103>,
  <0x1040 0x0001 0x103>,


  <0x1300 0x0060 0x103>,
  <0x1301 0x0004 0x103>,
  <0x1303 0x0020 0x103>,
  <0x1304 0x0060 0x103>,
  <0x1342 0x0000 0x103>;
};
# 4150 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sm8150-qupv3.dtsi" 1
# 15 "../arch/arm64/boot/dts/qcom/sm8150-qupv3.dtsi"
&soc {

 qupv3_0: qcom,qupv3_0_geni_se@8c0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0x8c0000 0x6000>;
  qcom,bus-mas-id = <151>;
  qcom,bus-slv-id = <512>;
  qcom,iommu-s1-bypass;

  iommu_qupv3_0_geni_se_cb: qcom,iommu_qupv3_0_geni_se_cb {
   compatible = "qcom,qupv3-geni-se-cb";
   iommus = <&apps_smmu 0xc3 0x0>;
  };
 };


 qupv3_se0_i2c: i2c@880000 {
  compatible = "qcom,i2c-geni";
  reg = <0x880000 0x4000>;
  interrupts = <0 601 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 81>,
   <&clock_gcc 121>,
   <&clock_gcc 122>;
  dmas = <&gpi_dma0 0 0 3 64 0>,
   <&gpi_dma0 1 0 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_i2c_active>;
  pinctrl-1 = <&qupv3_se0_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se1_i2c: i2c@884000 {
  compatible = "qcom,i2c-geni";
  reg = <0x884000 0x4000>;
  interrupts = <0 602 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 83>,
   <&clock_gcc 121>,
   <&clock_gcc 122>;
  dmas = <&gpi_dma0 0 1 3 64 0>,
   <&gpi_dma0 1 1 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se1_i2c_active>;
  pinctrl-1 = <&qupv3_se1_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se2_i2c: i2c@888000 {
  compatible = "qcom,i2c-geni";
  reg = <0x888000 0x4000>;
  interrupts = <0 603 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 85>,
   <&clock_gcc 121>,
   <&clock_gcc 122>;
  dmas = <&gpi_dma0 0 2 3 64 0>,
   <&gpi_dma0 1 2 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_i2c_active>;
  pinctrl-1 = <&qupv3_se2_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se3_i2c: i2c@88c000 {
  compatible = "qcom,i2c-geni";
  reg = <0x88c000 0x4000>;
  interrupts = <0 604 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 87>,
   <&clock_gcc 121>,
   <&clock_gcc 122>;
  dmas = <&gpi_dma0 0 3 3 64 0>,
   <&gpi_dma0 1 3 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se3_i2c_active>;
  pinctrl-1 = <&qupv3_se3_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se4_i2c: i2c@890000 {
  compatible = "qcom,i2c-geni";
  reg = <0x890000 0x4000>;
  interrupts = <0 605 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 89>,
   <&clock_gcc 121>,
   <&clock_gcc 122>;
  dmas = <&gpi_dma0 0 4 3 64 0>,
   <&gpi_dma0 1 4 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se4_i2c_active>;
  pinctrl-1 = <&qupv3_se4_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se5_i2c: i2c@894000 {
  compatible = "qcom,i2c-geni";
  reg = <0x894000 0x4000>;
  interrupts = <0 606 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 91>,
   <&clock_gcc 121>,
   <&clock_gcc 122>;
  dmas = <&gpi_dma0 0 5 3 64 0>,
   <&gpi_dma0 1 5 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se5_i2c_active>;
  pinctrl-1 = <&qupv3_se5_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se6_i2c: i2c@898000 {
  compatible = "qcom,i2c-geni";
  reg = <0x898000 0x4000>;
  interrupts = <0 607 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 93>,
   <&clock_gcc 121>,
   <&clock_gcc 122>;
  dmas = <&gpi_dma0 0 6 3 64 0>,
   <&gpi_dma0 1 6 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_i2c_active>;
  pinctrl-1 = <&qupv3_se6_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se7_i2c: i2c@89c000 {
  compatible = "qcom,i2c-geni";
  reg = <0x89c000 0x4000>;
  interrupts = <0 608 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 95>,
   <&clock_gcc 121>,
   <&clock_gcc 122>;
  dmas = <&gpi_dma0 0 7 3 64 0>,
   <&gpi_dma0 1 7 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se7_i2c_active>;
  pinctrl-1 = <&qupv3_se7_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se0_spi: spi@880000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x880000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 81>,
   <&clock_gcc 121>,
   <&clock_gcc 122>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_spi_active>;
  pinctrl-1 = <&qupv3_se0_spi_sleep>;
  interrupts = <0 601 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 0 1 64 0>,
   <&gpi_dma0 1 0 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se1_spi: spi@884000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x884000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 83>,
   <&clock_gcc 121>,
   <&clock_gcc 122>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se1_spi_active>;
  pinctrl-1 = <&qupv3_se1_spi_sleep>;
  interrupts = <0 602 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 1 1 64 0>,
   <&gpi_dma0 1 1 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se2_spi: spi@888000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x888000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 85>,
   <&clock_gcc 121>,
   <&clock_gcc 122>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_spi_active>;
  pinctrl-1 = <&qupv3_se2_spi_sleep>;
  interrupts = <0 603 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 2 1 64 0>,
   <&gpi_dma0 1 2 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se3_spi: spi@88c000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x88c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 87>,
   <&clock_gcc 121>,
   <&clock_gcc 122>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se3_spi_active>;
  pinctrl-1 = <&qupv3_se3_spi_sleep &qupv3_se3_spi_miso_sleep>;
  interrupts = <0 604 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 3 1 64 0>,
   <&gpi_dma0 1 3 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se4_spi: spi@890000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x890000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 89>,
   <&clock_gcc 121>,
   <&clock_gcc 122>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se4_spi_active>;
  pinctrl-1 = <&qupv3_se4_spi_sleep>;
  interrupts = <0 605 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 4 1 64 0>,
   <&gpi_dma0 1 4 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se5_spi: spi@894000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x894000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 91>,
   <&clock_gcc 121>,
   <&clock_gcc 122>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se5_spi_active>;
  pinctrl-1 = <&qupv3_se5_spi_sleep>;
  interrupts = <0 606 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 5 1 64 0>,
   <&gpi_dma0 1 5 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se6_spi: spi@898000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x898000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 93>,
   <&clock_gcc 121>,
   <&clock_gcc 122>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_spi_active>;
  pinctrl-1 = <&qupv3_se6_spi_sleep>;
  interrupts = <0 607 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 6 1 64 0>,
   <&gpi_dma0 1 6 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se7_spi: spi@89c000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x89c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 95>,
   <&clock_gcc 121>,
   <&clock_gcc 122>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se7_spi_active>;
  pinctrl-1 = <&qupv3_se7_spi_sleep>;
  interrupts = <0 608 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 7 1 64 0>,
   <&gpi_dma0 1 7 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };
# 382 "../arch/arm64/boot/dts/qcom/sm8150-qupv3.dtsi"
 qupv3_1: qcom,qupv3_1_geni_se@ac0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0xac0000 0x6000>;
  qcom,bus-mas-id = <152>;
  qcom,bus-slv-id = <512>;
  qcom,iommu-s1-bypass;

  iommu_qupv3_1_geni_se_cb: qcom,iommu_qupv3_1_geni_se_cb {
   compatible = "qcom,qupv3-geni-se-cb";
   iommus = <&apps_smmu 0x603 0x0>;
  };
 };




 qupv3_se12_2uart: qcom,qup_uart@0xa90000 {
  compatible = "qcom,msm-geni-console";
  reg = <0xa90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 105>,
   <&clock_gcc 123>,
   <&clock_gcc 124>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se12_2uart_active>;
  pinctrl-1 = <&qupv3_se12_2uart_sleep>;
  interrupts = <0 357 0>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };


 qupv3_se13_4uart: qcom,qup_uart@0xc8c000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0xc8c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 115>,
   <&clock_gcc 125>,
   <&clock_gcc 126>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se13_ctsrx>, <&qupv3_se13_rts>,
      <&qupv3_se13_tx>;
  pinctrl-1 = <&qupv3_se13_ctsrx>, <&qupv3_se13_rts>,
      <&qupv3_se13_tx>;
  interrupts-extended = <&pdc 0 585 0>,
    <&tlmm 46 0>;
  qcom,wrapper-core = <&qupv3_2>;
  qcom,wakeup-byte = <0xFD>;
  status = "disabled";
 };


 qupv3_se8_i2c: i2c@a80000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa80000 0x4000>;
  interrupts = <0 353 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 97>,
   <&clock_gcc 123>,
   <&clock_gcc 124>;
  dmas = <&gpi_dma1 0 0 3 64 0>,
   <&gpi_dma1 1 0 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se8_i2c_active>;
  pinctrl-1 = <&qupv3_se8_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se9_i2c: i2c@a84000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa84000 0x4000>;
  interrupts = <0 354 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 99>,
   <&clock_gcc 123>,
   <&clock_gcc 124>;
  dmas = <&gpi_dma1 0 1 3 64 0>,
   <&gpi_dma1 1 1 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_i2c_active>;
  pinctrl-1 = <&qupv3_se9_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se10_i2c: i2c@a88000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa88000 0x4000>;
  interrupts = <0 355 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 101>,
   <&clock_gcc 123>,
   <&clock_gcc 124>;
  dmas = <&gpi_dma1 0 2 3 64 0>,
   <&gpi_dma1 1 2 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se10_i2c_active>;
  pinctrl-1 = <&qupv3_se10_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se11_i2c: i2c@a8c000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa8c000 0x4000>;
  interrupts = <0 356 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 103>,
   <&clock_gcc 123>,
   <&clock_gcc 124>;
  dmas = <&gpi_dma1 0 3 3 64 0>,
   <&gpi_dma1 1 3 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se11_i2c_active>;
  pinctrl-1 = <&qupv3_se11_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se12_i2c: i2c@a90000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa90000 0x4000>;
  interrupts = <0 357 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 105>,
   <&clock_gcc 123>,
   <&clock_gcc 124>;
  dmas = <&gpi_dma1 0 4 3 64 0>,
   <&gpi_dma1 1 4 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se12_i2c_active>;
  pinctrl-1 = <&qupv3_se12_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se13_i2c: i2c@c8c000 {
  compatible = "qcom,i2c-geni";
  reg = <0xc8c000 0x4000>;
  interrupts = <0 585 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 115>,
   <&clock_gcc 125>,
   <&clock_gcc 126>;
  dmas = <&gpi_dma2 0 3 3 64 0>,
   <&gpi_dma2 1 3 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se13_i2c_active>;
  pinctrl-1 = <&qupv3_se13_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_2>;
  status = "disabled";
 };


 qupv3_se8_spi: spi@a80000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa80000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 97>,
   <&clock_gcc 123>,
   <&clock_gcc 124>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se8_spi_active>;
  pinctrl-1 = <&qupv3_se8_spi_active>;
  interrupts = <0 353 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 0 1 64 0>,
   <&gpi_dma1 1 0 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se9_spi: spi@a84000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa84000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 99>,
   <&clock_gcc 123>,
   <&clock_gcc 124>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_spi_active>;
  pinctrl-1 = <&qupv3_se9_spi_sleep>;
  interrupts = <0 354 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 1 1 64 0>,
   <&gpi_dma1 1 1 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se10_spi: spi@a88000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa88000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 101>,
   <&clock_gcc 123>,
   <&clock_gcc 124>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se10_spi_active>;
  pinctrl-1 = <&qupv3_se10_spi_sleep>;
  interrupts = <0 355 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 2 1 64 0>,
   <&gpi_dma1 1 2 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se11_spi: spi@a8c000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa8c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 103>,
   <&clock_gcc 123>,
   <&clock_gcc 124>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se11_spi_active>;
  pinctrl-1 = <&qupv3_se11_spi_sleep>;
  interrupts = <0 356 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 3 1 64 0>,
   <&gpi_dma1 1 3 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se12_spi: spi@a90000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 105>,
   <&clock_gcc 123>,
   <&clock_gcc 124>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se12_spi_active>;
  pinctrl-1 = <&qupv3_se12_spi_sleep>;
  interrupts = <0 357 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 4 1 64 0>,
   <&gpi_dma1 1 4 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se13_spi: spi@c8c000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xc8c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 115>,
   <&clock_gcc 125>,
   <&clock_gcc 126>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se13_spi_active>;
  pinctrl-1 = <&qupv3_se13_spi_sleep>;
  interrupts = <0 585 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma2 0 3 1 64 0>,
   <&gpi_dma2 1 3 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };


 qupv3_2: qcom,qupv3_2_geni_se@cc0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0xcc0000 0x6000>;
  qcom,bus-mas-id = <153>;
  qcom,bus-slv-id = <512>;
  qcom,iommu-s1-bypass;

  iommu_qupv3_2_geni_se_cb: qcom,iommu_qupv3_2_geni_se_cb {
   compatible = "qcom,qupv3-geni-se-cb";
   iommus = <&apps_smmu 0x7a3 0x0>;
  };
 };


 qupv3_se14_i2c: i2c@0xc90000 {
  compatible = "qcom,i2c-geni";
  reg = <0xc90000 0x4000>;
  interrupts = <0 586 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 117>,
   <&clock_gcc 125>,
   <&clock_gcc 126>;
  dmas = <&gpi_dma2 0 4 3 64 0>,
   <&gpi_dma2 1 4 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se14_i2c_active>;
  pinctrl-1 = <&qupv3_se14_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_2>;
  status = "disabled";
 };

 qupv3_se15_i2c: i2c@0xc94000 {
  compatible = "qcom,i2c-geni";
  reg = <0xc94000 0x4000>;
  interrupts = <0 587 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 119>,
   <&clock_gcc 125>,
   <&clock_gcc 126>;
  dmas = <&gpi_dma2 0 5 3 64 0>,
   <&gpi_dma2 1 5 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se15_i2c_active>;
  pinctrl-1 = <&qupv3_se15_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_2>;
  status = "disabled";
 };

 qupv3_se16_i2c: i2c@0xa94000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa94000 0x4000>;
  interrupts = <0 358 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 107>,
   <&clock_gcc 123>,
   <&clock_gcc 124>;
  dmas = <&gpi_dma2 0 5 3 64 0>,
   <&gpi_dma2 1 5 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se16_i2c_active>;
  pinctrl-1 = <&qupv3_se16_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se17_i2c: i2c@0xc80000 {
  compatible = "qcom,i2c-geni";
  reg = <0xc80000 0x4000>;
  interrupts = <0 373 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 109>,
   <&clock_gcc 125>,
   <&clock_gcc 126>;
  dmas = <&gpi_dma2 0 0 3 64 0>,
   <&gpi_dma2 1 0 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se17_i2c_active>;
  pinctrl-1 = <&qupv3_se17_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_2>;
  status = "disabled";
 };

 qupv3_se18_i2c: i2c@0xc84000 {
  compatible = "qcom,i2c-geni";
  reg = <0xc84000 0x4000>;
  interrupts = <0 583 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 111>,
   <&clock_gcc 125>,
   <&clock_gcc 126>;
  dmas = <&gpi_dma2 0 1 3 64 0>,
   <&gpi_dma2 1 1 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se18_i2c_active>;
  pinctrl-1 = <&qupv3_se18_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_2>;
  status = "disabled";
 };

 qupv3_se19_i2c: i2c@0xc88000 {
  compatible = "qcom,i2c-geni";
  reg = <0xc88000 0x4000>;
  interrupts = <0 584 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 113>,
   <&clock_gcc 125>,
   <&clock_gcc 126>;
  dmas = <&gpi_dma2 0 2 3 64 0>,
   <&gpi_dma2 1 2 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se19_i2c_active>;
  pinctrl-1 = <&qupv3_se19_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_2>;
  status = "disabled";
 };


 qupv3_se14_spi: spi@c90000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xc90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 117>,
   <&clock_gcc 125>,
   <&clock_gcc 126>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se14_spi_active>;
  pinctrl-1 = <&qupv3_se14_spi_sleep>;
  interrupts = <0 586 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_2>;
  dmas = <&gpi_dma2 0 4 1 64 0>,
   <&gpi_dma2 1 4 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se15_spi: spi@c90000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xc90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 119>,
   <&clock_gcc 125>,
   <&clock_gcc 126>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se15_spi_active>;
  pinctrl-1 = <&qupv3_se15_spi_sleep>;
  interrupts = <0 587 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_2>;
  dmas = <&gpi_dma2 0 5 1 64 0>,
   <&gpi_dma2 1 5 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se16_spi: spi@a94000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa94000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 107>,
   <&clock_gcc 123>,
   <&clock_gcc 124>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se16_spi_active>;
  pinctrl-1 = <&qupv3_se16_spi_sleep>;
  interrupts = <0 358 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 5 1 64 0>,
   <&gpi_dma1 1 5 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se17_spi: spi@c80000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xc80000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 109>,
   <&clock_gcc 125>,
   <&clock_gcc 126>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se17_spi_active>;
  pinctrl-1 = <&qupv3_se17_spi_sleep>;
  interrupts = <0 373 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_2>;
  dmas = <&gpi_dma2 0 0 1 64 0>,
   <&gpi_dma2 1 0 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se18_spi: spi@c84000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xc84000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 111>,
   <&clock_gcc 125>,
   <&clock_gcc 126>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se18_spi_active>;
  pinctrl-1 = <&qupv3_se18_spi_sleep>;
  interrupts = <0 583 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_2>;
  dmas = <&gpi_dma2 0 1 1 64 0>,
   <&gpi_dma2 1 1 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se19_spi: spi@c88000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xc88000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 113>,
   <&clock_gcc 125>,
   <&clock_gcc 126>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se19_spi_active>;
  pinctrl-1 = <&qupv3_se19_spi_sleep>;
  interrupts = <0 584 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_2>;
  dmas = <&gpi_dma2 0 2 1 64 0>,
   <&gpi_dma2 1 2 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };


 qupv3_3: qcom,qupv3_3_geni_se@26c0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0x26c0000 0x6000>;
  qcom,bus-mas-id = <170>;
  qcom,bus-slv-id = <512>;
  qcom,iommu-s1-bypass;

  iommu_qupv3_3_geni_se_cb: qcom,iommu_qupv3_3_geni_se_cb {
   compatible = "qcom,qupv3-geni-se-cb";
   iommus = <&apps_smmu 0x4e3 0x0>;
  };
 };


 qupv3_se20_i2c: i2c@2680000 {
  compatible = "qcom,i2c-geni";
  reg = <0x2680000 0x4000>;
  interrupts = <0 442 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_scc 7>,
   <&clock_scc 5>,
   <&clock_scc 6>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se20_i2c_active>;
  pinctrl-1 = <&qupv3_se20_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_3>;
  status = "disabled";
 };

 qupv3_se21_i2c: i2c@2684000 {
  compatible = "qcom,i2c-geni";
  reg = <0x2684000 0x4000>;
  interrupts = <0 443 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_scc 9>,
   <&clock_scc 5>,
   <&clock_scc 6>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se21_i2c_active>;
  pinctrl-1 = <&qupv3_se21_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_3>;
  status = "disabled";
 };

 qupv3_se22_i2c: i2c@2688000 {
  compatible = "qcom,i2c-geni";
  reg = <0x2688000 0x4000>;
  interrupts = <0 444 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_scc 11>,
   <&clock_scc 5>,
   <&clock_scc 6>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se22_i2c_active>;
  pinctrl-1 = <&qupv3_se22_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_3>;
  status = "disabled";
 };

 qupv3_se23_i2c: i2c@268c000 {
  compatible = "qcom,i2c-geni";
  reg = <0x268c000 0x4000>;
  interrupts = <0 445 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_scc 13>,
   <&clock_scc 5>,
   <&clock_scc 6>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se23_i2c_active>;
  pinctrl-1 = <&qupv3_se23_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_3>;
  status = "disabled";
 };


 qupv3_se21_spi: spi@2684000 {
  compatible = "qcom,spi-geni";
  reg = <0x2684000 0x4000>;
  reg-names = "se_phys";
  interrupts = <0 443 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_scc 9>,
   <&clock_scc 5>,
   <&clock_scc 6>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se21_spi_active>;
  pinctrl-1 = <&qupv3_se21_spi_sleep>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_3>;
  status = "disabled";
 };

 qupv3_se22_spi: spi@2688000 {
  compatible = "qcom,spi-geni";
  reg = <0x2688000 0x4000>;
  reg-names = "se_phys";
  interrupts = <0 444 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_scc 11>,
   <&clock_scc 5>,
   <&clock_scc 6>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se22_spi_active>;
  pinctrl-1 = <&qupv3_se22_spi_sleep>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_3>;
  status = "disabled";
 };
};
# 4151 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sm8150-npu.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sm8150-npu.dtsi"
&soc {
 msm_npu: qcom,msm_npu@9800000 {
  compatible = "qcom,msm-npu";
  status = "ok";
  reg = <0x9800000 0x40000>,
   <0x9900000 0x10000>,
   <0x9960200 0x600>;
  reg-names = "tcm", "core", "bwmon";
  interrupts = <0 364 1>,
    <0 366 1>,
    <0 368 4>;
  interrupt-names = "error_irq", "wdg_bite_irq", "ipc_irq";
  iommus = <&apps_smmu 0x1461 0x0>, <&apps_smmu 0x2061 0x0>;
  cache-slice-names = "npu";
  cache-slices = <&llcc 23>;
  clocks = <&clock_aop 0>,
    <&clock_gcc 42>,
    <&clock_gcc 47>,
    <&clock_npucc 0>,
    <&clock_npucc 4>,
    <&clock_npucc 3>,
    <&clock_npucc 7>,
    <&clock_npucc 6>,
    <&clock_npucc 10>,
    <&clock_npucc 12>,
    <&clock_npucc 8>,
    <&clock_npucc 9>,
    <&clock_npucc 13>,
    <&clock_npucc 14>,
    <&clock_npucc 20>,
    <&clock_npucc 21>,
    <&clock_npucc 2>,
    <&clock_npucc 15>,
    <&clock_npucc 1>,
    <&clock_npucc 22>;
  clock-names = "qdss_clk",
    "at_clk",
    "trig_clk",
    "armwic_core_clk",
    "cal_dp_clk",
    "cal_dp_cdc_clk",
    "conf_noc_ahb_clk",
    "comp_noc_axi_clk",
    "npu_core_clk",
    "npu_core_cti_clk",
    "npu_core_apb_clk",
    "npu_core_atb_clk",
    "npu_cpc_clk",
    "npu_cpc_timer_clk",
    "qtimer_core_clk",
    "sleep_clk",
    "bwmon_clk",
    "perf_cnt_clk",
    "bto_core_clk",
    "xo_clk";
  vdd-supply = <&npu_core_gdsc>;
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,proxy-reg-names ="vdd", "vdd_cx";
  qcom,vdd_cx-uV-uA = <(384 + 1) 100000>;
  mboxes = <&qmp_aop 0>;
  mbox-names = "aop";
  #cooling-cells = <2>;
  qcom,npubw-dev = <&npu_npu_ddr_bw>;
  qcom,npu-cxlimit-enable;
  qcom,npu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "qcom,npu-pwrlevels";
   initial-pwrlevel = <4>;
   qcom,npu-pwrlevel@0 {
    reg = <0>;
    vreg = <1>;
    clk-freq = <0
     0
     0
     100000000
     300000000
     300000000
     19200000
     150000000
     100000000
     37500000
     19200000
     60000000
     100000000
     19200000
     19200000
     0
     19200000
     300000000
     19200000
     19200000>;
   };
   qcom,npu-pwrlevel@1 {
    reg = <1>;
    vreg = <2>;
    clk-freq = <0
     0
     0
     150000000
     350000000
     350000000
     37500000
     200000000
     150000000
     75000000
     19200000
     120000000
     150000000
     19200000
     19200000
     0
     19200000
     350000000
     19200000
     19200000>;
   };
   qcom,npu-pwrlevel@2 {
    reg = <2>;
    vreg = <3>;
    clk-freq = <0
     0
     0
     200000000
     400000000
     400000000
     37500000
     300000000
     200000000
     75000000
     19200000
     120000000
     200000000
     19200000
     19200000
     0
     19200000
     400000000
     19200000
     19200000>;
   };
   qcom,npu-pwrlevel@3 {
    reg = <3>;
    vreg = <4>;
    clk-freq = <0
     0
     0
     300000000
     600000000
     600000000
     75000000
     403000000
     300000000
     150000000
     19200000
     240000000
     300000000
     19200000
     19200000
     0
     19200000
     600000000
     19200000
     19200000>;
   };
   qcom,npu-pwrlevel@4 {
    reg = <4>;
    vreg = <6>;
    clk-freq = <0
     0
     0
     350000000
     715000000
     715000000
     75000000
     533000000
     350000000
     150000000
     19200000
     240000000
     350000000
     19200000
     19200000
     0
     19200000
     715000000
     19200000
     19200000>;
   };
  };
 };
};
# 4152 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sm8150-pm.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/sm8150-pm.dtsi"
&soc {
 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  qcom,use-psci;
  #address-cells = <1>;
  #size-cells = <0>;
  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "L3";
   qcom,clstr-tmr-add = <1000>;
   qcom,psci-mode-shift = <4>;
   qcom,psci-mode-mask = <0xfff>;

   qcom,pm-cluster-level@0 {
    reg = <0>;
    label = "l3-wfi";
    qcom,psci-mode = <0x1>;
    qcom,entry-latency-us = <48>;
    qcom,exit-latency-us = <51>;
    qcom,min-residency-us = <99>;
   };

   qcom,pm-cluster-level@1 {
    reg = <1>;
    label = "llcc-off";
    qcom,psci-mode = <0xC24>;
    qcom,entry-latency-us = <3263>;
    qcom,exit-latency-us = <6562>;
    qcom,min-residency-us = <9987>;
    qcom,min-child-idx = <1>;
    qcom,is-reset;
    qcom,notify-rpm;
   };

   qcom,pm-cpu@0 {
    #address-cells = <1>;
    #size-cells = <0>;
    qcom,psci-mode-shift = <0>;
    qcom,psci-mode-mask = <0xf>;
    qcom,ref-stddev = <500>;
    qcom,tmr-add = <1000>;
    qcom,ref-premature-cnt = <1>;
    qcom,cpu = <&CPU0 &CPU1 &CPU2 &CPU3>;

    qcom,pm-cpu-level@0 {
     reg = <0>;
     label = "wfi";
     qcom,psci-cpu-mode = <0x1>;
     qcom,entry-latency-us = <57>;
     qcom,exit-latency-us = <43>;
     qcom,min-residency-us = <100>;
    };

    qcom,pm-cpu-level@1 {
     reg = <1>;
     label = "rail-pc";
     qcom,psci-cpu-mode = <0x4>;
     qcom,entry-latency-us = <355>;
     qcom,exit-latency-us = <909>;
     qcom,min-residency-us = <3934>;
     qcom,is-reset;
     qcom,use-broadcast-timer;
    };
   };

   qcom,pm-cpu@1 {
    #address-cells = <1>;
    #size-cells = <0>;
    qcom,psci-mode-shift = <0>;
    qcom,psci-mode-mask = <0xf>;
    qcom,cpu = <&CPU4 &CPU5 &CPU6 &CPU7>;

    qcom,pm-cpu-level@0 {
     reg = <0>;
     label = "wfi";
     qcom,psci-cpu-mode = <0x1>;
     qcom,entry-latency-us = <57>;
     qcom,exit-latency-us = <43>;
     qcom,min-residency-us = <83>;
    };

    qcom,pm-cpu-level@1 {
     reg = <1>;
     label = "rail-pc";
     qcom,psci-cpu-mode = <0x4>;
     qcom,entry-latency-us = <241>;
     qcom,exit-latency-us = <1461>;
     qcom,min-residency-us = <4488>;
     qcom,is-reset;
     qcom,use-broadcast-timer;
    };
   };
  };
 };

 qcom,rpm-stats@c300000 {
  compatible = "qcom,rpm-stats";
  reg = <0xc300000 0x1000>, <0xc3f0004 0x4>;
  reg-names = "phys_addr_base", "offset_addr";
  qcom,num-records = <3>;
 };

 qcom,rpmh-master-stats@b221200 {
  compatible = "qcom,rpmh-master-stats-v1";
  reg = <0xb221200 0x60>;
 };
};
# 4153 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sm8150-audio.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sm8150-audio.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/msm-audio-lpass.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm-audio-lpass.dtsi"
&soc {
 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 compr: qcom,msm-compr-dsp {
  compatible = "qcom,msm-compr-dsp";
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 pcm_noirq: qcom,msm-pcm-dsp-noirq {
  compatible = "qcom,msm-pcm-dsp-noirq";
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 trans_loopback: qcom,msm-transcode-loopback {
  compatible = "qcom,msm-transcode-loopback";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 dai_hdmi: qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 dai_dp: qcom,msm-dai-q6-dp {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <24608>;
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 loopback1: qcom,msm-pcm-loopback-low-latency {
  compatible = "qcom,msm-pcm-loopback";
  qcom,msm-pcm-loopback-low-latency;
 };

 pcm_dtmf: qcom,msm-pcm-dtmf {
  compatible = "qcom,msm-pcm-dtmf";
 };

 msm_dai_mi2s: qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };

  dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s4: qcom,msm-dai-q6-mi2s-quin {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <4>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s5: qcom,msm-dai-q6-mi2s-senary {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <6>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };
 };

 msm_dai_cdc_dma: qcom,msm-dai-cdc-dma {
  compatible = "qcom,msm-dai-cdc-dma";
  wsa_cdc_dma_0_rx: qcom,msm-dai-wsa-cdc-dma-0-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45056>;
  };

  wsa_cdc_dma_0_tx: qcom,msm-dai-wsa-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45057>;
  };

  wsa_cdc_dma_1_rx: qcom,msm-dai-wsa-cdc-dma-1-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45058>;
  };

  wsa_cdc_dma_1_tx: qcom,msm-dai-wsa-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45059>;
  };

  wsa_cdc_dma_2_tx: qcom,msm-dai-wsa-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45061>;
  };

  va_cdc_dma_0_tx: qcom,msm-dai-va-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45089>;
  };

  va_cdc_dma_1_tx: qcom,msm-dai-va-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45091>;
  };

  rx_cdc_dma_0_rx: qcom,msm-dai-rx-cdc-dma-0-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45104>;
  };

  rx_cdc_dma_1_rx: qcom,msm-dai-rx-cdc-dma-1-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45106>;
  };

  rx_cdc_dma_2_rx: qcom,msm-dai-rx-cdc-dma-2-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45108>;
  };

  rx_cdc_dma_3_rx: qcom,msm-dai-rx-cdc-dma-3-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45110>;
  };

  rx_cdc_dma_4_rx: qcom,msm-dai-rx-cdc-dma-4-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45112>;
  };

  rx_cdc_dma_5_rx: qcom,msm-dai-rx-cdc-dma-5-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45114>;
  };

  rx_cdc_dma_6_rx: qcom,msm-dai-rx-cdc-dma-6-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45116>;
  };

  rx_cdc_dma_7_rx: qcom,msm-dai-rx-cdc-dma-7-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45118>;
  };

  tx_cdc_dma_0_tx: qcom,msm-dai-tx-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45105>;
  };

  tx_cdc_dma_1_tx: qcom,msm-dai-tx-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45107>;
  };

  tx_cdc_dma_2_tx: qcom,msm-dai-tx-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45109>;
  };

  tx_cdc_dma_3_tx: qcom,msm-dai-tx-cdc-dma-3-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45111>;
  };

  tx_cdc_dma_4_tx: qcom,msm-dai-tx-cdc-dma-4-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45113>;
  };

  tx_cdc_dma_5_tx: qcom,msm-dai-tx-cdc-dma-5-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45115>;
  };

 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_0_rx: qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  sb_0_tx: qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  sb_1_rx: qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  sb_1_tx: qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  sb_2_rx: qcom,msm-dai-q6-sb-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16388>;
  };

  sb_2_tx: qcom,msm-dai-q6-sb-2-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16389>;
  };


  sb_3_rx: qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  sb_3_tx: qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  sb_4_rx: qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  sb_4_tx: qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  sb_5_tx: qcom,msm-dai-q6-sb-5-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16395>;
  };

  sb_5_rx: qcom,msm-dai-q6-sb-5-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16394>;
  };

  sb_6_rx: qcom,msm-dai-q6-sb-6-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16396>;
  };

  sb_7_rx: qcom,msm-dai-q6-sb-7-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16398>;
  };

  sb_7_tx: qcom,msm-dai-q6-sb-7-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16399>;
  };

  sb_8_rx: qcom,msm-dai-q6-sb-8-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16400>;
  };

  sb_8_tx: qcom,msm-dai-q6-sb-8-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16401>;
  };

  sb_9_rx: qcom,msm-dai-q6-sb-9-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16402>;
  };

  sb_9_tx: qcom,msm-dai-q6-sb-9-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16403>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };

  usb_audio_rx: qcom,msm-dai-q6-usb-audio-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28672>;
  };

  usb_audio_tx: qcom,msm-dai-q6-usb-audio-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28673>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 audio_apr: qcom,msm-audio-apr {
  compatible = "qcom,msm-audio-apr";
  qcom,subsys-name = "apr_adsp";

  msm_audio_ion: qcom,msm-audio-ion {
   compatible = "qcom,msm-audio-ion";
   qcom,smmu-version = <2>;
   qcom,smmu-enabled;
   iommus = <&apps_smmu 0x1b21 0x0>;
  };
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_sec_auxpcm: qcom,msm-sec-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "secondary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_tert_auxpcm: qcom,msm-tert-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "tertiary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quat_auxpcm: qcom,msm-quat-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quaternary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quin_auxpcm: qcom,msm-quin-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quinary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 hdmi_dba: qcom,msm-hdmi-dba-codec-rx {
  compatible = "qcom,msm-hdmi-dba-codec-rx";
  qcom,dba-bridge-chip = "adv7533";
 };

 qcom,msm-adsp-loader {
  status = "ok";
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
 };

 tdm_pri_rx: qcom,msm-dai-tdm-pri-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37120>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36864>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_rx_0: qcom,msm-dai-q6-tdm-pri-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36864>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_pri_tx: qcom,msm-dai-tdm-pri-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37121>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36865>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_tx_0: qcom,msm-dai-q6-tdm-pri-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36865>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sec_rx: qcom,msm-dai-tdm-sec-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37136>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36880>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_rx_0: qcom,msm-dai-q6-tdm-sec-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36880>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sec_tx: qcom,msm-dai-tdm-sec-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37137>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36881>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_tx_0: qcom,msm-dai-q6-tdm-sec-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36881>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_tert_rx: qcom,msm-dai-tdm-tert-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37152>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36896>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_rx_0: qcom,msm-dai-q6-tdm-tert-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36896>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_tert_tx: qcom,msm-dai-tdm-tert-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37153>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36897 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_tx_0: qcom,msm-dai-q6-tdm-tert-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36897 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quat_rx: qcom,msm-dai-tdm-quat-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37168>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36912>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_rx_0: qcom,msm-dai-q6-tdm-quat-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36912>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quat_tx: qcom,msm-dai-tdm-quat-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37169>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36913 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_tx_0: qcom,msm-dai-q6-tdm-quat-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36913 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quin_rx: qcom,msm-dai-tdm-quin-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37184>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36928>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_rx_0: qcom,msm-dai-q6-tdm-quin-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36928>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quin_tx: qcom,msm-dai-tdm-quin-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37185>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36929>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_tx_0: qcom,msm-dai-q6-tdm-quin-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36929>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 dai_pri_spdif_rx: qcom,msm-dai-q6-spdif-pri-rx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20480>;
 };

 dai_pri_spdif_tx: qcom,msm-dai-q6-spdif-pri-tx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20481>;
 };

 dai_sec_spdif_rx: qcom,msm-dai-q6-spdif-sec-rx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20482>;
 };

 dai_sec_spdif_tx: qcom,msm-dai-q6-spdif-sec-tx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20483>;
 };

 afe_loopback_tx: qcom,msm-dai-q6-afe-loopback-tx {
  compatible = "qcom,msm-dai-q6-dev";
  qcom,msm-dai-q6-dev-id = <24577>;
 };
};
# 14 "../arch/arm64/boot/dts/qcom/sm8150-audio.dtsi" 2

&msm_audio_ion {
 iommus = <&apps_smmu 0x1b21 0x0>;
 qcom,smmu-sid-mask = /bits/ 64 <0xf>;
};

&soc {
 qcom,avtimer@170f7000 {
  compatible = "qcom,avtimer";
  reg = <0x170f700c 0x4>,
        <0x170f7010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk-div = <192>;
  qcom,clk-mult = <10>;
 };
};

&audio_apr {
 snd_9360: sound-pahu {
  compatible = "qcom,sm8150-asoc-snd-pahu";
  qcom,model = "sm8150-pahu-snd-card";

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&compr>,
    <&pcm_noirq>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-compr-dsp",
    "msm-pcm-dsp-noirq";
  asoc-cpu = <&dai_hdmi>, <&dai_dp>,
    <&dai_mi2s0>, <&dai_mi2s1>,
    <&dai_mi2s2>, <&dai_mi2s3>,
    <&dai_mi2s4>, <&dai_pri_auxpcm>,
    <&dai_sec_auxpcm>, <&dai_tert_auxpcm>,
    <&dai_quat_auxpcm>, <&dai_quin_auxpcm>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
    <&sb_4_rx>, <&sb_4_tx>, <&sb_5_tx>,
    <&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>,
    <&afe_proxy_tx>, <&incall_record_rx>,
    <&incall_record_tx>, <&incall_music_rx>,
    <&incall_music_2_rx>, <&sb_5_rx>, <&sb_6_rx>,
    <&sb_7_rx>, <&sb_7_tx>, <&sb_8_tx>,
    <&usb_audio_rx>, <&usb_audio_tx>,
    <&dai_pri_tdm_rx_0>, <&dai_pri_tdm_tx_0>,
    <&dai_sec_tdm_rx_0>, <&dai_sec_tdm_tx_0>,
    <&dai_tert_tdm_rx_0>, <&dai_tert_tdm_tx_0>,
    <&dai_quat_tdm_rx_0>, <&dai_quat_tdm_tx_0>,
    <&dai_quin_tdm_rx_0>, <&dai_quin_tdm_tx_0>;
  asoc-cpu-names = "msm-dai-q6-hdmi.8", "msm-dai-q6-dp.24608",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-mi2s.4", "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3",
    "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5",
    "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394",
    "msm-dai-q6-dev.16396", "msm-dai-q6-dev.16398",
    "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401",
    "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673",
    "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865",
    "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881",
    "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897",
    "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913",
    "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929";
 };

 snd_934x: sound-tavil {
  compatible = "qcom,sm8150-asoc-snd-tavil";
  qcom,model = "sm8150-tavil-snd-card";

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&compr>,
    <&pcm_noirq>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-compr-dsp",
    "msm-pcm-dsp-noirq";
  asoc-cpu = <&dai_hdmi>, <&dai_dp>,
    <&dai_mi2s0>, <&dai_mi2s1>,
    <&dai_mi2s2>, <&dai_mi2s3>,
    <&dai_mi2s4>, <&dai_pri_auxpcm>,
    <&dai_sec_auxpcm>, <&dai_tert_auxpcm>,
    <&dai_quat_auxpcm>, <&dai_quin_auxpcm>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
    <&sb_4_rx>, <&sb_4_tx>, <&sb_5_tx>,
    <&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>,
    <&afe_proxy_tx>, <&incall_record_rx>,
    <&incall_record_tx>, <&incall_music_rx>,
    <&incall_music_2_rx>, <&sb_5_rx>, <&sb_6_rx>,
    <&sb_7_rx>, <&sb_7_tx>, <&sb_8_tx>,
    <&usb_audio_rx>, <&usb_audio_tx>,
    <&dai_pri_tdm_rx_0>, <&dai_pri_tdm_tx_0>,
    <&dai_sec_tdm_rx_0>, <&dai_sec_tdm_tx_0>,
    <&dai_tert_tdm_rx_0>, <&dai_tert_tdm_tx_0>,
    <&dai_quat_tdm_rx_0>, <&dai_quat_tdm_tx_0>,
    <&dai_quat_tdm_rx_1>,
    <&dai_quin_tdm_rx_0>, <&dai_quin_tdm_tx_0>;
  asoc-cpu-names = "msm-dai-q6-hdmi.8", "msm-dai-q6-dp.24608",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-mi2s.4", "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3",
    "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5",
    "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394",
    "msm-dai-q6-dev.16396", "msm-dai-q6-dev.16398",
    "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401",
    "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673",
    "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865",
    "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881",
    "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897",
    "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913",
    "msm-dai-q6-tdm.36914",
    "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929";
  fsa4480-i2c-handle = <&fsa4480>;
 };
};

&qupv3_se4_i2c {
 status = "ok";
 fsa4480: fsa4480@43 {
  compatible = "qcom,fsa4480-i2c";
  reg = <0x43>;
  pinctrl-names = "default";
  pinctrl-0 = <&fsa_usbc_ana_en>;
 };
};

&slim_aud {
 msm_dai_slim {
  compatible = "qcom,msm-dai-slim";
  elemental-addr = [ff ff ff fe 17 02];
 };
};

&tdm_quat_rx {
 qcom,msm-cpudai-tdm-group-num-ports = <2>;
 qcom,msm-cpudai-tdm-group-port-id = <36912 36914>;
 dai_quat_tdm_rx_1: qcom,msm-dai-q6-tdm-quat-rx-1 {
  compatible = "qcom,msm-dai-q6-tdm";
  qcom,msm-cpudai-tdm-dev-id = <36914>;
  qcom,msm-cpudai-tdm-data-align = <0>;
 };
};
# 4154 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sm8150-vidc.dtsi" 1
# 17 "../arch/arm64/boot/dts/qcom/sm8150-vidc.dtsi"
&soc {
 msm_vidc: qcom,vidc@aa00000 {
  compatible = "qcom,msm-vidc", "qcom,sm8150-vidc";
  status = "ok";
  reg = <0xaa00000 0x200000>;
  interrupts = <0 174 4>;


  cache-slice-names = "vidsc0", "vidsc1";
  cache-slices = <&llcc 2>, <&llcc 3>;


  iris-ctl-supply = <&mvsc_gdsc>;
  vcodec-supply = <&mvs0_gdsc>;
  cvp-supply = <&mvs1_gdsc>;


  clock-names = "gcc_video_axic", "gcc_video_axi0",
   "gcc_video_axi1", "core_clk", "vcodec_clk",
   "cvp_clk";
  clocks = <&clock_gcc 195>,
   <&clock_gcc 193>,
   <&clock_gcc 194>,
   <&clock_videocc 4>,
   <&clock_videocc 2>,
   <&clock_videocc 3>;
  qcom,proxy-clock-names = "gcc_video_axic",
   "gcc_video_axi0", "gcc_video_axi1",
   "core_clk", "vcodec_clk", "cvp_clk";

  qcom,clock-configs = <0x0 0x0 0x0 0x1 0x1 0x1>;
  qcom,allowed-clock-rates = <225000000 300000000
   365000000 432000000 480000000>;


  bus_cnoc {
   compatible = "qcom,msm-vidc,bus";
   label = "cnoc";
   qcom,bus-master = <1>;
   qcom,bus-slave = <596>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1000 1000>;
  };

  venus_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-ddr";
   qcom,bus-master = <129>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "msm-vidc-ddr";
   qcom,bus-range-kbps = <1000 6533000>;
  };
  arm9_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-arm9-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1000 1000>;
  };
  venus_bus_llcc {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-llcc";
   qcom,bus-master = <63>;
   qcom,bus-slave = <770>;
   qcom,bus-governor = "msm-vidc-llcc";
   qcom,bus-range-kbps = <1000 6533000>;
  };


  non_secure_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_ns";
   iommus =
    <&apps_smmu 0x1300 0x60>;
   buffer-types = <0xfff>;
   virtual-addr-pool = <0x25800000 0xba800000>;
  };

  secure_non_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_non_pixel";
   iommus =
    <&apps_smmu 0x1304 0x60>;
   buffer-types = <0x480>;
   virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-context-bank;
  };

  secure_bitstream_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_bitstream";
   iommus =
    <&apps_smmu 0x1301 0x4>;
   buffer-types = <0x241>;
   virtual-addr-pool = <0x500000 0xdfb00000>;
   qcom,secure-context-bank;
  };

  secure_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_pixel";
   iommus =
    <&apps_smmu 0x1303 0x20>;
   buffer-types = <0x106>;
   virtual-addr-pool = <0x500000 0xdfb00000>;
   qcom,secure-context-bank;
  };


  qcom,msm-vidc,mem_cdsp {
   compatible = "qcom,msm-vidc,mem-cdsp";
   memory-region = <&cdsp_mem>;
  };
 };
};
# 4155 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sm8150-thermal.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sm8150-thermal.dtsi"
# 1 "../scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 14 "../arch/arm64/boot/dts/qcom/sm8150-thermal.dtsi" 2

&clock_cpucc {
 #address-cells = <1>;
 #size-cells = <1>;
 lmh_dcvs0: qcom,limits-dcvs@18358800 {
  compatible = "qcom,msm-hw-limits";
  interrupts = <0 32 4>;
  qcom,affinity = <0>;
  reg = <0x18358800 0x1000>,
   <0x18323000 0x1000>;
  #thermal-sensor-cells = <0>;
 };

 lmh_dcvs1: qcom,limits-dcvs@18350800 {
  compatible = "qcom,msm-hw-limits";
  interrupts = <0 33 4>;
  qcom,affinity = <1>;
  reg = <0x18350800 0x1000>,
   <0x18325800 0x1000>;
  #thermal-sensor-cells = <0>;
  isens_vref_0p8-supply = <&pm8150_l5_ao>;
  isens-vref-0p8-settings = <880000 880000 20000>;
  isens_vref_1p8-supply = <&pm8150_l12_ao>;
  isens-vref-1p8-settings = <1800000 1800000 20000>;
 };
};

&soc {
 qmi-tmd-devices {
  compatible = "qcom,qmi-cooling-devices";

  modem0 {
   qcom,instance-id = <0x0>;

   modem0_pa: modem0_pa {
    qcom,qmi-dev-name = "pa";
    #cooling-cells = <2>;
   };

   modem0_proc: modem0_proc {
    qcom,qmi-dev-name = "modem";
    #cooling-cells = <2>;
   };

   modem0_current: modem0_current {
    qcom,qmi-dev-name = "modem_current";
    #cooling-cells = <2>;
   };

   modem0_skin: modem0_skin {
    qcom,qmi-dev-name = "modem_skin";
    #cooling-cells = <2>;
   };

   modem0_vdd: modem0_vdd {
    qcom,qmi-dev-name = "cpuv_restriction_cold";
    #cooling-cells = <2>;
   };
  };

  adsp {
   qcom,instance-id = <0x1>;

   adsp_vdd: adsp_vdd {
    qcom,qmi-dev-name = "cpuv_restriction_cold";
    #cooling-cells = <2>;
   };
  };

  cdsp {
   qcom,instance-id = <0x43>;

   cdsp_vdd: cdsp_vdd {
    qcom,qmi-dev-name = "cpuv_restriction_cold";
    #cooling-cells = <2>;
   };
  };

  slpi {
   qcom,instance-id = <0x53>;

   slpi_vdd: slpi_vdd {
    qcom,qmi-dev-name = "cpuv_restriction_cold";
    #cooling-cells = <2>;
   };
  };
 };
};

&thermal_zones {
 aoss0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 0>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-0-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 1>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-0-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 2>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-0-2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 3>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-0-3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 4>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpuss-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 5>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpuss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 6>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 7>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 8>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 9>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 10>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-4-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 11>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-5-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 12>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-6-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 13>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-7-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 14>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 gpuss-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 15>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 aoss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 0>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cwlan-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 1>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 video-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 2>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 ddr-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 3>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 q6-hvx-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 4>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 camera-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 5>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cmpss-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 6>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 mdm-core-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 7>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 npu-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 8>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 mdm-vec-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 9>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 mdm-scl-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 10>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 gpuss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 11>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-7-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 14>;
  thermal-governor = "low_limits_floor";
  wake-capable-sensor;
  tracks-low;
  trips {
   cpu17_trip: cpu17-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&cpu17_trip>;
    cooling-device = <&CPU0 1 1>;
   };
   cpu1_cdev {
    trip = <&cpu17_trip>;
    cooling-device = <&CPU4 5 5>;
   };
   cx_vdd_cdev {
    trip = <&cpu17_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&cpu17_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   ebi_vdd_cdev {
    trip = <&cpu17_trip>;
    cooling-device = <&ebi_cdev 0 0>;
   };
   mmcx_vdd_cdev {
    trip = <&cpu17_trip>;
    cooling-device = <&mm_cx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&cpu17_trip>;
    cooling-device = <&modem0_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&cpu17_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&cpu17_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
   slpi_vdd_cdev {
    trip = <&cpu17_trip>;
    cooling-device = <&slpi_vdd 0 0>;
   };
   gpu_vdd_cdev {
    trip = <&cpu17_trip>;
    cooling-device = <&msm_gpu (((~0) - 1)-2)
       (((~0) - 1)-2)>;
   };
  };
 };

 gpuss-0-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 15>;
  thermal-governor = "low_limits_floor";
  wake-capable-sensor;
  tracks-low;
  trips {
   gpuss0_trip: gpuss0-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&gpuss0_trip>;
    cooling-device = <&CPU0 1 1>;
   };
   cpu1_cdev {
    trip = <&gpuss0_trip>;
    cooling-device = <&CPU4 5 5>;
   };
   cx_vdd_cdev {
    trip = <&gpuss0_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&gpuss0_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   ebi_vdd_cdev {
    trip = <&gpuss0_trip>;
    cooling-device = <&ebi_cdev 0 0>;
   };
   mmcx_vdd_cdev {
    trip = <&gpuss0_trip>;
    cooling-device = <&mm_cx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&gpuss0_trip>;
    cooling-device = <&modem0_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&gpuss0_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&gpuss0_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
   slpi_vdd_cdev {
    trip = <&gpuss0_trip>;
    cooling-device = <&slpi_vdd 0 0>;
   };
   gpu_vdd_cdev {
    trip = <&gpuss0_trip>;
    cooling-device = <&msm_gpu (((~0) - 1)-2)
       (((~0) - 1)-2)>;
   };
  };
 };

 camera-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 5>;
  thermal-governor = "low_limits_floor";
  wake-capable-sensor;
  tracks-low;
  trips {
   camera_trip: camera-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&camera_trip>;
    cooling-device = <&CPU0 1 1>;
   };
   cpu1_cdev {
    trip = <&camera_trip>;
    cooling-device = <&CPU4 5 5>;
   };
   cx_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   ebi_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&ebi_cdev 0 0>;
   };
   mmcx_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&mm_cx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&modem0_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
   slpi_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&slpi_vdd 0 0>;
   };
   gpu_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&msm_gpu (((~0) - 1)-2)
       (((~0) - 1)-2)>;
   };
  };
 };

 mdm-scl-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 10>;
  thermal-governor = "low_limits_floor";
  wake-capable-sensor;
  tracks-low;
  trips {
   mdms_trip: mdms-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&mdms_trip>;
    cooling-device = <&CPU0 1 1>;
   };
   cpu1_cdev {
    trip = <&mdms_trip>;
    cooling-device = <&CPU4 5 5>;
   };
   cx_vdd_cdev {
    trip = <&mdms_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&mdms_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   ebi_vdd_cdev {
    trip = <&mdms_trip>;
    cooling-device = <&ebi_cdev 0 0>;
   };
   mmcx_vdd_cdev {
    trip = <&mdms_trip>;
    cooling-device = <&mm_cx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&mdms_trip>;
    cooling-device = <&modem0_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&mdms_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&mdms_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
   slpi_vdd_cdev {
    trip = <&mdms_trip>;
    cooling-device = <&slpi_vdd 0 0>;
   };
   gpu_vdd_cdev {
    trip = <&mdms_trip>;
    cooling-device = <&msm_gpu (((~0) - 1)-2)
       (((~0) - 1)-2)>;
   };
  };
 };

 gpuss-max-step {
  polling-delay-passive = <10>;
  polling-delay = <100>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   gpu_trip0: gpu-trip0 {
    temperature = <105000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
  cooling-maps {
   gpu_cdev {
    trip = <&gpu_trip0>;
    cooling-device = <&msm_gpu (~0) 2>;
   };
  };
 };

 apc-0-max-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   silver-trip {
    temperature = <120000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };

 apc-1-max-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   gold-trip {
    temperature = <120000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };

 pop-mem-step {
  polling-delay-passive = <10>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 3>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   pop_trip: pop-trip {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
  cooling-maps {
   pop_cdev4 {
    trip = <&pop_trip>;
    cooling-device =
     <&CPU4 (~0)
      (((~0) - 1)-1)>;
   };
   pop_cdev5 {
    trip = <&pop_trip>;
    cooling-device =
     <&CPU5 (~0)
      (((~0) - 1)-1)>;
   };
   pop_cdev6 {
    trip = <&pop_trip>;
    cooling-device =
     <&CPU6 (~0)
      (((~0) - 1)-1)>;
   };
   pop_cdev7 {
    trip = <&pop_trip>;
    cooling-device =
     <&CPU7 (~0)
      (((~0) - 1)-1)>;
   };
  };
 };

 lmh-dcvs-01 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&lmh_dcvs1>;
  wake-capable-sensor;

  trips {
   active-config {
    temperature = <100000>;
    hysteresis = <25000>;
    type = "passive";
   };
  };
 };

 lmh-dcvs-00 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&lmh_dcvs0>;
  wake-capable-sensor;

  trips {
   active-config {
    temperature = <100000>;
    hysteresis = <25000>;
    type = "passive";
   };
  };
 };

 npu-step {
  polling-delay-passive = <10>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 8>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   npu_trip0: npu-trip0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
  cooling-maps {
   npu_cdev {
    trip = <&npu_trip0>;
    cooling-device =
     <&msm_npu (~0)
      (~0)>;
   };
  };
 };

 cpu-0-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 1>;
  wake-capable-sensor;
  trips {
   cpu00_config: cpu00-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu00_cdev {
    trip = <&cpu00_config>;
    cooling-device =
     <&CPU0 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpu-0-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 2>;
  wake-capable-sensor;
  trips {
   cpu01_config: cpu01-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu01_cdev {
    trip = <&cpu01_config>;
    cooling-device =
     <&CPU1 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpu-0-2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 3>;
  wake-capable-sensor;
  trips {
   cpu02_config: cpu02-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu02_cdev {
    trip = <&cpu02_config>;
    cooling-device =
     <&CPU2 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpu-0-3-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 4>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpu03_config: cpu03-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu03_cdev {
    trip = <&cpu03_config>;
    cooling-device =
     <&CPU3 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpu-1-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 7>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpu10_config: cpu10-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu10_cdev {
    trip = <&cpu10_config>;
    cooling-device =
     <&CPU4 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpu-1-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 8>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpu11_config: cpu11-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu11_cdev {
    trip = <&cpu11_config>;
    cooling-device =
     <&CPU5 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpu-1-2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 9>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpu12_config: cpu12-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu12_cdev {
    trip = <&cpu12_config>;
    cooling-device =
     <&CPU6 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpu-1-3-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 10>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpu13_config: cpu13-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu13_cdev {
    trip = <&cpu13_config>;
    cooling-device =
     <&CPU7 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpu-1-4-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 11>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpu14_config: cpu14-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu14_cdev {
    trip = <&cpu14_config>;
    cooling-device =
     <&CPU4 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpu-1-5-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 12>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpu15_config: cpu15-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu15_cdev {
    trip = <&cpu15_config>;
    cooling-device =
     <&CPU5 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpu-1-6-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 13>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpu16_config: cpu16-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu16_cdev {
    trip = <&cpu16_config>;
    cooling-device =
     <&CPU6 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpu-1-7-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 14>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpu17_config: cpu17-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu17_cdev {
    trip = <&cpu17_config>;
    cooling-device =
     <&CPU7 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 pop-mem-test {
  polling-delay-passive = <10>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 3>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   pop_test_trip: pop-test-trip {
    temperature = <125000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
  cooling-maps {
   pop_test_cdev0 {
    trip = <&pop_test_trip>;
    cooling-device =
     <&modem0_pa (~0)
      (~0)>;
   };
   pop_test_cdev1 {
    trip = <&pop_test_trip>;
    cooling-device =
     <&modem0_proc (~0)
      (~0)>;
   };
   pop_test_cdev2 {
    trip = <&pop_test_trip>;
    cooling-device =
     <&modem0_current (~0)
      (~0)>;
   };
   pop_test_cdev3 {
    trip = <&pop_test_trip>;
    cooling-device =
     <&modem0_skin (~0)
      (~0)>;
   };
   pop_test_cdev4 {
    trip = <&pop_test_trip>;
    cooling-device =
     <&mdss_mdp (~0)
      (~0)>;
   };
  };
 };

 q6-hvx-step {
  polling-delay-passive = <10>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 4>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   q6_hvx_step0: q6-hvx-step0 {
    temperature = <110000>;
    hysteresis = <0>;
    type = "passive";
   };
   q6_hvx_step1: q6-hvx-step1 {
    temperature = <120000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   hvx_cdev_lvl0 {
    trip = <&q6_hvx_step0>;
    cooling-device = <&msm_cdsp_rm
      (~0) 2>;
   };
   hvx_cdev_lvl1 {
    trip = <&q6_hvx_step1>;
    cooling-device = <&msm_cdsp_rm 3 3>;
   };
  };
 };
};
# 4156 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sm8150-usb.dtsi" 1
# 15 "../arch/arm64/boot/dts/qcom/sm8150-usb.dtsi"
# 1 "../scripts/dtc/include-prefixes/dt-bindings/phy/qcom,sm8150-qmp-usb3.h" 1
# 16 "../arch/arm64/boot/dts/qcom/sm8150-usb.dtsi" 2

&soc {

 usb0: ssusb@a600000 {
  compatible = "qcom,dwc-usb3-msm";
  reg = <0x0a600000 0x100000>;
  reg-names = "core_base";

  iommus = <&apps_smmu 0x140 0x0>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts = <0 489 0>, <0 130 0>, <0 486 0>, <0 488 0>;
  interrupt-names = "dp_hs_phy_irq", "pwr_event_irq",
    "ss_phy_irq", "dm_hs_phy_irq";
  qcom,use-pdc-interrupts;

  USB3_GDSC-supply = <&usb30_prim_gdsc>;
  dpdm-supply = <&usb2_phy0>;
  clocks = <&clock_gcc 172>,
   <&clock_gcc 12>,
   <&clock_gcc 5>,
   <&clock_gcc 174>,
   <&clock_gcc 176>,





    <&clock_gcc 187>;
  clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
     "utmi_clk", "sleep_clk", "xo";

  resets = <&clock_gcc 26>;
  reset-names = "core_reset";

  qcom,core-clk-rate = <200000000>;
  qcom,core-clk-rate-hs = <66666667>;
  qcom,num-gsi-evt-buffs = <0x3>;
  qcom,gsi-reg-offset =
   <0x0fc
    0x110
    0x120
    0x130
    0x144
    0x1a4>;
  qcom,dwc-usb3-msm-tx-fifo-size = <27696>;

  qcom,msm-bus,name = "usb0";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <3>;
  qcom,msm-bus,vectors-KBps =

   <61 512 0 0>,
   <61 676 0 0>,
   <1 583 0 0>,


   <61
    512 1000000 2500000>,
   <61 676 0 2400>,
   <1 583 0 40000>,


   <61
    512 240000 700000>,
   <61 676 0 2400>,
   <1 583 0 40000>,


   <61 512 1 1>,
   <61 676 1 1>,
   <1 583 1 1>;

  dwc3@a600000 {
   compatible = "snps,dwc3";
   reg = <0x0a600000 0xcd00>;
   interrupts = <0 133 0>;
   usb-phy = <&usb2_phy0>, <&usb_qmp_dp_phy>;
   linux,sysdev_is_parent;
   snps,disable-clk-gating;
   snps,has-lpm-erratum;
   snps,hird-threshold = /bits/ 8 <0x10>;
   snps,ssp-u3-u0-quirk;
   snps,usb3-u1u2-disable;
   usb-core-id = <0>;
   tx-fifo-resize;
   maximum-speed = "super-speed-plus";
   dr_mode = "otg";
  };

  qcom,usbbam@a704000 {
   compatible = "qcom,usb-bam-msm";
   reg = <0xa704000 0x17000>;
   interrupts = <0 132 0>;

   qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
   qcom,usb-bam-num-pipes = <4>;
   qcom,disable-clk-gating;
   qcom,usb-bam-override-threshold = <0x4001>;
   qcom,usb-bam-max-mbps-highspeed = <400>;
   qcom,usb-bam-max-mbps-superspeed = <3600>;
   qcom,reset-bam-on-connect;

   qcom,pipe0 {
    label = "ssusb-qdss-in-0";
    qcom,usb-bam-mem-type = <2>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <0>;
    qcom,peer-bam-physical-address = <0x6064000>;
    qcom,src-bam-pipe-index = <0>;
    qcom,dst-bam-pipe-index = <0>;
    qcom,data-fifo-offset = <0x0>;
    qcom,data-fifo-size = <0x1800>;
    qcom,descriptor-fifo-offset = <0x1800>;
    qcom,descriptor-fifo-size = <0x800>;
   };
  };
 };


 usb2_phy0: hsphy@88e2000 {
  compatible = "qcom,usb-hsphy-snps-femto";
  reg = <0x88e2000 0x110>,
      <0x007801f8 0x4>;
  reg-names = "hsusb_phy_base",
   "phy_rcal_reg";

  vdd-supply = <&pm8150_l5>;
  vdda18-supply = <&pm8150_l12>;
  vdda33-supply = <&pm8150_l2>;
  qcom,vdd-voltage-level = <0 880000 880000>;

  clocks = <&clock_rpmh 0>;
  clock-names = "ref_clk_src";

  resets = <&clock_gcc 15>;
  reset-names = "phy_reset";
  qcom,param-override-seq = <0x43 0x70>;
  qcom,rcal-mask = <0x1e00000>;
 };


 usb_qmp_dp_phy: ssphy@88e8000 {
  compatible = "qcom,usb-ssphy-qmp-dp-combo";
  reg = <0x88e8000 0x3000>;
  reg-names = "qmp_phy_base";

  vdd-supply = <&pm8150_l5>;
  qcom,vdd-voltage-level = <0 880000 880000>;
  qcom,vdd-max-load-uA = <47000>;
  core-supply = <&pm8150l_l3>;
  qcom,vbus-valid-override;
  qcom,link-training-reset;
  qcom,qmp-phy-init-seq =

      <0x1010 0x01 0
       0x101C 0x31 0
       0x1020 0x01 0
       0x1024 0xde 0
       0x1028 0x07 0
       0x1030 0xde 0
       0x1034 0x07 0
       0x1050 0x0a 0
       0x1074 0x06 0
       0x1078 0x06 0
       0x107C 0x16 0
       0x1080 0x16 0
       0x1084 0x36 0
       0x1088 0x36 0
       0x1094 0x1a 0
       0x10A4 0x04 0
       0x10AC 0x14 0
       0x10B0 0x34 0
       0x10B4 0x34 0
       0x10B8 0x82 0
       0x10BC 0x82 0
       0x10C4 0x82 0
       0x10CC 0xab 0
       0x10D0 0xea 0
       0x10D4 0x02 0
       0x10D8 0xab 0
       0x10DC 0xea 0
       0x10E0 0x02 0
       0x1110 0x24 0
       0x1118 0x24 0
       0x111C 0x02 0
       0x1158 0x01 0
       0x116C 0x08 0
       0x1184 0x5 0
       0x11AC 0xca 0
       0x11B0 0x1e 0
       0x11B4 0xca 0
       0x11B8 0x1e 0
       0x11BC 0x11 0
       0x110C 0x02 0
       0x1060 0x20 0
       0x1284 0x05 0
       0x129C 0x12 0
       0x1234 0xe4 0
       0x1238 0xd0 0
       0x1414 0x04 0
       0x1430 0x2f 0
       0x1434 0x7f 0
       0x143C 0xff 0
       0x1440 0x0f 0
       0x1444 0x99 0
       0x144C 0x04 0
       0x1450 0x08 0
       0x1454 0x05 0
       0x1458 0x05 0
       0x14D4 0x54 0
       0x14D8 0x08 0
       0x14DC 0x1f 0
       0x14EC 0x0f 0
       0x14F0 0x4a 0
       0x14F4 0x0a 0
       0x14F8 0xc0 0
       0x14FC 0x00 0
       0x1510 0x77 0
       0x1514 0x80 0
       0x151C 0x04 0
       0x1524 0x0e 0
       0x1570 0x3f 0
       0x1574 0x7f 0
       0x1578 0x7f 0
       0x157C 0x3f 0
       0x1580 0xa4 0
       0x1584 0xdc 0
       0x1588 0xdc 0
       0x158C 0x5c 0
       0x1590 0x0b 0
       0x1594 0xb3 0
       0x15B4 0x04 0
       0x15B8 0x30 0
       0x1684 0x05 0
       0x169C 0x12 0
       0x1634 0xe4 0
       0x1638 0xd0 0
       0x1814 0x04 0
       0x1830 0x2f 0
       0x1834 0x7f 0
       0x183C 0xff 0
       0x1840 0x0f 0
       0x1844 0x99 0
       0x184C 0x04 0
       0x1850 0x08 0
       0x1854 0x05 0
       0x1858 0x05 0
       0x18D4 0x54 0
       0x18D8 0x08 0
       0x18DC 0x1f 0
       0x18EC 0x0f 0
       0x18F0 0x4a 0
       0x18F4 0x0a 0
       0x18F8 0xc0 0
       0x18FC 0x00 0
       0x1910 0x77 0
       0x1914 0x80 0
       0x191C 0x04 0
       0x1924 0x0e 0
       0x1970 0x3f 0
       0x1974 0x7f 0
       0x1978 0x7f 0
       0x197C 0x3f 0
       0x1980 0xa4 0
       0x1984 0xdc 0
       0x1988 0xdc 0
       0x198C 0x5c 0
       0x1990 0x0b 0
       0x1994 0xb3 0
       0x19B4 0x04 0
       0x19B8 0x30 0
       0x1CC4 0xd0 0
       0x1CC8 0x17 0
       0x1CCC 0x20 0
       0x1D88 0xaa 0
       0x1DC0 0x88 0
       0x1DC4 0x13 0
       0x1DDC 0x0d 0
       0x1F18 0xf8 0
       0x1F38 0x07 0
       0x1DEC 0x02 0
       0xffffffff 0xffffffff 0x00>;

  qcom,qmp-phy-reg-offset =
   <0x1C14
    0x1F08
    0x1F14
    0x1C40
    0x1C00
    0x1C44
    0xffff
    0x2a18
    0x0008
    0x0004
    0x001C
    0x0000
    0x0010
    0x000C
    0x1C8C
    0x1C18
    0x1C50
    0x1C70>;

  clocks = <&clock_gcc 183>,
   <&clock_gcc 186>,
   <&clock_rpmh 0>,
   <&clock_gcc 182>,
   <&clock_gcc 185>;
  clock-names = "aux_clk", "pipe_clk", "ref_clk_src",
    "ref_clk", "com_aux_clk";

  resets = <&clock_gcc 18>,
   <&clock_gcc 17>;
  reset-names = "global_phy_reset", "phy_reset";
 };

 usb_audio_qmi_dev {
  compatible = "qcom,usb-audio-qmi-dev";
  iommus = <&apps_smmu 0x1b2f 0x0>;
  qcom,usb-audio-stream-id = <0xf>;
  qcom,usb-audio-intr-num = <2>;
 };

 usb_nop_phy: usb_nop_phy {
  compatible = "usb-nop-xceiv";
 };


 usb1: ssusb@a800000 {
  compatible = "qcom,dwc-usb3-msm";
  reg = <0x0a800000 0x100000>;
  reg-names = "core_base";

  iommus = <&apps_smmu 0x160 0x0>;
  qcom,smmu-s1-bypass;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts = <0 491 0>, <0 135 0>, <0 487 0>, <0 490 0>;
  interrupt-names = "dp_hs_phy_irq", "pwr_event_irq",
    "ss_phy_irq", "dm_hs_phy_irq";
  qcom,use-pdc-interrupts;

  USB3_GDSC-supply = <&usb30_sec_gdsc>;
  clocks = <&clock_gcc 177>,
   <&clock_gcc 13>,
   <&clock_gcc 6>,
   <&clock_gcc 179>,
   <&clock_gcc 181>,
    <&clock_gcc 187>;
  clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
     "utmi_clk", "sleep_clk", "xo";

  resets = <&clock_gcc 27>;
  reset-names = "core_reset";

  qcom,core-clk-rate = <200000000>;
  qcom,core-clk-rate-hs = <66666667>;
  qcom,num-gsi-evt-buffs = <0x3>;
  qcom,gsi-reg-offset =
   <0x0fc
    0x110
    0x120
    0x130
    0x144
    0x1a4>;
  qcom,dwc-usb3-msm-tx-fifo-size = <27696>;
  qcom,charging-disabled;

  qcom,msm-bus,name = "usb1";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <3>;
  qcom,msm-bus,vectors-KBps =

   <101 512 0 0>,
   <101 676 0 0>,
   <1 751 0 0>,


   <101
    512 1000000 2500000>,
   <101 676 0 2400>,
   <1 751 0 40000>,


   <101
    512 240000 700000>,
   <101 676 0 2400>,
   <1 751 0 40000>;

  status = "disabled";

  dwc3@a800000 {
   compatible = "snps,dwc3";
   reg = <0x0a800000 0xcd00>;
   interrupts = <0 138 0>;
   usb-phy = <&usb2_phy1>, <&usb_qmp_phy>;
   linux,sysdev_is_parent;
   snps,disable-clk-gating;
   snps,has-lpm-erratum;
   snps,hird-threshold = /bits/ 8 <0x10>;
   snps,usb3_lpm_capable;
   snps,bus-suspend-enable;
   usb-core-id = <1>;
   tx-fifo-resize;
   maximum-speed = "super-speed";
   dr_mode = "otg";
  };
 };


 usb2_phy1: hsphy@88e3000 {
  compatible = "qcom,usb-hsphy-snps-femto";
  reg = <0x88e3000 0x110>,
     <0x007801f8 0x4>;
  reg-names = "hsusb_phy_base",
   "phy_rcal_reg";

  vdd-supply = <&pm8150_l5>;
  vdda18-supply = <&pm8150_l12>;
  vdda33-supply = <&pm8150_l2>;
  qcom,vdd-voltage-level = <0 880000 880000>;

  clocks = <&clock_rpmh 0>;
  clock-names = "ref_clk_src";

  resets = <&clock_gcc 16>;
  reset-names = "phy_reset";
  qcom,rcal-mask = <0x1e00000>;

  status = "disabled";
 };


 usb_qmp_phy: ssphy@88eb000 {
  compatible = "qcom,usb-ssphy-qmp-v2";
  reg = <0x88eb000 0x1000>,
      <0x088eb88c 0x4>;
  reg-names = "qmp_phy_base",
   "pcs_clamp_enable_reg";

  vdd-supply = <&pm8150_l5>;
  qcom,vdd-voltage-level = <0 880000 880000>;
  qcom,vdd-max-load-uA = <47000>;
  core-supply = <&pm8150l_l3>;
  qcom,vbus-valid-override;
  qcom,qmp-phy-init-seq =

      <0x0094 0x1a 0
       0x01BC 0x11 0
       0x0158 0x01 0
       0x00BC 0x82 0
       0x00CC 0xab 0
       0x00D0 0xea 0
       0x00D4 0x02 0
       0x01AC 0xca 0
       0x01B0 0x1e 0
       0x0074 0x06 0
       0x007C 0x16 0
       0x0084 0x36 0
       0x0110 0x24 0
       0x00B0 0x34 0
       0x00AC 0x14 0
       0x00A4 0x04 0
       0x0050 0x0a 0
       0x011C 0x02 0
       0x0118 0x24 0
       0x016C 0x08 0
       0x00C4 0x82 0
       0x00D8 0xab 0
       0x00DC 0xea 0
       0x00E0 0x02 0
       0x00B8 0x82 0
       0x00B4 0x34 0
       0x0078 0x06 0
       0x0080 0x16 0
       0x0088 0x36 0
       0x01B4 0xca 0
       0x01B8 0x1e 0
       0x0010 0x01 0
       0x001C 0x31 0
       0x0020 0x01 0
       0x0030 0xde 0
       0x0034 0x07 0
       0x0024 0xde 0
       0x0028 0x07 0
       0x010C 0x02 0
       0x0060 0x20 0
       0x0580 0x8a 0
       0x057C 0x3f 0
       0x0578 0x3f 0
       0x0574 0xbf 0
       0x0570 0x3f 0
       0x0594 0xb3 0
       0x0590 0x0b 0
       0x058C 0x5c 0
       0x0588 0xdc 0
       0x0584 0xdc 0
       0x0444 0x99 0
       0x044C 0x04 0
       0x0450 0x08 0
       0x0454 0x05 0
       0x0458 0x05 0
       0x0430 0x2f 0
       0x043C 0xff 0
       0x0440 0x0f 0
       0x0434 0x7f 0
       0x04D4 0x54 0
       0x04D8 0x08 0
       0x04DC 0x1f 0
       0x04EC 0x0f 0
       0x04F0 0x4a 0
       0x04F4 0x0a 0
       0x05B4 0x04 0
       0x0510 0x77 0
       0x0514 0x80 0
       0x051C 0x04 0
       0x0524 0x0e 0
       0x04FC 0x00 0
       0x04F8 0xc0 0
       0x05B8 0x30 0
       0x0414 0x04 0
       0x029C 0x12 0
       0x0284 0x05 0
       0x0234 0xe4 0
       0x0238 0xd0 0
       0x08C4 0xd0 0
       0x08C8 0x17 0
       0x08CC 0x20 0
       0x0990 0xe7 0
       0x0994 0x03 0
       0x0988 0xaa 0
       0x0E38 0x07 0
       0x0E18 0xf8 0
       0x09C0 0x88 0
       0x09C4 0x13 0
       0x09DC 0x0d 0
       0x08DC 0x21 0
       0x09D0 0x08 0
       0xffffffff 0xffffffff 0x00>;

  qcom,qmp-phy-reg-offset =
    <0x0814
     0x0E08
     0x0E14
     0x0840
     0x0800
     0x0844>;

  clocks = <&clock_gcc 188>,
    <&clock_gcc 191>,
    <&clock_rpmh 0>,
    <&clock_gcc 187>,
    <&clock_gcc 190>;
  clock-names = "aux_clk", "pipe_clk", "ref_clk_src",
    "ref_clk", "com_aux_clk";

  resets = <&clock_gcc 19>,
   <&clock_gcc 20>;
  reset-names = "phy_reset", "phy_phy_reset";

  status = "disabled";
 };
};
# 4157 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sm8150-gpu.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sm8150-gpu.dtsi"
&soc {
 pil_gpu: qcom,kgsl-hyp {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <13>;
  qcom,firmware-name = "a640_zap";
 };

 msm_bus: qcom,kgsl-busmon{
  label = "kgsl-busmon";
  compatible = "qcom,kgsl-busmon";
 };

 gpubw: qcom,gpubw {
  compatible = "qcom,devbw";
  governor = "bw_vbif";
  qcom,src-dst-ports = <26 512>;
  operating-points-v2 = <&suspendable_ddr_bw_opp_table>;
 };

 gpu_opp_table: gpu-opp-table {
  compatible = "operating-points-v2";

  opp-600000000 {
   opp-hz = /bits/ 64 <600000000>;
   opp-microvolt = <(384 + 1)>;
  };

  opp-553850000 {
   opp-hz = /bits/ 64 <553850000>;
   opp-microvolt = <(320 + 1)>;
  };

  opp-486460000 {
   opp-hz = /bits/ 64 <486460000>;
   opp-microvolt = <(256 + 1)>;
  };

  opp-379650000 {
   opp-hz = /bits/ 64 <379650000>;
   opp-microvolt = <(192 + 1)>;
  };

  opp-309110000 {
   opp-hz = /bits/ 64 <309110000>;
   opp-microvolt = <(128 + 1)>;
  };

  opp-215000000 {
   opp-hz = /bits/ 64 <215000000>;
   opp-microvolt = <(64 + 1)>;
  };
 };

 msm_gpu: qcom,kgsl-3d0@2C00000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  status = "ok";
  reg = <0x2c00000 0x40000>, <0x2c61000 0x800>,
    <0x6900000 0x44000>, <0x780000 0x6fff>;
  reg-names = "kgsl_3d0_reg_memory", "cx_dbgc",
     "qdss_gfx", "qfprom_memory";
  interrupts = <0 300 0>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;

  qcom,chipid = <0x06040000>;

  qcom,initial-pwrlevel = <5>;

  qcom,gpu-quirk-secvid-set-once;
  qcom,gpu-quirk-cx-gdsc;

  qcom,idle-timeout = <80>;
  qcom,no-nap;

  qcom,highest-bank-bit = <15>;

  qcom,min-access-length = <32>;

  qcom,ubwc-mode = <3>;

  qcom,snapshot-size = <1310720>;

  qcom,gpu-qdss-stm = <0x161c0000 0x40000>;

  qcom,tsens-name = "tsens_tz_sensor12";
  #cooling-cells = <2>;

  qcom,pm-qos-active-latency = <44>;

  clocks = <&clock_gpucc 9>,
   <&clock_gcc 19>,
   <&clock_gcc 40>,
   <&clock_gpucc 3>,
   <&clock_gpucc 0>,
   <&clock_cpucc 4>;

  clock-names = "rbbmtimer_clk", "mem_clk",
    "mem_iface_clk", "gmu_clk",
    "gpu_cc_ahb", "l3_vote";

  qcom,isense-clk-on-level = <1>;


  qcom,gpubw-dev = <&gpubw>;
  qcom,bus-control;
  qcom,msm-bus,name = "grp3d";
  qcom,bus-width = <32>;
  qcom,msm-bus,num-cases = <13>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <26 512 0 0>,

    <26 512 0 400000>,
    <26 512 0 600000>,
    <26 512 0 800000>,
    <26 512 0 1200000>,
    <26 512 0 1648000>,
    <26 512 0 2188000>,
    <26 512 0 2724000>,
    <26 512 0 3072000>,
    <26 512 0 4068000>,
    <26 512 0 5184000>,
    <26 512 0 6220000>,
    <26 512 0 7216000>;


  regulator-names = "vddcx", "vdd";

  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;


  operating-points-v2 = <&gpu_opp_table>;


  cache-slice-names = "gpu", "gpuhtw";
  cache-slices = <&llcc 12>, <&llcc 11>;

  qcom,l3-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,l3-pwrlevels";

   qcom,l3-pwrlevel@0 {
    reg = <0>;
    qcom,l3-freq = <0>;
   };

   qcom,l3-pwrlevel@1 {
    reg = <1>;
    qcom,l3-freq = <864000000>;
   };

   qcom,l3-pwrlevel@2 {
    reg = <2>;
    qcom,l3-freq = <1344000000>;
   };
  };


  qcom,gpu-mempools {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "qcom,gpu-mempools";


   qcom,gpu-mempool@0 {
    reg = <0>;
    qcom,mempool-page-size = <4096>;
    qcom,mempool-reserved = <2048>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@1 {
    reg = <1>;
    qcom,mempool-page-size = <8192>;
    qcom,mempool-reserved = <1024>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@2 {
    reg = <2>;
    qcom,mempool-page-size = <65536>;
    qcom,mempool-reserved = <256>;
   };

   qcom,gpu-mempool@3 {
    reg = <3>;
    qcom,mempool-page-size = <1048576>;
    qcom,mempool-reserved = <32>;
   };
  };


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";

   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <600000000>;
    qcom,bus-freq = <12>;
    qcom,bus-min = <10>;
    qcom,bus-max = <12>;
   };

   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <553850000>;
    qcom,bus-freq = <10>;
    qcom,bus-min = <9>;
    qcom,bus-max = <11>;
   };


   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <486460000>;
    qcom,bus-freq = <9>;
    qcom,bus-min = <8>;
    qcom,bus-max = <10>;
   };

   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <379650000>;
    qcom,bus-freq = <8>;
    qcom,bus-min = <7>;
    qcom,bus-max = <9>;
   };


   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <309110000>;
    qcom,bus-freq = <5>;
    qcom,bus-min = <5>;
    qcom,bus-max = <7>;
   };

   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <215000000>;
    qcom,bus-freq = <4>;
    qcom,bus-min = <3>;
    qcom,bus-max = <5>;
   };

   qcom,gpu-pwrlevel@6 {
    reg = <6>;
    qcom,gpu-freq = <0>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };
 };

 kgsl_msm_iommu: qcom,kgsl-iommu@0x02CA0000 {
  compatible = "qcom,kgsl-smmu-v2";

  reg = <0x02CA0000 0x10000>;

  qcom,protect = <0xa0000 0xc000>;

  clocks =<&clock_gcc 36>,
   <&clock_gcc 19>,
   <&clock_gcc 40>;

  clock-names = "iface_clk", "mem_clk", "mem_iface_clk";

  qcom,secure_align_mask = <0xfff>;
  qcom,retention;
  qcom,hyp_secure_alloc;

  gfx3d_user: gfx3d_user {
   compatible = "qcom,smmu-kgsl-cb";
   label = "gfx3d_user";
   iommus = <&kgsl_smmu 0x0 0x401>;
   qcom,gpu-offset = <0xa8000>;
  };

  gfx3d_secure: gfx3d_secure {
   compatible = "qcom,smmu-kgsl-cb";
   label = "gfx3d_secure";
   iommus = <&kgsl_smmu 0x2 0x400>;
  };
 };

 gmu: qcom,gmu@0x2C6A000 {
  label = "kgsl-gmu";
  compatible = "qcom,gpu-gmu";

  reg = <0x2c6a000 0x30000>,
   <0xb280000 0x10000>,
   <0xb480000 0x10000>;
  reg-names = "kgsl_gmu_reg",
   "kgsl_gmu_pdc_cfg",
   "kgsl_gmu_pdc_seq";

  interrupts = <0 304 0>, <0 305 0>;
  interrupt-names = "kgsl_hfi_irq", "kgsl_gmu_irq";

  qcom,msm-bus,name = "cnoc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <26 10036 0 0>,
   <26 10036 0 100>;

  regulator-names = "vddcx", "vdd";
  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;

  clocks = <&clock_gpucc 3>,
    <&clock_gpucc 9>,
    <&clock_gcc 19>,
    <&clock_gcc 40>,
    <&clock_gpucc 0>;

  clock-names = "gmu_clk", "cxo_clk", "axi_clk",
    "memnoc_clk", "gpu_cc_ahb";


  mboxes = <&qmp_aop 0>;
  mbox-names = "aop";

  qcom,gmu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gmu-pwrlevels";


   qcom,gmu-pwrlevel@0 {
    reg = <0>;
    qcom,gmu-freq = <0>;
   };

   qcom,gmu-pwrlevel@1 {
    reg = <1>;
    qcom,gmu-freq = <200000000>;
   };
  };

  gmu_user: gmu_user {
   compatible = "qcom,smmu-gmu-user-cb";
   iommus = <&kgsl_smmu 0x4 0x400>;
  };

  gmu_kernel: gmu_kernel {
   compatible = "qcom,smmu-gmu-kernel-cb";
   iommus = <&kgsl_smmu 0x5 0x400>;
  };
 };
};
# 4158 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sm8150-mhi.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/sm8150-mhi.dtsi"
&pcie_rc1 {
 reg = <0 0 0 0 0>;

 mhi_0: qcom,mhi@0 {
  reg = <0 0 0 0 0 >;


  qcom,smmu-cfg = <0x3>;


  mhi,max-channels = <106>;
  mhi,timeout = <2000>;

  #address-cells = <1>;
  #size-cells = <0>;

  mhi_channels {
   mhi_chan@0 {
    reg = <0>;
    label = "LOOPBACK";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@1 {
    reg = <1>;
    label = "LOOPBACK";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@2 {
    reg = <2>;
    label = "SAHARA";
    mhi,num-elements = <128>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x2>;
   };

   mhi_chan@3 {
    reg = <3>;
    label = "SAHARA";
    mhi,num-elements = <128>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x2>;
   };

   mhi_chan@4 {
    reg = <4>;
    label = "DIAG";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@5 {
    reg = <5>;
    label = "DIAG";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@8 {
    reg = <8>;
    label = "QDSS";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@9 {
    reg = <9>;
    label = "QDSS";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@10 {
    reg = <10>;
    label = "EFS";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@11 {
    reg = <11>;
    label = "EFS";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
    mhi,wake-capable;
   };

   mhi_chan@14 {
    reg = <14>;
    label = "QMI0";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@15 {
    reg = <15>;
    label = "QMI0";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@16 {
    reg = <16>;
    label = "QMI1";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@17 {
    reg = <17>;
    label = "QMI1";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@18 {
    reg = <18>;
    label = "IP_CTRL";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@19 {
    reg = <19>;
    label = "IP_CTRL";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
    mhi,auto-queue;
   };

   mhi_chan@20 {
    reg = <20>;
    label = "IPCR";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <1>;
    mhi,data-type = <1>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
    mhi,auto-start;
   };

   mhi_chan@21 {
    reg = <21>;
    label = "IPCR";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
    mhi,auto-queue;
    mhi,auto-start;
   };

   mhi_chan@22 {
    reg = <22>;
    label = "TF";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@23 {
    reg = <23>;
    label = "TF";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@25 {
    reg = <25>;
    label = "BL";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x2>;
    mhi,auto-queue;
    mhi,auto-start;
   };

   mhi_chan@26 {
    reg = <26>;
    label = "DCI";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@27 {
    reg = <27>;
    label = "DCI";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@32 {
    reg = <32>;
    label = "DUN";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@33 {
    reg = <33>;
    label = "DUN";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@100 {
    reg = <100>;
    label = "IP_HW0";
    mhi,num-elements = <512>;
    mhi,event-ring = <4>;
    mhi,chan-dir = <1>;
    mhi,data-type = <1>;
    mhi,doorbell-mode = <3>;
    mhi,ee = <0x4>;
    mhi,db-mode-switch;
   };

   mhi_chan@101 {
    reg = <101>;
    label = "IP_HW0";
    mhi,num-elements = <512>;
    mhi,event-ring = <5>;
    mhi,chan-dir = <2>;
    mhi,data-type = <1>;
    mhi,doorbell-mode = <3>;
    mhi,ee = <0x4>;
   };

   mhi_chan@104 {
    reg = <104>;
    label = "IP_HW_OFFLOAD_0";
    mhi,event-ring = <4>;
    mhi,chan-dir = <1>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@105 {
    reg = <105>;
    label = "IP_HW_OFFLOAD_0";
    mhi,event-ring = <5>;
    mhi,chan-dir = <2>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
    mhi,lpm-notify;
   };
  };

  mhi_events {
    mhi_event@0 {
    mhi,num-elements = <32>;
    mhi,intmod = <1>;
    mhi,msi = <1>;
    mhi,priority = <1>;
    mhi,brstmode = <2>;
    mhi,data-type = <1>;
   };

   mhi_event@1 {
    mhi,num-elements = <256>;
    mhi,intmod = <1>;
    mhi,msi = <2>;
    mhi,priority = <1>;
    mhi,brstmode = <2>;
   };

   mhi_event@2 {
    mhi,num-elements = <256>;
    mhi,intmod = <1>;
    mhi,msi = <3>;
    mhi,priority = <1>;
    mhi,brstmode = <2>;
   };

   mhi_event@3 {
    mhi,num-elements = <256>;
    mhi,intmod = <1>;
    mhi,msi = <4>;
    mhi,priority = <1>;
    mhi,brstmode = <2>;
   };

   mhi_event@4 {
    mhi,num-elements = <1024>;
    mhi,intmod = <5>;
    mhi,msi = <5>;
    mhi,chan = <100>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,hw-ev;
   };

   mhi_event@5 {
    mhi,num-elements = <1024>;
    mhi,intmod = <5>;
    mhi,msi = <6>;
    mhi,chan = <101>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,hw-ev;
    mhi,client-manage;
   };
  };

  mhi_devices {
   mhi_netdev_0: mhi_rmnet@0 {
    reg = <0x0>;
    mhi,chan = "IP_HW0";
    mhi,interface-name = "rmnet_mhi";
    mhi,mru = <0x4000>;
   };

   mhi_netdev_1: mhi_rmnet@1 {
    reg = <0x1>;
    mhi,chan = "IP_HW_ADPL";
    mhi,interface-name = "rmnet_mhi";
    mhi,mru = <0x4000>;
   };
  };
 };
};

&pcie_rc0 {
 reg = <0 0 0 0 0>;

 mhi_1: qcom,mhi@0 {
  reg = <0 0 0 0 0 >;


  qcom,smmu-cfg = <0x3>;
  qcom,msm-bus,name = "mhi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <45 512 0 0>,
   <45 512 1200000000 650000000>;


  mhi,max-channels = <106>;
  mhi,timeout = <2000>;

  #address-cells = <1>;
  #size-cells = <0>;

  mhi_channels {
   mhi_chan@0 {
    reg = <0>;
    label = "LOOPBACK";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@1 {
    reg = <1>;
    label = "LOOPBACK";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@2 {
    reg = <2>;
    label = "SAHARA";
    mhi,num-elements = <128>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x2>;
   };

   mhi_chan@3 {
    reg = <3>;
    label = "SAHARA";
    mhi,num-elements = <128>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x2>;
   };

   mhi_chan@4 {
    reg = <4>;
    label = "DIAG";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@5 {
    reg = <5>;
    label = "DIAG";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@8 {
    reg = <8>;
    label = "QDSS";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@9 {
    reg = <9>;
    label = "QDSS";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@10 {
    reg = <10>;
    label = "EFS";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@11 {
    reg = <11>;
    label = "EFS";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
    mhi,wake-capable;
   };

   mhi_chan@14 {
    reg = <14>;
    label = "QMI0";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@15 {
    reg = <15>;
    label = "QMI0";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@16 {
    reg = <16>;
    label = "QMI1";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@17 {
    reg = <17>;
    label = "QMI1";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@18 {
    reg = <18>;
    label = "IP_CTRL";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@19 {
    reg = <19>;
    label = "IP_CTRL";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
    mhi,auto-queue;
   };

   mhi_chan@20 {
    reg = <20>;
    label = "IPCR";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <1>;
    mhi,data-type = <1>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
    mhi,auto-start;
   };

   mhi_chan@21 {
    reg = <21>;
    label = "IPCR";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
    mhi,auto-queue;
    mhi,auto-start;
   };

   mhi_chan@22 {
    reg = <22>;
    label = "TF";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@23 {
    reg = <23>;
    label = "TF";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@25 {
    reg = <25>;
    label = "BL";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x2>;
    mhi,auto-queue;
    mhi,auto-start;
   };

   mhi_chan@26 {
    reg = <26>;
    label = "DCI";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@27 {
    reg = <27>;
    label = "DCI";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@32 {
    reg = <32>;
    label = "DUN";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@33 {
    reg = <33>;
    label = "DUN";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@100 {
    reg = <100>;
    label = "IP_HW0";
    mhi,num-elements = <512>;
    mhi,event-ring = <4>;
    mhi,chan-dir = <1>;
    mhi,data-type = <1>;
    mhi,doorbell-mode = <3>;
    mhi,ee = <0x4>;
    mhi,db-mode-switch;
   };

   mhi_chan@101 {
    reg = <101>;
    label = "IP_HW0";
    mhi,num-elements = <512>;
    mhi,event-ring = <5>;
    mhi,chan-dir = <2>;
    mhi,data-type = <1>;
    mhi,doorbell-mode = <3>;
    mhi,ee = <0x4>;
   };

   mhi_chan@104 {
    reg = <104>;
    label = "IP_HW_OFFLOAD_0";
    mhi,event-ring = <4>;
    mhi,chan-dir = <1>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@105 {
    reg = <105>;
    label = "IP_HW_OFFLOAD_0";
    mhi,event-ring = <5>;
    mhi,chan-dir = <2>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
    mhi,lpm-notify;
   };
  };

  mhi_events {
    mhi_event@0 {
    mhi,num-elements = <32>;
    mhi,intmod = <1>;
    mhi,msi = <1>;
    mhi,priority = <1>;
    mhi,brstmode = <2>;
    mhi,data-type = <1>;
   };

   mhi_event@1 {
    mhi,num-elements = <256>;
    mhi,intmod = <1>;
    mhi,msi = <2>;
    mhi,priority = <1>;
    mhi,brstmode = <2>;
   };

   mhi_event@2 {
    mhi,num-elements = <256>;
    mhi,intmod = <1>;
    mhi,msi = <3>;
    mhi,priority = <1>;
    mhi,brstmode = <2>;
   };

   mhi_event@3 {
    mhi,num-elements = <256>;
    mhi,intmod = <1>;
    mhi,msi = <4>;
    mhi,priority = <1>;
    mhi,brstmode = <2>;
   };

   mhi_event@4 {
    mhi,num-elements = <1024>;
    mhi,intmod = <5>;
    mhi,msi = <5>;
    mhi,chan = <100>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,hw-ev;
   };

   mhi_event@5 {
    mhi,num-elements = <1024>;
    mhi,intmod = <5>;
    mhi,msi = <6>;
    mhi,chan = <101>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,hw-ev;
    mhi,client-manage;
   };
  };

  mhi_devices {
   mhi_netdev_2: mhi_rmnet@0 {
    reg = <0x0>;
    mhi,chan = "IP_HW0";
    mhi,interface-name = "rmnet_mhi";
    mhi,mru = <0x4000>;
   };

   mhi_netdev_3: mhi_rmnet@1 {
    reg = <0x1>;
    mhi,chan = "IP_HW_ADPL";
    mhi,interface-name = "rmnet_mhi";
    mhi,mru = <0x4000>;
   };
  };
 };
};
# 4159 "../arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 14 "../arch/arm64/boot/dts/qcom/sa8155-v1.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sa8155.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/sa8155.dtsi"
&soc {
 /delete-node/ regulator-pm8150-s4;
 /delete-node/ rpmh-regulator-msslvl;
 /delete-node/ rpmh-regulator-smpa2;
 /delete-node/ rpmh-regulator-ebilvl;
 /delete-node/ rpmh-regulator-smpa5;
 /delete-node/ rpmh-regulator-smpa6;
 /delete-node/ rpmh-regulator-ldoa1;
 /delete-node/ rpmh-regulator-ldoa2;
 /delete-node/ rpmh-regulator-ldoa3;
 /delete-node/ rpmh-regulator-lmxlvl;
 /delete-node/ rpmh-regulator-ldoa5;
 /delete-node/ rpmh-regulator-ldoa6;
 /delete-node/ rpmh-regulator-ldoa7;
 /delete-node/ rpmh-regulator-lcxlvl;
 /delete-node/ rpmh-regulator-ldoa9;
 /delete-node/ rpmh-regulator-ldoa10;
 /delete-node/ rpmh-regulator-ldoa11;
 /delete-node/ rpmh-regulator-ldoa12;
 /delete-node/ rpmh-regulator-ldoa13;
 /delete-node/ rpmh-regulator-ldoa14;
 /delete-node/ rpmh-regulator-ldoa15;
 /delete-node/ rpmh-regulator-ldoa16;
 /delete-node/ rpmh-regulator-ldoa17;
 /delete-node/ rpmh-regulator-smpc1;
 /delete-node/ rpmh-regulator-gfxlvl;
 /delete-node/ rpmh-regulator-mxlvl;
 /delete-node/ rpmh-regulator-mmcxlvl;
 /delete-node/ rpmh-regulator-cxlvl;
 /delete-node/ rpmh-regulator-smpc8;
 /delete-node/ rpmh-regulator-ldoc1;
 /delete-node/ rpmh-regulator-ldoc2;
 /delete-node/ rpmh-regulator-ldoc3;
 /delete-node/ rpmh-regulator-ldoc4;
 /delete-node/ rpmh-regulator-ldoc5;
 /delete-node/ rpmh-regulator-ldoc6;
 /delete-node/ rpmh-regulator-ldoc7;
 /delete-node/ rpmh-regulator-ldoc8;
 /delete-node/ rpmh-regulator-ldoc9;
 /delete-node/ rpmh-regulator-ldoc10;
 /delete-node/ rpmh-regulator-ldoc11;
 /delete-node/ rpmh-regulator-bobc1;
 /delete-node/ rpmh-regulator-smpf2;
 /delete-node/ rpmh-regulator-ldof2;
 /delete-node/ rpmh-regulator-ldof5;
 /delete-node/ rpmh-regulator-ldof6;

 bluetooth: bt_qca6174 {
  compatible = "qca,qca6174";
  pinctrl-names = "default";
  pinctrl-0 = <&bt_en_active>;

  qca,bt-reset-gpio = <&tlmm 172 0>;

  qca,bt-vdd-pa-supply = <&vreg_conn_pa>;

  qca,bt-chip-pwd-supply = <&vreg_conn_1p8>;
  qca,bt-vdd-vl-supply = <&pm8150_1_s6>;
  qca,bt-vdd-vm-supply = <&pm8150_2_s4>;
  qca,bt-vdd-5c-supply = <&pm8150_2_s5>;
  qca,bt-vdd-vh-supply = <&pm8150_2_l15>;

  qca,bt-vdd-vl-voltage-level = <1055000 1055000>;
  qca,bt-vdd-vm-voltage-level = <1350000 1350000>;
  qca,bt-vdd-5c-voltage-level = <2040000 2040000>;
  qca,bt-vdd-vh-voltage-level = <1900000 1900000>;

  status = "disabled";
 };
};



# 1 "../arch/arm64/boot/dts/qcom/sa8155-regulator.dtsi" 1
# 15 "../arch/arm64/boot/dts/qcom/sa8155-regulator.dtsi"
&soc {


 rpmh-regulator-smpa4 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "smpa4";
  S4A: pm8150_1_s4: regulator-pm8150-1-s4 {
   regulator-name = "pm8150_1_s4";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };
 };

 rpmh-regulator-smpa5 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "smpa5";
  S5A: pm8150_1_s5: regulator-pm8150-1-s5 {
   regulator-name = "pm8150_1_s5";
   qcom,set = <3>;
   regulator-min-microvolt = <1824000>;
   regulator-max-microvolt = <2040000>;
   qcom,init-voltage = <1824000>;
  };
 };

 rpmh-regulator-smpa6 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "smpa6";
  S6A: pm8150_1_s6: regulator-pm8150-1-s6 {
   regulator-name = "pm8150_1_s6";
   qcom,set = <3>;
   regulator-min-microvolt = <600000>;
   regulator-max-microvolt = <1352000>;
   qcom,init-voltage = <600000>;
  };
 };

 rpmh-regulator-smpa7 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "smpa7";
  S7A: pm8150_1_s7: regulator-pm8150-1-s7 {
   regulator-name = "pm8150_1_s7";
   qcom,set = <3>;
   regulator-min-microvolt = <600000>;
   regulator-max-microvolt = <600000>;
   qcom,init-voltage = <600000>;
  };
 };


 rpmh-regulator-msslvl {
  compatible = "qcom,rpmh-arc-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "mss.lvl";
  S1A_LEVEL: pm8150_1_s8_level: regulator-pm8150-1-s8-level {
   regulator-name = "pm8150_1_s8_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <(16 + 1)>;
   regulator-max-microvolt
    = <(65535 + 1)>;
   qcom,init-voltage-level
    = <(16 + 1)>;
  };
 };

 rpmh-regulator-ldoa1 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa1";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L1A: pm8150_1_l1: regulator-pm8150-1-l1 {
   regulator-name = "pm8150_1_l1";
   qcom,set = <3>;
   regulator-min-microvolt = <752000>;
   regulator-max-microvolt = <752000>;
   qcom,init-voltage = <752000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa2 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa2";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L2A: pm8150_1_l2: regulator-pm8150-1-l2 {
   regulator-name = "pm8150_1_l2";
   qcom,set = <3>;
   regulator-min-microvolt = <3072000>;
   regulator-max-microvolt = <3072000>;
   qcom,init-voltage = <3072000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa3 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa3";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L3A: pm8150_1_l3: regulator-pm8150-1-l3 {
   regulator-name = "pm8150_1_l3";
   qcom,set = <3>;
   regulator-min-microvolt = <480000>;
   regulator-max-microvolt = <932000>;
   qcom,init-voltage = <480000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa5 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa5";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;

  L5A: pm8150_1_l5: regulator-pm8150-1-l5 {
   regulator-name = "pm8150_1_l5";
   qcom,set = <3>;
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <888000>;
   qcom,init-voltage = <880000>;
   qcom,init-mode = <2>;
  };

  L5A_AO: pm8150_1_l5_ao: regulator-pm8150-1-l5-ao {
   regulator-name = "pm8150_1_l5_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <888000>;
   qcom,init-voltage = <880000>;
   qcom,init-mode = <2>;
  };

  regulator-pm8150-1-l5-so {
   regulator-name = "pm8150_1_l5_so";
   qcom,set = <2>;
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <888000>;
   qcom,init-voltage = <880000>;
   qcom,init-mode = <2>;
   qcom,init-enable = <0>;
  };
 };

 rpmh-regulator-ldoa6 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa6";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L6A: pm8150_1_l6: regulator-pm8150-1-l6 {
   regulator-name = "pm8150_1_l6";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa7 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa7";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L7A: pm8150_1_l7: regulator-pm8150-1-l7 {
   regulator-name = "pm8150_1_l7";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa10 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa10";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L10A: pm8150_1_l10: regulator-pm8150-1-l10 {
   regulator-name = "pm8150_1_l10";
   qcom,set = <3>;
   regulator-min-microvolt = <2504000>;
   regulator-max-microvolt = <2960000>;
   qcom,init-voltage = <2504000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa11 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa11";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L11A: pm8150_1_l11: regulator-pm8150-1-l11 {
   regulator-name = "pm8150_1_l11";
   qcom,set = <3>;
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <800000>;
   qcom,init-voltage = <800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa12 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa12";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L12A: pm8150_1_l12: regulator-pm8150-1-l12 {
   regulator-name = "pm8150_1_l12";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };

  L12A_AO: pm8150_1_l12_ao: regulator-pm8150-1-l12-ao {
   regulator-name = "pm8150_1_l12_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };

  regulator-pm8150-1-l12-so {
   regulator-name = "pm8150_1_l12_so";
   qcom,set = <2>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
   qcom,init-enable = <0>;
  };
 };

 rpmh-regulator-ldoa13 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa13";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L13A: pm8150_1_l13: regulator-pm8150-1-l13 {
   regulator-name = "pm8150_1_l13";
   qcom,set = <3>;
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2704000>;
   qcom,init-voltage = <2704000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa15 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa15";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L15A: pm8150_1_l15: regulator-pm8150-1-l15 {
   regulator-name = "pm8150_1_l15";
   qcom,set = <3>;
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <1704000>;
   qcom,init-voltage = <1704000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa16 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa16";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L16A: pm8150_1_l16: regulator-pm8150-1-l16 {
   regulator-name = "pm8150_1_l16";
   qcom,set = <3>;
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2960000>;
   qcom,init-voltage = <2704000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa17 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa17";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L17A: pm8150_1_l17: regulator-pm8150-1-l17 {
   regulator-name = "pm8150_1_l17";
   qcom,set = <3>;
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2960000>;
   qcom,init-voltage = <2704000>;
   qcom,init-mode = <2>;
  };
 };


 rpmh-regulator-gfxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "gfx.lvl";
  S3C_LEVEL: pm8150_2_s3_level: regulator-pm8150-2-s3-level {
   regulator-name = "pm8150_2_s3_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <(16 + 1)>;
   regulator-max-microvolt
    = <(65535 + 1)>;
   qcom,init-voltage-level
    = <(16 + 1)>;
  };
 };

 rpmh-regulator-smpc4 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "smpc4";
  S4C: pm8150_2_s4: regulator-pm8150-2-s4 {
   regulator-name = "pm8150_2_s4";
   qcom,set = <3>;
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <1400000>;
   qcom,init-voltage = <800000>;
  };
 };

 rpmh-regulator-smpc5 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "smpc5";
  S5C: pm8150_2_s5: regulator-pm8150-2-s5 {
   regulator-name = "pm8150_2_s5";
   qcom,set = <3>;
   regulator-min-microvolt = <1824000>;
   regulator-max-microvolt = <2040000>;
   qcom,init-voltage = <1824000>;
  };
 };

 rpmh-regulator-smpc6 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "smpc6";
  S6C: pm8150_2_s6: regulator-pm8150-2-s6 {
   regulator-name = "pm8150_2_s6";
   qcom,set = <3>;
   regulator-min-microvolt = <1128000>;
   regulator-max-microvolt = <1128000>;
   qcom,init-voltage = <1128000>;
  };
 };


 rpmh-regulator-cxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "cx.lvl";
  pm8150_2_s9_level-parent-supply = <&VDD_MX_LEVEL>;
  pm8150_2_s9_level_ao-parent-supply = <&VDD_MX_LEVEL_AO>;

  VDD_CX_LEVEL: VDD_MMCX_LEVEL:
  S9C_LEVEL: pm8150_2_s9_level: regulator-pm8150-2-s9-level {
   regulator-name = "pm8150_2_s9_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <(16 + 1)>;
   regulator-max-microvolt
    = <(65535 + 1)>;
   qcom,init-voltage-level
    = <(16 + 1)>;
   qcom,min-dropout-voltage-level = <(-1)>;
  };

  VDD_CX_LEVEL_AO: VDD_MMCX_LEVEL_AO: S9C_LEVEL_AO:
  pm8150_2_s9_level_ao: regulator-pm8150-2-s9-level-ao {
   regulator-name = "pm8150_2_s9_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt
    = <(16 + 1)>;
   regulator-max-microvolt
    = <(65535 + 1)>;
   qcom,init-voltage-level
    = <(16 + 1)>;
   qcom,min-dropout-voltage-level = <(-1)>;
  };

  cx_cdev: regulator-cdev {
   compatible = "qcom,rpmh-reg-cdev";
   mboxes = <&qmp_aop 0>;
   qcom,reg-resource-name = "cx";
   #cooling-cells = <2>;
  };
 };


 rpmh-regulator-mxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "mx.lvl";

  VDD_MX_LEVEL:
  S10C_LEVEL: pm8150_2_s10_level: regulator-pm8150-2-s10-level {
   regulator-name = "pm8150_2_s10_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <(16 + 1)>;
   regulator-max-microvolt
    = <(65535 + 1)>;
   qcom,init-voltage-level
    = <(16 + 1)>;
  };

  VDD_MX_LEVEL_AO: S10C_LEVEL_AO:
  pm8150_2_s10_level_ao: regulator-pm8150-2-s10-level-ao {
   regulator-name = "pm8150_2_s10_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt
    = <(16 + 1)>;
   regulator-max-microvolt
    = <(65535 + 1)>;
   qcom,init-voltage-level
    = <(16 + 1)>;
  };

  mx_cdev: mx-cdev-lvl {
   compatible = "qcom,regulator-cooling-device";
   regulator-cdev-supply = <&VDD_MX_LEVEL>;
   regulator-levels = <(256 + 1)
     (0 + 1)>;
   #cooling-cells = <2>;
  };
 };

 rpmh-regulator-ldoc1 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc1";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L1C: pm8150_2_l1: regulator-pm8150-2-l1 {
   regulator-name = "pm8150_2_l1";
   qcom,set = <3>;
   regulator-min-microvolt = <1304000>;
   regulator-max-microvolt = <1304000>;
   qcom,init-voltage = <1304000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc2 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc2";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L2C: pm8150_2_l2: regulator-pm8150-2-l2 {
   regulator-name = "pm8150_2_l2";
   qcom,set = <3>;
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <2928000>;
   qcom,init-voltage = <1704000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc5 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc5";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L5C: pm8150_2_l5: regulator-pm8150-2-l5 {
   regulator-name = "pm8150_2_l5";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc7 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc7";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L7C: pm8150_2_l7: regulator-pm8150-2-l7 {
   regulator-name = "pm8150_2_l7";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc8 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc8";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L8C: pm8150_2_l8: regulator-pm8150-2-l8 {
   regulator-name = "pm8150_2_l8";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   qcom,init-mode = <2>;
  };
 };


 rpmh-regulator-ebilvl {
  compatible = "qcom,rpmh-arc-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ebi.lvl";
  L11C_LEVEL: pm8150_2_l11_level: regulator-pm8150-2-l11-level {
   regulator-name = "pm8150_2_l11_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <(16 + 1)>;
   regulator-max-microvolt
    = <(65535 + 1)>;
   qcom,init-voltage-level
    = <(16 + 1)>;
  };

  ebi_cdev: regulator-cdev {
   compatible = "qcom,rpmh-reg-cdev";
   mboxes = <&qmp_aop 0>;
   qcom,reg-resource-name = "ebi";
   #cooling-cells = <2>;
  };
 };

 rpmh-regulator-ldoc12 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc12";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L12C: pm8150_2_l12: regulator-pm8150-2-l12 {
   regulator-name = "pm8150_2_l12";
   qcom,set = <3>;
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <1888000>;
   qcom,init-voltage = <1704000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc13 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc13";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L13C: pm8150_2_l13: regulator-pm8150-2-l13 {
   regulator-name = "pm8150_2_l13";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2960000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc15 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc15";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L15C: pm8150_2_l15: regulator-pm8150-2-l15 {
   regulator-name = "pm8150_2_l15";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1904000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc16 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc16";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  L16C: pm8150_2_l16: regulator-pm8150-2-l16 {
   regulator-name = "pm8150_2_l16";
   qcom,set = <3>;
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <3008000>;
   qcom,init-voltage = <2704000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc18 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoc18";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  proxy-supply = <&pm8150_2_l18>;
  L18C: pm8150_2_l18: regulator-pm8150-2-l18 {
   regulator-name = "pm8150_2_l18";
   qcom,set = <3>;
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <23800>;
   qcom,init-voltage = <880000>;
   qcom,init-mode = <2>;
  };
 };


 vreg_wlan: vreg_wlan {
  compatible = "qcom,stub-regulator";
  regulator-name = "vreg_wlan";
 };


 vreg_conn_1p8: vreg_conn_1p8 {
  compatible = "regulator-fixed";
  regulator-name = "vreg_conn_1p8";
  pinctrl-names = "default";
  pinctrl-0 = <&conn_power_1p8_active>;
  startup-delay-us = <4000>;
  enable-active-high;
  gpio = <&tlmm 173 0>;
 };


 vreg_conn_pa: vreg_conn_pa {
  compatible = "regulator-fixed";
  regulator-name = "vreg_conn_pa";
  pinctrl-names = "default";
  pinctrl-0 = <&conn_power_pa_active>;
  startup-delay-us = <4000>;
  enable-active-high;
  gpio = <&tlmm 174 0>;
 };

};
# 87 "../arch/arm64/boot/dts/qcom/sa8155.dtsi" 2

&slpi_tlmm {
 status = "ok";
};

&cam_csiphy0 {
 mipi-csi-vdd-supply = <&pm8150_2_l8>;
};

&cam_csiphy1 {
 mipi-csi-vdd-supply = <&pm8150_2_l8>;
};

&cam_csiphy2 {
 mipi-csi-vdd-supply = <&pm8150_2_l8>;
};

&cam_csiphy3 {
 mipi-csi-vdd-supply = <&pm8150_2_l8>;
};

&pcie0 {
 vreg-1.8-supply = <&pm8150_2_l8>;
 vreg-0.9-supply = <&pm8150_2_l18>;
 qcom,no-l1-supported;
 qcom,no-l1ss-supported;
 qcom,no-aux-clk-sync;
};

&pcie1 {
 vreg-1.8-supply = <&pm8150_2_l8>;
 vreg-0.9-supply = <&pm8150_2_l18>;
};

&mdss_dsi_phy0 {
  vdda-0p9-supply = <&pm8150_2_l18>;
};

&mdss_dsi_phy1 {
  vdda-0p9-supply = <&pm8150_2_l18>;
};

&mdss_dsi0 {
 vdda-1p2-supply = <&pm8150_2_l8>;
};

&mdss_dsi1 {
 vdda-1p2-supply = <&pm8150_2_l8>;
};

&sde_dp {
 vdda-1p2-supply = <&pm8150_2_l8>;
 vdda-0p9-supply = <&pm8150_2_l18>;
};

&lmh_dcvs1 {
 isens_vref_0p8-supply = <&pm8150_1_l5_ao>;
 isens_vref_1p8-supply = <&pm8150_1_l12_ao>;
};

&usb2_phy0 {
 vdd-supply = <&pm8150_1_l5>;
 vdda18-supply = <&pm8150_1_l12>;
 vdda33-supply = <&pm8150_1_l2>;
};

&usb_qmp_dp_phy {
 vdd-supply = <&pm8150_1_l5>;
 core-supply = <&pm8150_2_l8>;
};

&usb2_phy1 {
 vdd-supply = <&pm8150_1_l5>;
 vdda18-supply = <&pm8150_1_l12>;
 vdda33-supply = <&pm8150_1_l2>;
 status = "ok";
};

&usb_qmp_phy {
 vdd-supply = <&pm8150_1_l5>;
 core-supply = <&pm8150_2_l8>;
 status = "ok";
};

&icnss {
 vdd-cx-mx-supply = <&pm8150_1_l1>;
 vdd-1.8-xo-supply = <&pm8150_1_l7>;
 vdd-1.3-rfa-supply = <&pm8150_2_l1>;
 /delete-property/ vdd-3.3-ch0-supply;
};

&pil_ssc {
 vdd_cx-supply = <&VDD_CX_LEVEL>;
 vdd_mx-supply = <&VDD_MX_LEVEL>;
};

&pil_modem {
 vdd_mss-supply = <&pm8150_1_s8_level>;
};

&wil6210 {
 /delete-property/ vddio-supply;
};

&gpu_gx_gdsc {
 parent-supply = <&pm8150_2_s3_level>;
 vdd_parent-supply = <&pm8150_2_s3_level>;
};

&ufsphy_mem {
 vdda-phy-supply = <&pm8150_2_l18>;
};

&clock_scc {
 vdd_scc_cx-supply = <&VDD_CX_LEVEL>;
 status = "ok";
};

&thermal_zones {
 aoss0-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 cpu-0-0-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 cpu-0-1-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 cpu-0-2-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 cpu-0-3-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 cpuss-0-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 cpuss-1-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 cpu-1-0-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 cpu-1-1-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 cpu-1-2-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 cpu-1-3-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 cpu-1-4-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 cpu-1-5-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 cpu-1-6-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 cpu-1-7-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 gpuss-0-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 aoss-1-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 cwlan-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 video-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 ddr-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 q6-hvx-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 camera-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 cmpss-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 mdm-core-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 npu-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 mdm-vec-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 mdm-scl-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
 gpuss-1-lowf {
  cooling-maps {
   /delete-node/ mmcx_vdd_cdev;
  };
 };
};

&tlmm {
 ioexp_intr_active: ioexp_intr_active {
  mux {
   pins = "gpio48";
   function = "gpio";
  };
  config {
   pins = "gpio48";
   drive-strength = <2>;
   bias-pull-up;
  };
 };

 ioexp_reset_active: ioexp_reset_active {
  mux {
   pins = "gpio30";
   function = "gpio";
  };
  config {
   pins = "gpio30";
   drive-strength = <2>;
   bias-disable;
   output-high;
  };
 };
};

&sde_dp {
 qcom,ext-disp = <&ext_disp>;
 qcom,dp-hpd-gpio = <&ioexp 8 0>;

 pinctrl-names = "mdss_dp_active", "mdss_dp_sleep";
 pinctrl-0 = <&dp_hpd_cfg_pins>;
 pinctrl-1 = <&dp_hpd_cfg_pins>;

 qcom,core-supply-entries {
  #address-cells = <1>;
  #size-cells = <0>;
  qcom,core-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "refgen";
   qcom,supply-min-voltage = <0>;
   qcom,supply-max-voltage = <0>;
   qcom,supply-enable-load = <0>;
   qcom,supply-disable-load = <0>;
  };
 };
};

&qupv3_se15_i2c {
 status = "ok";

 pinctrl-0 = <&qupv3_se15_i2c_active
  &ioexp_intr_active
  &ioexp_reset_active>;

 ioexp: gpio@3e {
  #gpio-cells = <2>;
  #interrupt-cells = <2>;
  compatible = "semtech,sx1509q";
  reg = <0x3e>;
  interrupt-parent = <&tlmm>;
  interrupts = <48 0>;
  gpio-controller;
  interrupt-controller;
  semtech,probe-reset;

  pinctrl-names = "default";
  pinctrl-0 = <&dsi1_hpd_cfg_pins
   &dsi1_cdet_cfg_pins
   &dsi2_hpd_cfg_pins
   &dsi2_cdet_cfg_pins>;

  dsi1_hpd_cfg_pins: gpio0-cfg {
   pins = "gpio0";
   bias-pull-up;
  };

  dsi1_cdet_cfg_pins: gpio1-cfg {
   pins = "gpio1";
   bias-pull-down;
  };

  dsi2_hpd_cfg_pins: gpio2-cfg {
   pins = "gpio2";
   bias-pull-up;
  };

  dsi2_cdet_cfg_pins: gpio3-cfg {
   pins = "gpio3";
   bias-pull-down;
  };

  dp_hpd_cfg_pins: gpio8-cfg {
   pins = "gpio8";
   bias-pull-down;
  };
 };

 i2c-mux@77 {
  compatible = "nxp,pca9542";
  reg = <0x77>;
  #address-cells = <1>;
  #size-cells = <0>;

  i2c@0 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0>;

   anx_7625_1: anx7625@2c {
    compatible = "analogix,anx7625";
    reg = <0x2c>;
    interrupt-parent = <&ioexp>;
    interrupts = <0 0>;
    cbl_det-gpio = <&ioexp 1 0>;
    power_en-gpio = <&tlmm 47 0>;
    reset_n-gpio = <&tlmm 49 0>;
   };
  };

  i2c@1 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <1>;

   anx_7625_2: anx7625@2c {
    compatible = "analogix,anx7625";
    reg = <0x2c>;
    interrupt-parent = <&ioexp>;
    interrupts = <2 0>;
    cbl_det-gpio = <&ioexp 3 0>;
    power_en-gpio = <&tlmm 87 0>;
    reset_n-gpio = <&tlmm 29 0>;
   };
  };
 };
};

&anx_7625_1 {
 ports {
  #address-cells = <1>;
  #size-cells = <0>;

  port@0 {
   reg = <0>;
   anx_7625_1_in: endpoint {
    remote-endpoint = <&dsi_anx_7625_1_out>;
   };
  };
 };
};

&anx_7625_2 {
 ports {
  #address-cells = <1>;
  #size-cells = <0>;

  port@0 {
   reg = <0>;
   anx_7625_2_in: endpoint {
    remote-endpoint = <&dsi_anx_7625_2_out>;
   };
  };
 };
};


# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-ext-bridge-1080p.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-ext-bridge-1080p.dtsi"
&mdss_mdp {
 dsi_ext_bridge_1080p: qcom,mdss_dsi_ext_bridge_1080p {
  qcom,mdss-dsi-panel-name = "ext video mode dsi bridge";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x24>;
  qcom,mdss-dsi-force-clock-lane-hs;
  qcom,mdss-dsi-ext-bridge-mode;

  qcom,mdss-dsi-display-timings {
   timing@0{
    qcom,mdss-dsi-panel-width = <1920>;
    qcom,mdss-dsi-panel-height = <1080>;
    qcom,mdss-dsi-h-front-porch = <88>;
    qcom,mdss-dsi-h-back-porch = <148>;
    qcom,mdss-dsi-h-pulse-width = <44>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <36>;
    qcom,mdss-dsi-v-front-porch = <4>;
    qcom,mdss-dsi-v-pulse-width = <5>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,display-topology = <1 0 1>;
    qcom,default-topology-index = <0>;
   };
  };
 };
};
# 516 "../arch/arm64/boot/dts/qcom/sa8155.dtsi" 2

&soc {
 dsi_anx_7625_1: qcom,dsi-display@17 {
  label = "dsi_anx_7625_1";
  qcom,dsi-display-active;
  qcom,display-type = "primary";

  qcom,dsi-ctrl-num = <0>;
  qcom,dsi-phy-num = <0>;
  qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";

  qcom,dsi-panel = <&dsi_ext_bridge_1080p>;
 };

 dsi_anx_7625_2: qcom,dsi-display@18 {
  label = "dsi_anx_7625_2";
  qcom,dsi-display-active;
  qcom,display-type = "secondary";

  qcom,dsi-ctrl-num = <1>;
  qcom,dsi-phy-num = <1>;
  qcom,dsi-select-clocks = "mux_byte_clk1", "mux_pixel_clk1";

  qcom,dsi-panel = <&dsi_ext_bridge_1080p>;
 };

 dsi_dp1: qcom,dsi-display@1 {
  compatible = "qcom,dsi-display";
  label = "primary";

  qcom,dsi-ctrl = <&mdss_dsi0 &mdss_dsi1>;
  qcom,dsi-phy = <&mdss_dsi_phy0 &mdss_dsi_phy1>;

  clocks = <&mdss_dsi0_pll 6>,
    <&mdss_dsi0_pll 9>,
    <&mdss_dsi1_pll 24>,
    <&mdss_dsi1_pll 27>;
  clock-names = "mux_byte_clk0", "mux_pixel_clk0",
         "mux_byte_clk1", "mux_pixel_clk1";

  qcom,dsi-display-list =
   <&dsi_anx_7625_1>;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    dsi_anx_7625_1_out: endpoint {
     remote-endpoint = <&anx_7625_1_in>;
    };
   };
  };
 };

 dsi_dp2: qcom,dsi-display@2 {
  compatible = "qcom,dsi-display";
  label = "secondary";

  qcom,dsi-ctrl = <&mdss_dsi0 &mdss_dsi1>;
  qcom,dsi-phy = <&mdss_dsi_phy0 &mdss_dsi_phy1>;

  clocks = <&mdss_dsi0_pll 6>,
    <&mdss_dsi0_pll 9>,
    <&mdss_dsi1_pll 24>,
    <&mdss_dsi1_pll 27>;
  clock-names = "mux_byte_clk0", "mux_pixel_clk0",
         "mux_byte_clk1", "mux_pixel_clk1";

  qcom,dsi-display-list =
   <&dsi_anx_7625_2>;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    dsi_anx_7625_2_out: endpoint {
     remote-endpoint = <&anx_7625_2_in>;
    };
   };
  };
 };

 refgen: refgen-regulator@88e7000 {
  compatible = "qcom,refgen-regulator";
  reg = <0x88e7000 0x60>;
  regulator-name = "refgen";
  regulator-enable-ramp-delay = <5>;
 };

 sde_wb: qcom,wb-display@0 {
  compatible = "qcom,wb-display";
  cell-index = <0>;
  label = "wb_display";
 };

 ext_disp: qcom,msm-ext-disp {
  compatible = "qcom,msm-ext-disp";

  ext_disp_audio_codec: qcom,msm-ext-disp-audio-codec-rx {
   compatible = "qcom,msm-ext-disp-audio-codec-rx";
  };
 };
};

&mdss_dsi_phy0 {
 qcom,panel-force-clock-lane-hs;
};

&mdss_dsi_phy1 {
 qcom,panel-force-clock-lane-hs;
};

&mdss_dsi0_pll {
 /delete-property/ qcom,dsi-pll-ssc-en;
};

&mdss_dsi1_pll {
 /delete-property/ qcom,dsi-pll-ssc-en;
};

&mdss_mdp {
 connectors = <&sde_rscc &dsi_dp1 &dsi_dp2 &sde_dp &sde_wb>;
 qcom,sde-mixer-display-pref = "primary", "none", "none",
    "none", "none", "none";
};


# 1 "../scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 647 "../arch/arm64/boot/dts/qcom/sa8155.dtsi" 2

&soc {
 emac_hw: qcom,emac@00020000 {
  compatible = "qcom,emac-dwc-eqos";
  qcom,arm-smmu;
  emac-core-version = <2>;
  reg = <0x20000 0x10000>,
   <0x36000 0x100>,
   <0x3D00000 0x300000>;
  reg-names = "emac-base", "rgmii-base", "tlmm-central-base";
  interrupts-extended = <&pdc 0 689 4>, <&pdc 0 699 4>,
   <&tlmm 124 2>, <&pdc 0 691 4>,
   <&pdc 0 692 4>, <&pdc 0 693 4>,
   <&pdc 0 694 4>, <&pdc 0 695 4>,
   <&pdc 0 696 4>, <&pdc 0 697 4>,
   <&pdc 0 698 4>, <&pdc 0 699 4>;
  interrupt-names = "sbd-intr", "lpi-intr",
   "phy-intr", "tx-ch0-intr",
   "tx-ch1-intr", "tx-ch2-intr",
   "tx-ch3-intr", "tx-ch4-intr",
   "rx-ch0-intr", "rx-ch1-intr",
   "rx-ch2-intr", "rx-ch3-intr";
  qcom,msm-bus,name = "emac";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
   <98 512 0 0>, <1 781 0 0>,
   <98 512 2500 0>, <1 781 0 40000>,
   <98 512 25000 0>, <1 781 0 40000>,
   <98 512 250000 0>, <1 781 0 40000>;
  qcom,bus-vector-names = "0", "10", "100", "1000";
  clocks = <&clock_gcc 24>,
   <&clock_gcc 25>,
   <&clock_gcc 27>,
   <&clock_gcc 29>;
  clock-names = "emac_axi_clk", "emac_ptp_clk",
   "emac_rgmii_clk", "emac_slv_ahb_clk";
  qcom,phy-reset = <&tlmm 79 0>;
  qcom,phy-intr-redirect = <&tlmm 124 1>;
  gdsc_emac-supply = <&emac_gdsc>;
  pinctrl-names = "dev-emac-mdc",
   "dev-emac-mdio",
   "dev-emac-rgmii_txd0_state",
   "dev-emac-rgmii_txd1_state",
   "dev-emac-rgmii_txd2_state",
   "dev-emac-rgmii_txd3_state",
   "dev-emac-rgmii_txc_state",
   "dev-emac-rgmii_tx_ctl_state",
   "dev-emac-rgmii_rxd0_state",
   "dev-emac-rgmii_rxd1_state",
   "dev-emac-rgmii_rxd2_state",
   "dev-emac-rgmii_rxd3_state",
   "dev-emac-rgmii_rxc_state",
   "dev-emac-rgmii_rx_ctl_state",
   "dev-emac-phy_intr",
   "dev-emac-phy_reset_state";

  pinctrl-0 = <&emac_mdc>;
  pinctrl-1 = <&emac_mdio>;

  pinctrl-2 = <&emac_rgmii_txd0>;
  pinctrl-3 = <&emac_rgmii_txd1>;
  pinctrl-4 = <&emac_rgmii_txd2>;
  pinctrl-5 = <&emac_rgmii_txd3>;
  pinctrl-6 = <&emac_rgmii_txc>;
  pinctrl-7 = <&emac_rgmii_tx_ctl>;

  pinctrl-8 = <&emac_rgmii_rxd0>;
  pinctrl-9 = <&emac_rgmii_rxd1>;
  pinctrl-10 = <&emac_rgmii_rxd2>;
  pinctrl-11 = <&emac_rgmii_rxd3>;
  pinctrl-12 = <&emac_rgmii_rxc>;
  pinctrl-13 = <&emac_rgmii_rx_ctl>;
  pinctrl-14 = <&emac_phy_intr>;
  pinctrl-15 = <&emac_phy_reset_state>;

  io-macro-info {
   io-macro-bypass-mode = <0>;
   io-interface = "rgmii";
  };
  emac_emb_smmu: emac_emb_smmu {
   compatible = "qcom,emac-smmu-embedded";
   iommus = <&apps_smmu 0x3C0 0x0>;
   qcom,iova-mapping = <0x80000000 0x40000000>;
  };
 };

 cnss_pcie: qcom,cnss {
  compatible = "qcom,cnss";
  wlan-en-gpio = <&tlmm 169 0>;
  vdd-wlan-supply = <&vreg_wlan>;
  vdd-wlan-ctrl1-supply = <&vreg_conn_pa>;
  vdd-wlan-ctrl2-supply = <&vreg_conn_1p8>;
  reg = <0x10000000 0x10000000>,
   <0x20000000 0x10000>;
  reg-names = "smmu_iova_base", "smmu_iova_ipa";
  qcom,notify-modem-status;
  pinctrl-names = "wlan_en_active", "wlan_en_sleep";
  pinctrl-0 = <&cnss_wlan_en_active>;
  pinctrl-1 = <&cnss_wlan_en_sleep>;
  qcom,wlan-rc-num = <0>;
  qcom,wlan-ramdump-dynamic = <0x200000>;

  qcom,msm-bus,name = "msm-cnss";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
    <45 512 0 0>, <1 512 0 0>,

    <45 512 41421 655360>, <1 512 41421 655360>,

    <45 512 98572 655360>, <1 512 98572 1600000>,

    <45 512 207108 1146880>, <1 512 207108 3124992>;
  qcom,smmu-s1-enable;
 };
};


# 1 "../arch/arm64/boot/dts/qcom/sa8155-audio.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/sa8155-audio.dtsi"
&soc {
 qcom,msm-dai-tdm-pri-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37120>;
  qcom,msm-cpudai-tdm-group-num-ports = <4>;
  qcom,msm-cpudai-tdm-group-port-id = <36864 36866 36868 36870>;
  qcom,msm-cpudai-tdm-clk-rate = <12288000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <0>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <0>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  qcom,msm-cpudai-tdm-clk-attribute = /bits/ 16 <1>;
  dai_pri_tdm_rx_0: qcom,msm-dai-q6-tdm-pri-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36864>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_pri_tdm_rx_1: qcom,msm-dai-q6-tdm-pri-rx-1 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36866>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_pri_tdm_rx_2: qcom,msm-dai-q6-tdm-pri-rx-2 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36868>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_pri_tdm_rx_3: qcom,msm-dai-q6-tdm-pri-rx-3 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36870>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-pri-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37121>;
  qcom,msm-cpudai-tdm-group-num-ports = <4>;
  qcom,msm-cpudai-tdm-group-port-id = <36865 36867 36869 36871>;
  qcom,msm-cpudai-tdm-clk-rate = <12288000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <0>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <0>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  qcom,msm-cpudai-tdm-clk-attribute = /bits/ 16 <1>;
  dai_pri_tdm_tx_0: qcom,msm-dai-q6-tdm-pri-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36865>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_pri_tdm_tx_1: qcom,msm-dai-q6-tdm-pri-tx-1 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36867>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_pri_tdm_tx_2: qcom,msm-dai-q6-tdm-pri-tx-2 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36869>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_pri_tdm_tx_3: qcom,msm-dai-q6-tdm-pri-tx-3 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36871>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-sec-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37136>;
  qcom,msm-cpudai-tdm-group-num-ports = <5>;
  qcom,msm-cpudai-tdm-group-port-id = <36880 36882 36884
       36886 36894>;
  qcom,msm-cpudai-tdm-clk-rate = <12288000>;
  qcom,msm-cpudai-tdm-clk-internal = <0>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <0>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <0>;
  qcom,msm-cpudai-tdm-data-delay = <0>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&sec_tdm_active &sec_tdm_dout_active>;
  pinctrl-1 = <&sec_tdm_sleep &sec_tdm_dout_sleep>;
  dai_sec_tdm_rx_0: qcom,msm-dai-q6-tdm-sec-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36880>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_sec_tdm_rx_1: qcom,msm-dai-q6-tdm-sec-rx-1 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36882>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_sec_tdm_rx_2: qcom,msm-dai-q6-tdm-sec-rx-2 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36884>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_sec_tdm_rx_3: qcom,msm-dai-q6-tdm-sec-rx-3 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36886>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_sec_tdm_rx_7: qcom,msm-dai-q6-tdm-sec-rx-7 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36894>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-sec-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37137>;
  qcom,msm-cpudai-tdm-group-num-ports = <4>;
  qcom,msm-cpudai-tdm-group-port-id = <36881 36883 36885 36887>;
  qcom,msm-cpudai-tdm-clk-rate = <12288000>;
  qcom,msm-cpudai-tdm-clk-internal = <0>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <0>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <0>;
  qcom,msm-cpudai-tdm-data-delay = <0>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&sec_tdm_din_active>;
  pinctrl-1 = <&sec_tdm_din_sleep>;
  dai_sec_tdm_tx_0: qcom,msm-dai-q6-tdm-sec-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36881>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_sec_tdm_tx_1: qcom,msm-dai-q6-tdm-sec-tx-1 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36883>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_sec_tdm_tx_2: qcom,msm-dai-q6-tdm-sec-tx-2 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36885>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_sec_tdm_tx_3: qcom,msm-dai-q6-tdm-sec-tx-3 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36887>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-tert-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37152>;
  qcom,msm-cpudai-tdm-group-num-ports = <5>;
  qcom,msm-cpudai-tdm-group-port-id = <36896 36898 36900
       36902 36904>;
  qcom,msm-cpudai-tdm-clk-rate = <12288000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <0>;
  qcom,msm-cpudai-tdm-data-delay = <0>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&tert_tdm_active &tert_tdm_dout_active>;
  pinctrl-1 = <&tert_tdm_sleep &tert_tdm_dout_sleep>;
  dai_tert_tdm_rx_0: qcom,msm-dai-q6-tdm-tert-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36896>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_tert_tdm_rx_1: qcom,msm-dai-q6-tdm-tert-rx-1 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36898>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_tert_tdm_rx_2: qcom,msm-dai-q6-tdm-tert-rx-2 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36900>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_tert_tdm_rx_3: qcom,msm-dai-q6-tdm-tert-rx-3 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36902>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_tert_tdm_rx_4: qcom,msm-dai-q6-tdm-tert-rx-4 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36904>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-tert-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37153>;
  qcom,msm-cpudai-tdm-group-num-ports = <5>;
  qcom,msm-cpudai-tdm-group-port-id = <36897 36899 36901
       36903 36911>;
  qcom,msm-cpudai-tdm-clk-rate = <12288000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <0>;
  qcom,msm-cpudai-tdm-data-delay = <0>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&tert_tdm_din_active>;
  pinctrl-1 = <&tert_tdm_din_sleep>;
  dai_tert_tdm_tx_0: qcom,msm-dai-q6-tdm-tert-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36897>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_tert_tdm_tx_1: qcom,msm-dai-q6-tdm-tert-tx-1 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36899>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_tert_tdm_tx_2: qcom,msm-dai-q6-tdm-tert-tx-2 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36901>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_tert_tdm_tx_3: qcom,msm-dai-q6-tdm-tert-tx-3 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36903>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_tert_tdm_tx_7: qcom,msm-dai-q6-tdm-tert-tx-7 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36911>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-quat-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37168>;
  qcom,msm-cpudai-tdm-group-num-ports = <4>;
  qcom,msm-cpudai-tdm-group-port-id = <36912 36914 36916 36918>;
  qcom,msm-cpudai-tdm-clk-rate = <24576000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <0>;
  qcom,msm-cpudai-tdm-data-delay = <0>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&quat_tdm_active &quat_tdm_dout_active>;
  pinctrl-1 = <&quat_tdm_sleep &quat_tdm_dout_sleep>;
  dai_quat_tdm_rx_0: qcom,msm-dai-q6-tdm-quat-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36912>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_quat_tdm_rx_1: qcom,msm-dai-q6-tdm-quat-rx-1 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36914>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_quat_tdm_rx_2: qcom,msm-dai-q6-tdm-quat-rx-2 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36916>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_quat_tdm_rx_3: qcom,msm-dai-q6-tdm-quat-rx-3 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36918>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-quat-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37169>;
  qcom,msm-cpudai-tdm-group-num-ports = <4>;
  qcom,msm-cpudai-tdm-group-port-id = <36913 36915 36917 36919>;
  qcom,msm-cpudai-tdm-clk-rate = <24576000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <0>;
  qcom,msm-cpudai-tdm-data-delay = <0>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&quat_tdm_din_active>;
  pinctrl-1 = <&quat_tdm_din_sleep>;
  dai_quat_tdm_tx_0: qcom,msm-dai-q6-tdm-quat-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36913>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_quat_tdm_tx_1: qcom,msm-dai-q6-tdm-quat-tx-1 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36915>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_quat_tdm_tx_2: qcom,msm-dai-q6-tdm-quat-tx-2 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36917>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_quat_tdm_tx_3: qcom,msm-dai-q6-tdm-quat-tx-3 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36919>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-quin-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37184>;
  qcom,msm-cpudai-tdm-group-num-ports = <4>;
  qcom,msm-cpudai-tdm-group-port-id = <36928 36930 36932 36934>;
  qcom,msm-cpudai-tdm-clk-rate = <24576000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <0>;
  qcom,msm-cpudai-tdm-data-delay = <0>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&quin_tdm_active &quin_tdm_dout_active>;
  pinctrl-1 = <&quin_tdm_sleep &quin_tdm_dout_sleep>;
  dai_quin_tdm_rx_0: qcom,msm-dai-q6-tdm-quin-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36928>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_quin_tdm_rx_1: qcom,msm-dai-q6-tdm-quin-rx-1 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36930>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_quin_tdm_rx_2: qcom,msm-dai-q6-tdm-quin-rx-2 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36932>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_quin_tdm_rx_3: qcom,msm-dai-q6-tdm-quin-rx-3 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36934>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-quin-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37185>;
  qcom,msm-cpudai-tdm-group-num-ports = <4>;
  qcom,msm-cpudai-tdm-group-port-id = <36929 36931 36933 36935>;
  qcom,msm-cpudai-tdm-clk-rate = <24576000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <0>;
  qcom,msm-cpudai-tdm-data-delay = <0>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&quin_tdm_din_active>;
  pinctrl-1 = <&quin_tdm_din_sleep>;
  dai_quin_tdm_tx_0: qcom,msm-dai-q6-tdm-quin-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36929>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_quin_tdm_tx_1: qcom,msm-dai-q6-tdm-quin-tx-1 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36931>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_quin_tdm_tx_2: qcom,msm-dai-q6-tdm-quin-tx-2 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36933>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_quin_tdm_tx_3: qcom,msm-dai-q6-tdm-quin-tx-3 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36935>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&pri_aux_pcm_clk_active &pri_aux_pcm_sync_active
        &pri_aux_pcm_din_active &pri_aux_pcm_dout_active>;
  pinctrl-1 = <&pri_aux_pcm_clk_sleep &pri_aux_pcm_sync_sleep
        &pri_aux_pcm_din_sleep &pri_aux_pcm_dout_sleep>;
 };
};

&audio_apr {
 snd_9360: sound-pahu {
  status = "disabled";
 };

 snd_934x: sound-tavil {
  status = "disabled";
 };

 sound-adp-star {
  compatible = "qcom,sa8155-asoc-snd-adp-star";
  qcom,model = "sa8155-adp-star-snd-card";
  qcom,mi2s-audio-intf;
  qcom,auxpcm-audio-intf;
  qcom,msm-mi2s-master = <1>, <1>, <1>, <1>, <1>;

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&compr>,
    <&pcm_noirq>, <&loopback1>, <&pcm_dtmf>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-compr-dsp",
    "msm-pcm-dsp-noirq", "msm-pcm-loopback.1",
    "msm-pcm-dtmf";
  asoc-cpu = <&dai_hdmi>, <&dai_dp>,
    <&dai_mi2s0>, <&dai_mi2s1>,
    <&dai_mi2s2>, <&dai_mi2s3>,
    <&dai_mi2s4>, <&dai_pri_auxpcm>,
    <&dai_sec_auxpcm>, <&dai_tert_auxpcm>,
    <&dai_quat_auxpcm>, <&dai_quin_auxpcm>,
    <&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>,
    <&afe_proxy_tx>, <&incall_record_rx>,
    <&incall_record_tx>, <&incall_music_rx>,
    <&incall_music_2_rx>,
    <&usb_audio_rx>, <&usb_audio_tx>,
    <&dai_pri_tdm_rx_0>, <&dai_pri_tdm_rx_1>,
    <&dai_pri_tdm_rx_2>, <&dai_pri_tdm_rx_3>,
    <&dai_pri_tdm_tx_0>, <&dai_pri_tdm_tx_1>,
    <&dai_pri_tdm_tx_2>, <&dai_pri_tdm_tx_3>,
    <&dai_sec_tdm_rx_0>, <&dai_sec_tdm_rx_1>,
    <&dai_sec_tdm_rx_2>, <&dai_sec_tdm_rx_3>,
    <&dai_sec_tdm_rx_7>, <&dai_sec_tdm_tx_0>,
    <&dai_sec_tdm_tx_1>, <&dai_sec_tdm_tx_2>,
    <&dai_sec_tdm_tx_3>, <&dai_tert_tdm_rx_0>,
    <&dai_tert_tdm_rx_1>, <&dai_tert_tdm_rx_2>,
    <&dai_tert_tdm_rx_3>, <&dai_tert_tdm_rx_4>,
    <&dai_tert_tdm_tx_0>, <&dai_tert_tdm_tx_1>,
    <&dai_tert_tdm_tx_2>, <&dai_tert_tdm_tx_3>,
    <&dai_tert_tdm_tx_7>, <&dai_quat_tdm_rx_0>,
    <&dai_quat_tdm_rx_1>, <&dai_quat_tdm_rx_2>,
    <&dai_quat_tdm_rx_3>, <&dai_quat_tdm_tx_0>,
    <&dai_quat_tdm_tx_1>, <&dai_quat_tdm_tx_2>,
    <&dai_quat_tdm_tx_3>, <&dai_quin_tdm_rx_0>,
    <&dai_quin_tdm_rx_1>, <&dai_quin_tdm_rx_2>,
    <&dai_quin_tdm_rx_3>, <&dai_quin_tdm_tx_0>,
    <&dai_quin_tdm_tx_1>, <&dai_quin_tdm_tx_2>,
    <&dai_quin_tdm_tx_3>;
  asoc-cpu-names = "msm-dai-q6-hdmi.8", "msm-dai-q6-dp.24608",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-mi2s.4", "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3",
    "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5",
    "msm-dai-q6-dev.224", "msm-dai-q6-dev.225",
    "msm-dai-q6-dev.241", "msm-dai-q6-dev.240",
    "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772",
    "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770",
    "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673",
    "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36866",
    "msm-dai-q6-tdm.36868", "msm-dai-q6-tdm.36870",
    "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36867",
    "msm-dai-q6-tdm.36869", "msm-dai-q6-tdm.36871",
    "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36882",
    "msm-dai-q6-tdm.36884", "msm-dai-q6-tdm.36886",
    "msm-dai-q6-tdm.36894", "msm-dai-q6-tdm.36881",
    "msm-dai-q6-tdm.36883", "msm-dai-q6-tdm.36885",
    "msm-dai-q6-tdm.36887", "msm-dai-q6-tdm.36896",
    "msm-dai-q6-tdm.36898", "msm-dai-q6-tdm.36900",
    "msm-dai-q6-tdm.36902", "msm-dai-q6-tdm.36904",
    "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36899",
    "msm-dai-q6-tdm.36901", "msm-dai-q6-tdm.36903",
    "msm-dai-q6-tdm.36911", "msm-dai-q6-tdm.36912",
    "msm-dai-q6-tdm.36914", "msm-dai-q6-tdm.36916",
    "msm-dai-q6-tdm.36918", "msm-dai-q6-tdm.36913",
    "msm-dai-q6-tdm.36915", "msm-dai-q6-tdm.36917",
    "msm-dai-q6-tdm.36919", "msm-dai-q6-tdm.36928",
    "msm-dai-q6-tdm.36930", "msm-dai-q6-tdm.36932",
    "msm-dai-q6-tdm.36934", "msm-dai-q6-tdm.36929",
    "msm-dai-q6-tdm.36931", "msm-dai-q6-tdm.36933",
    "msm-dai-q6-tdm.36935";
  asoc-codec = <&stub_codec>;
  asoc-codec-names = "msm-stub-codec.1";
 };
};

&qupv3_se4_i2c {
 status = "disabled";
};

&slim_aud {
 status = "disabled";
 msm_dai_slim {
  status = "disabled";
 };
};

&qupv3_se22_spi {
 status = "ok";
 spi_codec@0 {
  compatible = "qcom,spi-msm-codec-slave";
  reg = <0>;
  spi-max-frequency = <10000000>;
  spi-cpha;
 };
};
# 766 "../arch/arm64/boot/dts/qcom/sa8155.dtsi" 2
# 15 "../arch/arm64/boot/dts/qcom/sa8155-v1.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. SA8155";
 compatible = "qcom,sa8155";
 qcom,msm-name = "SA8155 V1";
 qcom,msm-id = <362 0x10000>;
};
# 16 "../arch/arm64/boot/dts/qcom/sa8155.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. SA8155 SoC";
 compatible = "qcom,sa8155";
 qcom,pmic-name = "PM8150";
 qcom,board-id = <0 0>;
};
