$date
	Tue Apr  4 11:39:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module AND_gate $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#200
1#
#300
0#
1"
#400
1!
1#
#500
