ckid0_0:@|S:clk_100mhz@|E:pps_inst.pps_state[4]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0
