Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: ClockTest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ClockTest.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ClockTest"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : ClockTest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "operatorremainder.v" in library work
Compiling verilog file "button_debounce.v" in library work
Module <operatorremainder> compiled
Compiling verilog file "ClockControl.v" in library work
Module <button_debounce> compiled
Module <ClockTest> compiled
No errors in compilation
Analysis of file <"ClockTest.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ClockTest> in library <work>.

Analyzing hierarchy for module <button_debounce> in library <work> with parameters.
	DEBOUNCE_TIME = 200000

Analyzing hierarchy for module <operatorremainder> in library <work> with parameters.
	DIVISOR = "00000001001100010010110100000000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ClockTest>.
Module <ClockTest> is correct for synthesis.
 
Analyzing module <button_debounce> in library <work>.
	DEBOUNCE_TIME = 200000
Module <button_debounce> is correct for synthesis.
 
Analyzing module <operatorremainder> in library <work>.
	DIVISOR = 32'sb00000001001100010010110100000000
Module <operatorremainder> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <counter> in unit <ClockTest> has a constant value of 00000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <button_debounce>.
    Related source file is "button_debounce.v".
    Register <button_state> equivalent to <button_out> has been removed
    Found 1-bit register for signal <button_out>.
    Found 20-bit comparator less for signal <button_out$cmp_lt0000> created at line 22.
    Found 20-bit register for signal <counter>.
    Found 20-bit adder for signal <counter$addsub0000> created at line 21.
    Found 20-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 22.
    Found 1-bit xor2 for signal <counter$xor0000> created at line 20.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <button_debounce> synthesized.


Synthesizing Unit <operatorremainder>.
    Related source file is "operatorremainder.v".
WARNING:Xst:646 - Signal <temp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <remainder> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <quotient> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 36-bit comparator equal for signal <is_multiple>.
    Found 36-bit subtractor for signal <old_quotient_103$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_103$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_108$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_108$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_113$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_113$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_118$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_118$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_123$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_123$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_128$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_128$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_13$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_13$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_133$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_133$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_138$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_138$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_143$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_143$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_148$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_148$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_153$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_153$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_158$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_158$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_163$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_163$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_168$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_168$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_173$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_173$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_178$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_178$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_18$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_18$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_23$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_23$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_28$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_28$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_3$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_3$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_33$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_33$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_38$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_38$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_43$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_43$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_48$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_48$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_53$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_53$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_58$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_58$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_63$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_63$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_68$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_68$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_73$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_73$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_78$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_78$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_8$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_8$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_83$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_83$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_88$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_88$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_93$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_93$cmp_ge0000> created at line 23.
    Found 36-bit subtractor for signal <old_quotient_98$addsub0000> created at line 24.
    Found 36-bit comparator greatequal for signal <old_quotient_98$cmp_ge0000> created at line 23.
    Summary:
	inferred  36 Adder/Subtractor(s).
	inferred  37 Comparator(s).
Unit <operatorremainder> synthesized.


Synthesizing Unit <ClockTest>.
    Related source file is "ClockControl.v".
WARNING:Xst:1781 - Signal <segments> is used but never assigned. Tied to default value.
WARNING:Xst:1780 - Signal <refresh_flag> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x7-bit ROM for signal <$varindex0000> created at line 153.
    Found 16x7-bit ROM for signal <$varindex0001> created at line 157.
    Found 16x7-bit ROM for signal <$varindex0002> created at line 161.
    Found 16x7-bit ROM for signal <$varindex0003> created at line 165.
    Found 4-bit register for signal <an>.
    Found 1-bit register for signal <buttons_pressed>.
    Found 1-bit register for signal <buttons_released>.
    Found 7-bit register for signal <seg>.
    Found 1-of-4 decoder for signal <an$mux0000> created at line 151.
    Found 1-bit register for signal <buttons_out_prev>.
    Found 8-bit up counter for signal <clk_display>.
    Found 36-bit up counter for signal <cnt>.
    Found 36-bit comparator equal for signal <cnt$cmp_eq0000> created at line 92.
    Found 4-bit register for signal <ones>.
    Found 4-bit adder for signal <ones$addsub0000> created at line 133.
    Found 17-bit up counter for signal <refresh_counter>.
    Found 4-bit register for signal <s_ones>.
    Found 4-bit adder for signal <s_ones$addsub0000> created at line 111.
    Found 4-bit register for signal <s_tens>.
    Found 4-bit adder for signal <s_tens$addsub0000> created at line 109.
    Found 7-bit 4-to-1 multiplexer for signal <seg$mux0000> created at line 151.
    Found 4-bit register for signal <tens>.
    Found 4-bit adder for signal <tens$addsub0000> created at line 130.
    Summary:
	inferred   4 ROM(s).
	inferred   3 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <ClockTest> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Adders/Subtractors                                   : 41
 20-bit adder                                          : 1
 36-bit subtractor                                     : 36
 4-bit adder                                           : 4
# Counters                                             : 3
 17-bit up counter                                     : 1
 36-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 11
 1-bit register                                        : 4
 20-bit register                                       : 1
 4-bit register                                        : 5
 7-bit register                                        : 1
# Comparators                                          : 40
 20-bit comparator greatequal                          : 1
 20-bit comparator less                                : 1
 36-bit comparator equal                               : 2
 36-bit comparator greatequal                          : 36
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Adders/Subtractors                                   : 41
 20-bit adder                                          : 1
 35-bit subtractor                                     : 35
 36-bit subtractor                                     : 1
 4-bit adder                                           : 4
# Counters                                             : 3
 17-bit up counter                                     : 1
 36-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 51
 Flip-Flops                                            : 51
# Comparators                                          : 40
 20-bit comparator greatequal                          : 1
 20-bit comparator less                                : 1
 36-bit comparator equal                               : 2
 36-bit comparator greatequal                          : 36
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ClockTest> ...

Optimizing unit <button_debounce> ...

Optimizing unit <operatorremainder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ClockTest, actual ratio is 26.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 112
 Flip-Flops                                            : 112

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ClockTest.ngr
Top Level Output File Name         : ClockTest
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 2068
#      GND                         : 1
#      INV                         : 19
#      LUT1                        : 71
#      LUT2                        : 43
#      LUT2_D                      : 6
#      LUT2_L                      : 10
#      LUT3                        : 580
#      LUT3_D                      : 104
#      LUT3_L                      : 17
#      LUT4                        : 221
#      LUT4_L                      : 9
#      MUXCY                       : 562
#      MUXF5                       : 18
#      VCC                         : 1
#      XORCY                       : 406
# FlipFlops/Latches                : 112
#      FD                          : 25
#      FDC                         : 56
#      FDCE                        : 28
#      FDS                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 2
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                      562  out of   1920    29%  
 Number of Slice Flip Flops:            112  out of   3840     2%  
 Number of 4 input LUTs:               1080  out of   3840    28%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    173     9%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 112   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 84    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 84.543ns (Maximum Frequency: 11.828MHz)
   Minimum input arrival time before clock: 4.570ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 84.543ns (frequency: 11.828MHz)
  Total number of paths / destination ports: 891489632524966170000 / 142
-------------------------------------------------------------------------
Delay:               84.543ns (Levels of Logic = 66)
  Source:            cnt_19 (FF)
  Destination:       s_ones_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_19 to s_ones_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.720   1.422  cnt_19 (cnt_19)
     LUT1:I0->O            1   0.551   0.000  remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<0>_rt (remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<0> (remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<1> (remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<2> (remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<3> (remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<4> (remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<5> (remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<6> (remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<7> (remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<8> (remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<9> (remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<9>)
     MUXCY:CI->O          68   0.303   2.254  remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<10> (remainder/Mcompar_old_quotient_123_cmp_ge0000_cy<10>)
     LUT4:I1->O            1   0.551   0.869  remainder/Mcompar_old_quotient_128_cmp_ge0000_lut<11>_SW0 (N230)
     LUT4:I2->O            1   0.551   0.000  remainder/Mcompar_old_quotient_128_cmp_ge0000_lut<11> (remainder/Mcompar_old_quotient_128_cmp_ge0000_lut<11>)
     MUXCY:S->O            1   0.739   0.996  remainder/Mcompar_old_quotient_128_cmp_ge0000_cy<11> (remainder/Mcompar_old_quotient_128_cmp_ge0000_cy<11>)
     LUT3_D:I1->O         64   0.551   2.104  remainder/Mcompar_old_quotient_128_cmp_ge0000_cy<13>1 (remainder/old_quotient_128_cmp_ge0000)
     LUT3:I2->O            3   0.551   1.102  remainder/_old_quotient_128<25>1 (remainder/_old_quotient_128<25>)
     LUT4:I1->O            1   0.551   0.000  remainder/Mcompar_old_quotient_133_cmp_ge0000_lut<11> (remainder/Mcompar_old_quotient_133_cmp_ge0000_lut<11>)
     MUXCY:S->O            1   0.739   0.996  remainder/Mcompar_old_quotient_133_cmp_ge0000_cy<11> (remainder/Mcompar_old_quotient_133_cmp_ge0000_cy<11>)
     LUT3:I1->O           65   0.551   2.110  remainder/Mcompar_old_quotient_133_cmp_ge0000_cy<13>1 (remainder/old_quotient_133_cmp_ge0000)
     LUT3:I2->O            3   0.551   1.246  remainder/_old_quotient_133<24>1 (remainder/_old_quotient_133<24>)
     LUT4:I0->O            1   0.551   0.000  remainder/Mcompar_old_quotient_138_cmp_ge0000_lut<11> (remainder/Mcompar_old_quotient_138_cmp_ge0000_lut<11>)
     MUXCY:S->O            1   0.739   0.996  remainder/Mcompar_old_quotient_138_cmp_ge0000_cy<11> (remainder/Mcompar_old_quotient_138_cmp_ge0000_cy<11>)
     LUT3:I1->O           65   0.551   2.110  remainder/Mcompar_old_quotient_138_cmp_ge0000_cy<13>1 (remainder/old_quotient_138_cmp_ge0000)
     LUT3:I2->O            3   0.551   1.246  remainder/_old_quotient_138<24>1 (remainder/_old_quotient_138<24>)
     LUT4:I0->O            1   0.551   0.000  remainder/Mcompar_old_quotient_143_cmp_ge0000_lut<11> (remainder/Mcompar_old_quotient_143_cmp_ge0000_lut<11>)
     MUXCY:S->O            1   0.739   0.996  remainder/Mcompar_old_quotient_143_cmp_ge0000_cy<11> (remainder/Mcompar_old_quotient_143_cmp_ge0000_cy<11>)
     LUT3:I1->O           65   0.551   2.110  remainder/Mcompar_old_quotient_143_cmp_ge0000_cy<13>1 (remainder/old_quotient_143_cmp_ge0000)
     LUT3:I2->O            3   0.551   1.246  remainder/_old_quotient_143<24>1 (remainder/_old_quotient_143<24>)
     LUT4:I0->O            1   0.551   0.000  remainder/Mcompar_old_quotient_148_cmp_ge0000_lut<11> (remainder/Mcompar_old_quotient_148_cmp_ge0000_lut<11>)
     MUXCY:S->O            1   0.739   0.996  remainder/Mcompar_old_quotient_148_cmp_ge0000_cy<11> (remainder/Mcompar_old_quotient_148_cmp_ge0000_cy<11>)
     LUT3:I1->O           65   0.551   2.110  remainder/Mcompar_old_quotient_148_cmp_ge0000_cy<13>1 (remainder/old_quotient_148_cmp_ge0000)
     LUT3:I2->O            3   0.551   1.246  remainder/_old_quotient_148<24>1 (remainder/_old_quotient_148<24>)
     LUT4:I0->O            1   0.551   0.000  remainder/Mcompar_old_quotient_153_cmp_ge0000_lut<11> (remainder/Mcompar_old_quotient_153_cmp_ge0000_lut<11>)
     MUXCY:S->O            1   0.739   0.996  remainder/Mcompar_old_quotient_153_cmp_ge0000_cy<11> (remainder/Mcompar_old_quotient_153_cmp_ge0000_cy<11>)
     LUT3:I1->O           65   0.551   2.110  remainder/Mcompar_old_quotient_153_cmp_ge0000_cy<13>1 (remainder/old_quotient_153_cmp_ge0000)
     LUT3:I2->O            3   0.551   1.246  remainder/_old_quotient_153<24>1 (remainder/_old_quotient_153<24>)
     LUT4:I0->O            1   0.551   0.000  remainder/Mcompar_old_quotient_158_cmp_ge0000_lut<11> (remainder/Mcompar_old_quotient_158_cmp_ge0000_lut<11>)
     MUXCY:S->O            1   0.739   0.996  remainder/Mcompar_old_quotient_158_cmp_ge0000_cy<11> (remainder/Mcompar_old_quotient_158_cmp_ge0000_cy<11>)
     LUT3:I1->O           65   0.551   2.110  remainder/Mcompar_old_quotient_158_cmp_ge0000_cy<13>1 (remainder/old_quotient_158_cmp_ge0000)
     LUT3:I2->O            3   0.551   1.246  remainder/_old_quotient_158<24>1 (remainder/_old_quotient_158<24>)
     LUT4:I0->O            1   0.551   0.000  remainder/Mcompar_old_quotient_163_cmp_ge0000_lut<11> (remainder/Mcompar_old_quotient_163_cmp_ge0000_lut<11>)
     MUXCY:S->O            1   0.739   0.996  remainder/Mcompar_old_quotient_163_cmp_ge0000_cy<11> (remainder/Mcompar_old_quotient_163_cmp_ge0000_cy<11>)
     LUT3:I1->O           65   0.551   2.110  remainder/Mcompar_old_quotient_163_cmp_ge0000_cy<13>1 (remainder/old_quotient_163_cmp_ge0000)
     LUT3:I2->O            3   0.551   1.246  remainder/_old_quotient_163<24>1 (remainder/_old_quotient_163<24>)
     LUT4:I0->O            1   0.551   0.000  remainder/Mcompar_old_quotient_168_cmp_ge0000_lut<11> (remainder/Mcompar_old_quotient_168_cmp_ge0000_lut<11>)
     MUXCY:S->O            1   0.739   0.996  remainder/Mcompar_old_quotient_168_cmp_ge0000_cy<11> (remainder/Mcompar_old_quotient_168_cmp_ge0000_cy<11>)
     LUT3_D:I1->O         63   0.551   2.099  remainder/Mcompar_old_quotient_168_cmp_ge0000_cy<13>1 (remainder/old_quotient_168_cmp_ge0000)
     LUT3:I2->O            3   0.551   1.102  remainder/_old_quotient_168<25>1 (remainder/_old_quotient_168<25>)
     LUT4:I1->O            1   0.551   0.000  remainder/Mcompar_old_quotient_173_cmp_ge0000_lut<11> (remainder/Mcompar_old_quotient_173_cmp_ge0000_lut<11>)
     MUXCY:S->O            1   0.739   0.996  remainder/Mcompar_old_quotient_173_cmp_ge0000_cy<11> (remainder/Mcompar_old_quotient_173_cmp_ge0000_cy<11>)
     LUT3_D:I1->O         61   0.551   2.087  remainder/Mcompar_old_quotient_173_cmp_ge0000_cy<13>1 (remainder/old_quotient_173_cmp_ge0000)
     LUT3_D:I2->O          1   0.551   1.140  remainder/_old_quotient_173<28>1 (remainder/_old_quotient_173<28>)
     LUT4:I0->O            1   0.551   0.000  remainder/Mcompar_old_quotient_178_cmp_ge0000_lut<12> (remainder/Mcompar_old_quotient_178_cmp_ge0000_lut<12>)
     MUXCY:S->O            1   0.500   0.000  remainder/Mcompar_old_quotient_178_cmp_ge0000_cy<12> (remainder/Mcompar_old_quotient_178_cmp_ge0000_cy<12>)
     MUXCY:CI->O          28   0.303   1.898  remainder/Mcompar_old_quotient_178_cmp_ge0000_cy<13> (remainder/old_quotient_178_cmp_ge0000)
     LUT3:I2->O            1   0.551   1.140  remainder/_old_quotient_178<8>1 (remainder/_old_quotient_178<8>)
     LUT4:I0->O            1   0.551   0.000  remainder/Mcompar_is_multiple_lut<2> (remainder/Mcompar_is_multiple_lut<2>)
     MUXCY:S->O            1   0.500   0.000  remainder/Mcompar_is_multiple_cy<2> (remainder/Mcompar_is_multiple_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  remainder/Mcompar_is_multiple_cy<3> (remainder/Mcompar_is_multiple_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  remainder/Mcompar_is_multiple_cy<4> (remainder/Mcompar_is_multiple_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  remainder/Mcompar_is_multiple_cy<5> (remainder/Mcompar_is_multiple_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  remainder/Mcompar_is_multiple_cy<6> (remainder/Mcompar_is_multiple_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  remainder/Mcompar_is_multiple_cy<7> (remainder/Mcompar_is_multiple_cy<7>)
     MUXCY:CI->O           3   0.303   1.102  remainder/Mcompar_is_multiple_cy<8> (is_divisible)
     LUT2:I1->O            4   0.551   0.917  s_ones_not00021 (s_ones_not0002)
     FDCE:CE                   0.602          s_ones_0
    ----------------------------------------
    Total                     84.543ns (31.853ns logic, 52.690ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              4.570ns (Levels of Logic = 2)
  Source:            btn (PAD)
  Destination:       debounce/button_out (FF)
  Destination Clock: clk rising

  Data Path: btn to debounce/button_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   0.821   1.795  btn_IBUF (btn_IBUF)
     LUT3:I1->O            1   0.551   0.801  debounce/button_out_not00011 (debounce/button_out_not0001)
     FDCE:CE                   0.602          debounce/button_out
    ----------------------------------------
    Total                      4.570ns (1.974ns logic, 2.596ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              7.271ns (Levels of Logic = 1)
  Source:            buttons_pressed (FF)
  Destination:       buttons_pressed (PAD)
  Source Clock:      clk rising

  Data Path: buttons_pressed to buttons_pressed
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.720   0.907  buttons_pressed (buttons_pressed_OBUF)
     OBUF:I->O                 5.644          buttons_pressed_OBUF (buttons_pressed)
    ----------------------------------------
    Total                      7.271ns (6.364ns logic, 0.907ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.38 secs
 
--> 

Total memory usage is 4531508 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

