================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 213          | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 127          | user unroll pragmas are applied                                                        |
|               | (2) simplification          | 109          | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  | 105          | user inline pragmas are applied                                                        |
|               | (4) simplification          | 103          | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         |  91          | user array partition pragmas are applied                                               |
|               | (2) simplification          |  91          | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |  91          | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |  91          | apply array reshape pragmas                                                            |
|               | (5) access patterns         |  91          | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |  91          | loop and instruction simplification                                                    |
|               | (2) parallelization         |  91          | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |  91          | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |  91          | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                | 113          | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           | 150          | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+-----------+--------------+--------------+---------------+--------------+-------------+---------------+
| Function  | Location     | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+-----------+--------------+--------------+---------------+--------------+-------------+---------------+
| + forward | bicg.cpp:101 | 213          | 103           | 91           | 91          | 150           |
|    node3  | bicg.cpp:72  |  64          |  31           | 31           | 31          |  44           |
|    node2  | bicg.cpp:43  |  64          |  31           | 31           | 31          |  44           |
|    node1  | bicg.cpp:30  |  26          |   9           |  9           |  9          |  16           |
|    node0  | bicg.cpp:17  |  26          |   9           |  9           |  9          |  16           |
+-----------+--------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


