<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: cpukit/score/cpu/v850/include/rtems/score/cpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_cd198e36225ba3f41de97552050ac017.html">cpukit</a></li><li class="navelem"><a class="el" href="dir_de9e040fbb31a9f85c4a8e8e0a0eeca8.html">score</a></li><li class="navelem"><a class="el" href="dir_19f76e80a70030fb9c388ff4e4a84222.html">cpu</a></li><li class="navelem"><a class="el" href="dir_7f49ed8461029ce49118a36d1e8c8eff.html">v850</a></li><li class="navelem"><a class="el" href="dir_7e00cf18ca4fb1a570a4dcb96c197681.html">include</a></li><li class="navelem"><a class="el" href="dir_2e86fdc812c1482789ea52e10ac9b06b.html">rtems</a></li><li class="navelem"><a class="el" href="dir_86ff906d974ede76659805fde0b29125.html">score</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">cpu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>V850 CPU Department Source.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="basedefs_8h_source.html">rtems/score/basedefs.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="v850_8h_source.html">rtems/score/v850.h</a>&gt;</code><br />
</div>
<p><a href="v850_2include_2rtems_2score_2cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structContext__Control.html">Context_Control</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Thread register context.  <a href="structContext__Control.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt stack frame (ISF).  <a href="structCPU__Interrupt__frame.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a1eca01dbb1ef2873349cc4e222509f0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#a1eca01dbb1ef2873349cc4e222509f0a">CPU_SIMPLE_VECTORED_INTERRUPTS</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a1eca01dbb1ef2873349cc4e222509f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112f88f13afe8bb8f1b13f1ca7e09b8d"><td class="memItemLeft" align="right" valign="top"><a id="a112f88f13afe8bb8f1b13f1ca7e09b8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_HARDWARE_FP</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a112f88f13afe8bb8f1b13f1ca7e09b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a304f78c61edce38bb88e909f90a326dc"><td class="memItemLeft" align="right" valign="top"><a id="a304f78c61edce38bb88e909f90a326dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_SOFTWARE_FP</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a304f78c61edce38bb88e909f90a326dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a225de03a8647bf307a73cf907969778d"><td class="memItemLeft" align="right" valign="top"><a id="a225de03a8647bf307a73cf907969778d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ALL_TASKS_ARE_FP</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a225de03a8647bf307a73cf907969778d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c906c8ee4c3d012dc456285e42d3ee"><td class="memItemLeft" align="right" valign="top"><a id="af1c906c8ee4c3d012dc456285e42d3ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_IDLE_TASK_IS_FP</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:af1c906c8ee4c3d012dc456285e42d3ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155bcf88149016c6c58f30eeab9f1598"><td class="memItemLeft" align="right" valign="top"><a id="a155bcf88149016c6c58f30eeab9f1598"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_USE_DEFERRED_FP_SWITCH</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a155bcf88149016c6c58f30eeab9f1598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c634f4a6bc9236bcacafc9b6119e011"><td class="memItemLeft" align="right" valign="top"><a id="a0c634f4a6bc9236bcacafc9b6119e011"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ENABLE_ROBUST_THREAD_DISPATCH</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a0c634f4a6bc9236bcacafc9b6119e011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac40d98a563f63934a5775f1366ba1b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ac40d98a563f63934a5775f1366ba1b67">CPU_STACK_GROWS_UP</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ac40d98a563f63934a5775f1366ba1b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa1399e268a9ae6adf6d6aad4371688"><td class="memItemLeft" align="right" valign="top"><a id="aafa1399e268a9ae6adf6d6aad4371688"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CACHE_LINE_BYTES</b>&#160;&#160;&#160;32</td></tr>
<tr class="separator:aafa1399e268a9ae6adf6d6aad4371688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd43704c7821a2c042d212801156584e"><td class="memItemLeft" align="right" valign="top"><a id="acd43704c7821a2c042d212801156584e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_STRUCTURE_ALIGNMENT</b></td></tr>
<tr class="separator:acd43704c7821a2c042d212801156584e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8823e651e33b9683e0d89e5a8054ee6"><td class="memItemLeft" align="right" valign="top"><a id="af8823e651e33b9683e0d89e5a8054ee6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MODES_INTERRUPT_MASK</b>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:af8823e651e33b9683e0d89e5a8054ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea68a7fa02909edcebee08748f94223"><td class="memItemLeft" align="right" valign="top"><a id="adea68a7fa02909edcebee08748f94223"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MAXIMUM_PROCESSORS</b>&#160;&#160;&#160;32</td></tr>
<tr class="separator:adea68a7fa02909edcebee08748f94223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896055157b72692a6141f7c0039eabdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUV850CPUContext.html#ga896055157b72692a6141f7c0039eabdf">_CPU_Context_Get_SP</a>(_context)&#160;&#160;&#160;(_context)-&gt;r3_stack_pointer</td></tr>
<tr class="separator:ga896055157b72692a6141f7c0039eabdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94869be93a41da88a10fa59771ce2c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUV850CPUInterrupt.html#gab94869be93a41da88a10fa59771ce2c9">CPU_MPCI_RECEIVE_SERVER_EXTRA_STACK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab94869be93a41da88a10fa59771ce2c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47f6e4d60c72b5f65fc775b0b5dd14ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUV850CPUInterrupt.html#ga47f6e4d60c72b5f65fc775b0b5dd14ec">CPU_PROVIDES_ISR_IS_IN_PROGRESS</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga47f6e4d60c72b5f65fc775b0b5dd14ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c92ceea7549cc7b21db2c466916b733"><td class="memItemLeft" align="right" valign="top"><a id="a4c92ceea7549cc7b21db2c466916b733"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_STACK_MINIMUM_SIZE</b>&#160;&#160;&#160;(1024*4)</td></tr>
<tr class="separator:a4c92ceea7549cc7b21db2c466916b733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4bd2905092d69bc92fbff6103ced8b"><td class="memItemLeft" align="right" valign="top"><a id="aea4bd2905092d69bc92fbff6103ced8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_SIZEOF_POINTER</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aea4bd2905092d69bc92fbff6103ced8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae526a309e32001688261048b19cdb7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ae526a309e32001688261048b19cdb7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac71c1e0159c32144a04f18646ede252b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ac71c1e0159c32144a04f18646ede252b">CPU_HEAP_ALIGNMENT</a>&#160;&#160;&#160;<a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a></td></tr>
<tr class="separator:ac71c1e0159c32144a04f18646ede252b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aed43eb1b3c346772c127482b4b5372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#a8aed43eb1b3c346772c127482b4b5372">CPU_STACK_ALIGNMENT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a8aed43eb1b3c346772c127482b4b5372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a578627686e1020a28f5a295703ca74"><td class="memItemLeft" align="right" valign="top"><a id="a6a578627686e1020a28f5a295703ca74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_INTERRUPT_STACK_ALIGNMENT</b>&#160;&#160;&#160;<a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#aafa1399e268a9ae6adf6d6aad4371688">CPU_CACHE_LINE_BYTES</a></td></tr>
<tr class="separator:a6a578627686e1020a28f5a295703ca74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3fde6f372ee51fdd893c260e7d7146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUV850CPUInterrupt.html#gaca3fde6f372ee51fdd893c260e7d7146">_CPU_ISR_Disable</a>(_isr_cookie)</td></tr>
<tr class="separator:gaca3fde6f372ee51fdd893c260e7d7146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b1e2cd1ea4020d229e759569459664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUV850CPUInterrupt.html#gae3b1e2cd1ea4020d229e759569459664">_CPU_ISR_Enable</a>(_isr_cookie)</td></tr>
<tr class="separator:gae3b1e2cd1ea4020d229e759569459664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7e58e16c6b558daf31fe8f9dbec5a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUV850CPUInterrupt.html#gac7e58e16c6b558daf31fe8f9dbec5a69">_CPU_ISR_Flash</a>(_isr_cookie)</td></tr>
<tr class="separator:gac7e58e16c6b558daf31fe8f9dbec5a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed8717a2f15938d954c7124cd11e899f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUV850CPUInterrupt.html#gaed8717a2f15938d954c7124cd11e899f">_CPU_ISR_Set_level</a>(new_level)</td></tr>
<tr class="separator:gaed8717a2f15938d954c7124cd11e899f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb67e174d7b61251322cd32126acd1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#a3fb67e174d7b61251322cd32126acd1a">_CPU_Context_Restart_self</a>(_the_context)&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreCPUARM.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a>( (_the_context) );</td></tr>
<tr class="separator:a3fb67e174d7b61251322cd32126acd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c07c0150ec7894dd128993e931ceee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#a4c07c0150ec7894dd128993e931ceee5">_CPU_Fatal_halt</a>(_source,  _error)</td></tr>
<tr class="separator:a4c07c0150ec7894dd128993e931ceee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0aff7a561b9c030a4d88eff201f4688"><td class="memItemLeft" align="right" valign="top"><a id="ab0aff7a561b9c030a4d88eff201f4688"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_USE_GENERIC_BITFIELD_CODE</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ab0aff7a561b9c030a4d88eff201f4688"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a09f1943559c701e24e5057e9aaea0d13"><td class="memItemLeft" align="right" valign="top"><a id="a09f1943559c701e24e5057e9aaea0d13"></a>
typedef <a class="el" href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_Exception_frame</b></td></tr>
<tr class="separator:a09f1943559c701e24e5057e9aaea0d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67f8550aad58bccb6fcb4589894444ad"><td class="memItemLeft" align="right" valign="top"><a id="a67f8550aad58bccb6fcb4589894444ad"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_Counter_ticks</b></td></tr>
<tr class="separator:a67f8550aad58bccb6fcb4589894444ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fca17f81f850e128fcc8ed5b87ff2ab"><td class="memItemLeft" align="right" valign="top">typedef uintptr_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#a9fca17f81f850e128fcc8ed5b87ff2ab">CPU_Uint32ptr</a></td></tr>
<tr class="separator:a9fca17f81f850e128fcc8ed5b87ff2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga5254669b54a06e96ebb585fd50a02c4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUV850CPUInterrupt.html#ga5254669b54a06e96ebb585fd50a02c4d">_CPU_ISR_Is_enabled</a> (uint32_t level)</td></tr>
<tr class="memdesc:ga5254669b54a06e96ebb585fd50a02c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if interrupts are enabled in the specified ISR level, otherwise returns false.  <a href="group__RTEMSScoreCPUV850CPUInterrupt.html#ga5254669b54a06e96ebb585fd50a02c4d">More...</a><br /></td></tr>
<tr class="separator:ga5254669b54a06e96ebb585fd50a02c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d9dcab9170d532b6634a5620385adbd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUV850CPUInterrupt.html#ga1d9dcab9170d532b6634a5620385adbd">_CPU_ISR_Get_level</a> (void)</td></tr>
<tr class="memdesc:ga1d9dcab9170d532b6634a5620385adbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the interrupt level of the executing thread.  <a href="group__RTEMSScoreCPUV850CPUInterrupt.html#ga1d9dcab9170d532b6634a5620385adbd">More...</a><br /></td></tr>
<tr class="separator:ga1d9dcab9170d532b6634a5620385adbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff386644c2f5a1d6e8b57fd8f290cadc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#aff386644c2f5a1d6e8b57fd8f290cadc">_CPU_Context_Initialize</a> (<a class="el" href="structContext__Control.html">Context_Control</a> *the_context, uint32_t *stack_base, uint32_t <a class="el" href="sun4u_2tte_8h.html#a245260f6f74972558f61b85227df5aae">size</a>, uint32_t new_level, void *entry_point, bool is_fp, void *tls_area)</td></tr>
<tr class="separator:aff386644c2f5a1d6e8b57fd8f290cadc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869484e3d851b032fd826c69ff21fc72"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#ga869484e3d851b032fd826c69ff21fc72">_CPU_Initialize</a> (void)</td></tr>
<tr class="memdesc:ga869484e3d851b032fd826c69ff21fc72"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU initialize. This routine performs CPU dependent initialization.  <a href="group__RTEMSScoreCPUARM.html#ga869484e3d851b032fd826c69ff21fc72">More...</a><br /></td></tr>
<tr class="separator:ga869484e3d851b032fd826c69ff21fc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903a802003c95d6ef5206cb330424a1b"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#ga903a802003c95d6ef5206cb330424a1b">_CPU_Thread_Idle_body</a> (uintptr_t ignored)</td></tr>
<tr class="separator:ga903a802003c95d6ef5206cb330424a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f8cc989454b28232e5375e30c90970"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUV850CPUContext.html#gaa9f8cc989454b28232e5375e30c90970">_CPU_Context_switch</a> (<a class="el" href="structContext__Control.html">Context_Control</a> *run, <a class="el" href="structContext__Control.html">Context_Control</a> *heir)</td></tr>
<tr class="memdesc:gaa9f8cc989454b28232e5375e30c90970"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU switch context.  <a href="group__RTEMSScoreCPUV850CPUContext.html#gaa9f8cc989454b28232e5375e30c90970">More...</a><br /></td></tr>
<tr class="separator:gaa9f8cc989454b28232e5375e30c90970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80726ebfe00f31a88b086cc4474c472f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUV850CPUContext.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a> (<a class="el" href="structContext__Control.html">Context_Control</a> *new_context) <a class="el" href="group__RTEMSScoreBaseDefs.html#gaa2f0ed67aa174f684bb31b7e8bdb386f">RTEMS_NO_RETURN</a></td></tr>
<tr class="memdesc:ga80726ebfe00f31a88b086cc4474c472f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPARC specific context restore.  <a href="group__RTEMSScoreCPUV850CPUContext.html#ga80726ebfe00f31a88b086cc4474c472f">More...</a><br /></td></tr>
<tr class="separator:ga80726ebfe00f31a88b086cc4474c472f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34a35de496258577c1454ba1ee07ce0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#gaa34a35de496258577c1454ba1ee07ce0">_CPU_Exception_frame_print</a> (const <a class="el" href="structCPU__Exception__frame.html">CPU_Exception_frame</a> *frame)</td></tr>
<tr class="memdesc:gaa34a35de496258577c1454ba1ee07ce0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prints the exception frame via <a class="el" href="bspIo_8h.html#a380cfecc8035cec8a13b68c0cb90f32f" title="Kernel Print.">printk()</a>.  <a href="group__RTEMSScoreCPUARM.html#gaa34a35de496258577c1454ba1ee07ce0">More...</a><br /></td></tr>
<tr class="separator:gaa34a35de496258577c1454ba1ee07ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa675150e5d00169c99410a82011b6117"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#gaa675150e5d00169c99410a82011b6117">_CPU_Counter_frequency</a> (void)</td></tr>
<tr class="memdesc:gaa675150e5d00169c99410a82011b6117"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current CPU counter frequency in Hz.  <a href="group__RTEMSScoreCPUARM.html#gaa675150e5d00169c99410a82011b6117">More...</a><br /></td></tr>
<tr class="separator:gaa675150e5d00169c99410a82011b6117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac016ae4ed92ed2607bd65408a36d908b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a67f8550aad58bccb6fcb4589894444ad">CPU_Counter_ticks</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#gac016ae4ed92ed2607bd65408a36d908b">_CPU_Counter_read</a> (void)</td></tr>
<tr class="memdesc:gac016ae4ed92ed2607bd65408a36d908b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current CPU counter value.  <a href="group__RTEMSScoreCPUARM.html#gac016ae4ed92ed2607bd65408a36d908b">More...</a><br /></td></tr>
<tr class="separator:gac016ae4ed92ed2607bd65408a36d908b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>V850 CPU Department Source. </p>
<p>This include file contains information pertaining to the v850 processor. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a3fb67e174d7b61251322cd32126acd1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb67e174d7b61251322cd32126acd1a">&#9670;&nbsp;</a></span>_CPU_Context_Restart_self</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_Context_Restart_self</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_the_context</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreCPUARM.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a>( (_the_context) );</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This routine is responsible for somehow restarting the currently executing task. If you are lucky, then all that is necessary is restoring the context. Otherwise, there will need to be a special assembly routine which does something special in this case. For many ports, simply adding a label to the restore path of <a class="el" href="group__RTEMSScoreCPUARM.html#gaa9f8cc989454b28232e5375e30c90970">_CPU_Context_switch</a> will work. On other ports, it may be possibly to load a few arguments and jump to the restore path. It will not work if restarting self conflicts with the stack frame assumptions of restoring a context.</p>
<p>Port Specific Information:</p>
<p>On the v850, we require a special entry point to restart a task. </p>

</div>
</div>
<a id="a4c07c0150ec7894dd128993e931ceee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c07c0150ec7894dd128993e931ceee5">&#9670;&nbsp;</a></span>_CPU_Fatal_halt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_Fatal_halt</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_source, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_error&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    __asm__ __volatile__ ( <span class="stringliteral">&quot;di&quot;</span> ); \</div><div class="line">    __asm__ __volatile__ ( <span class="stringliteral">&quot;mov %0, r10; &quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> ((_error)) ); \</div><div class="line">    __asm__ __volatile__ ( <span class="stringliteral">&quot;halt&quot;</span> ); \</div><div class="line">  } <span class="keywordflow">while</span> (0)</div></div><!-- fragment --><p>This routine copies _error into a known place &ndash; typically a stack location or a register, optionally disables interrupts, and halts/stops the CPU.</p>
<p>Port Specific Information:</p>
<p>Move the error code into r10, disable interrupts and halt. </p>

</div>
</div>
<a id="ae526a309e32001688261048b19cdb7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae526a309e32001688261048b19cdb7d8">&#9670;&nbsp;</a></span>CPU_ALIGNMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ALIGNMENT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU's worst alignment requirement for data types on a byte boundary. This alignment does not take into account the requirements for the stack.</p>
<p>Port Specific Information:</p>
<p>There is no apparent reason why this should be larger than 8. </p>

</div>
</div>
<a id="ac71c1e0159c32144a04f18646ede252b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac71c1e0159c32144a04f18646ede252b">&#9670;&nbsp;</a></span>CPU_HEAP_ALIGNMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_HEAP_ALIGNMENT&#160;&#160;&#160;<a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This number corresponds to the byte alignment requirement for the heap handler. This alignment requirement may be stricter than that for the data types alignment specified by <a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a>. It is common for the heap to follow the same alignment requirement as <a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a>. If the <a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a> is strict enough for the heap, then this should be set to <a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a>.</p>
<dl class="section note"><dt>Note</dt><dd>This does not have to be a power of 2 although it should be a multiple of 2 greater than or equal to 2. The requirement to be a multiple of 2 is because the heap uses the least significant field of the front and back flags to indicate that a block is in use or free. So you do not want any odd length blocks really putting length data in that bit.</dd></dl>
<p>On byte oriented architectures, <a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ac71c1e0159c32144a04f18646ede252b">CPU_HEAP_ALIGNMENT</a> normally will have to be greater or equal to than <a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a> to ensure that elements allocated from the heap meet all restrictions.</p>
<p>Port Specific Information:</p>
<p>There is no apparent reason why this should be larger than CPU_ALIGNMENT. </p>

</div>
</div>
<a id="a1eca01dbb1ef2873349cc4e222509f0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eca01dbb1ef2873349cc4e222509f0a">&#9670;&nbsp;</a></span>CPU_SIMPLE_VECTORED_INTERRUPTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SIMPLE_VECTORED_INTERRUPTS&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Does the CPU follow the simple vectored interrupt model?</p>
<p>If TRUE, then RTEMS allocates the vector table it internally manages. If FALSE, then the BSP is assumed to allocate and manage the vector table</p>
<p>Port Specific Information:</p>
<p>This port uses the Progammable Interrupt Controller interrupt model. </p>

</div>
</div>
<a id="a8aed43eb1b3c346772c127482b4b5372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aed43eb1b3c346772c127482b4b5372">&#9670;&nbsp;</a></span>CPU_STACK_ALIGNMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_ALIGNMENT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This number corresponds to the byte alignment requirement for the stack. This alignment requirement may be stricter than that for the data types alignment specified by <a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a>. If the <a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a> is strict enough for the stack, then this should be set to 0.</p>
<dl class="section note"><dt>Note</dt><dd>This must be a power of 2 either 0 or greater than <a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a>.</dd></dl>
<p>Port Specific Information:</p>
<p>The v850 has enough RAM where alignment to 16 may be desirable depending on the cache properties. But this remains to be demonstrated. </p>

</div>
</div>
<a id="ac40d98a563f63934a5775f1366ba1b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac40d98a563f63934a5775f1366ba1b67">&#9670;&nbsp;</a></span>CPU_STACK_GROWS_UP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_GROWS_UP&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Does the stack grow up (toward higher addresses) or down (toward lower addresses)?</p>
<p>If TRUE, then the grows upward. If FALSE, then the grows toward smaller addresses.</p>
<p>Port Specific Information:</p>
<p>The v850 stack grows from high addresses to low addresses. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a9fca17f81f850e128fcc8ed5b87ff2ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fca17f81f850e128fcc8ed5b87ff2ab">&#9670;&nbsp;</a></span>CPU_Uint32ptr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uintptr_t <a class="el" href="group__RTEMSScoreCPUARM.html#ga9fca17f81f850e128fcc8ed5b87ff2ab">CPU_Uint32ptr</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type that can store a 32-bit integer or a pointer. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aff386644c2f5a1d6e8b57fd8f290cadc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff386644c2f5a1d6e8b57fd8f290cadc">&#9670;&nbsp;</a></span>_CPU_Context_Initialize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _CPU_Context_Initialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structContext__Control.html">Context_Control</a> *&#160;</td>
          <td class="paramname"><em>the_context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>stack_base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>new_level</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>entry_point</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_fp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>tls_area</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initialize the context to a state suitable for starting a task after a context restore operation. Generally, this involves:</p>
<ul>
<li>setting a starting address</li>
<li>preparing the stack</li>
<li>preparing the stack and frame pointers</li>
<li>setting the proper interrupt level in the context</li>
<li>initializing the floating point context</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">the_context</td><td>points to the context area </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stack_base</td><td>is the low address of the allocated stack area </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>is the size of the stack area in bytes </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">new_level</td><td>is the interrupt level for the task </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">entry_point</td><td>is the task's entry point </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">is_fp</td><td>is set to TRUE if the task is a floating point task </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tls_area</td><td>is the thread-local storage (TLS) area</td></tr>
  </table>
  </dd>
</dl>
<p>NOTE: Implemented as a subroutine for the SPARC port. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
