Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 175c158b678346b0920089e28cec3805 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gen_moves_bk_tb_behav xil_defaultlib.gen_moves_bk_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/gen_moves_bk.sv" Line 4. Module gen_moves_bk doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_moves_bk
Compiling module xil_defaultlib.gen_moves_bk_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gen_moves_bk_tb_behav
