Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a88a7879a5fe48b985eb0168dd3c7013 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LED_manager_tb_behav xil_defaultlib.LED_manager_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register8_sv
Compiling module xil_defaultlib.LED_manager_sv
Compiling module xil_defaultlib.LED_manager_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LED_manager_tb_behav
