
# DUT source code
vhdl xil_defaultlib "../rtl/edge_detector.vhd"\
"../../Common/DigiKey/UART/uart.vhd"\
"../rtl/top.vhd"\
"../testbench/uart_tb_pkg.vhd"\
"../testbench/uart_rx_tb.vhd"\
"../testbench/uart_tx_tb.vhd"\
"../testbench/testbench.vhd"\

