{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 11:18:11 2017 " "Info: Processing started: Mon Apr 24 11:18:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off v1495usr_dev -c v1495usr_demo " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off v1495usr_dev -c v1495usr_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "v1495usr_demo EP1C20F400C6 " "Info: Selected device EP1C20F400C6 for design \"v1495usr_demo\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F400C6 " "Info: Device EP1C4F400C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS31p/INIT_DONE~ C3 " "Info: Pin ~LVDS31p/INIT_DONE~ is reserved at location C3" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { ~LVDS31p/INIT_DONE~ } } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS31p/INIT_DONE~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 1820 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "v1495usr_demo.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'v1495usr_demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "LCLK Global clock in PIN K5 " "Info: Automatically promoted signal \"LCLK\" to use Global clock in PIN K5" {  } { { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 27 0 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "coin_reference:I0\|Mux4 Global clock " "Info: Automatically promoted signal \"coin_reference:I0\|Mux4\" to use Global clock" {  } { { "../SRC/v1495usr_demo/coin_reference.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/coin_reference.vhd" 440 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "nLRESET Global clock " "Info: Automatically promoted some destinations of signal \"nLRESET\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "v1495usr_hal:I1\|led_if:I8\|un2_green_pulse_x_cZ " "Info: Destination \"v1495usr_hal:I1\|led_if:I8\|un2_green_pulse_x_cZ\" may be non-global or may not use global clock" {  } { { "../SRC/v1495usr_demo/v1495usr_hal.vqm" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_hal.vqm" 5452 25 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "coin_reference:I0\|P_COINC~0 " "Info: Destination \"coin_reference:I0\|P_COINC~0\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "coin_reference:I0\|P_DLO_DELAY~0 " "Info: Destination \"coin_reference:I0\|P_DLO_DELAY~0\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 32 0 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "nLRESET " "Info: Pin \"nLRESET\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { nLRESET } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "nLRESET" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 32 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nLRESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 294 5147 6155 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "coin_reference:I0\|P_DLO_DELAY~0 Global clock " "Info: Automatically promoted signal \"coin_reference:I0\|P_DLO_DELAY~0\" to use Global clock" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { coin_reference:I0|P_DLO_DELAY~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 1551 5147 6155 0}  }  } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X35_Y11 X45_Y21 " "Info: Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X35_Y11 to location X45_Y21" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Warning: Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA\[0\] a permanently disabled " "Info: Pin FPGA\[0\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { FPGA[0] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FPGA\[0\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 58 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FPGA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 258 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA\[1\] a permanently disabled " "Info: Pin FPGA\[1\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { FPGA[1] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FPGA\[1\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 58 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FPGA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 259 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA\[2\] a permanently disabled " "Info: Pin FPGA\[2\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { FPGA[2] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FPGA\[2\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 58 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FPGA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 260 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA\[3\] a permanently disabled " "Info: Pin FPGA\[3\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { FPGA[3] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FPGA\[3\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 58 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FPGA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 261 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[0\] a permanently disabled " "Info: Pin SPARE\[0\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[0] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[0\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 278 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[1\] a permanently disabled " "Info: Pin SPARE\[1\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[1] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[1\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 279 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[2\] a permanently disabled " "Info: Pin SPARE\[2\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[2] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[2\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 280 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[3\] a permanently disabled " "Info: Pin SPARE\[3\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[3] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[3\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 281 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[4\] a permanently disabled " "Info: Pin SPARE\[4\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[4] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[4\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 282 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[5\] a permanently disabled " "Info: Pin SPARE\[5\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[5] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[5\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 283 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[6\] a permanently disabled " "Info: Pin SPARE\[6\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[6] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[6\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 284 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[7\] a permanently disabled " "Info: Pin SPARE\[7\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[7] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[7\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 285 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[8\] a permanently disabled " "Info: Pin SPARE\[8\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[8] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[8\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 286 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[9\] a permanently disabled " "Info: Pin SPARE\[9\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[9] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[9\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 287 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[10\] a permanently disabled " "Info: Pin SPARE\[10\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[10] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[10\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 288 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[11\] a permanently disabled " "Info: Pin SPARE\[11\] has a permanently disabled output enable" {  } { { "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/randallm/altera/10.1sp1/quartus/linux/pin_planner.ppl" { SPARE[11] } } } { "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/randallm/altera/10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[11\]" } } } } { "../SRC/v1495usr_demo/v1495usr_demo.vhd" "" { Text "/home/randallm/MLU/bob/Development1/SRC/v1495usr_demo/v1495usr_demo.vhd" 60 0 0 } } { "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/randallm/altera/10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/randallm/MLU/bob/Development1/FIT/" { { 0 { 0 ""} 0 289 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "308 " "Info: Peak virtual memory: 308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 11:18:20 2017 " "Info: Processing ended: Mon Apr 24 11:18:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
