
---------- Begin Simulation Statistics ----------
final_tick                                 4920830000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 106620                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867996                       # Number of bytes of host memory used
host_op_rate                                   121310                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    93.79                       # Real time elapsed on the host
host_tick_rate                               52465917                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000007                       # Number of instructions simulated
sim_ops                                      11377760                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004921                       # Number of seconds simulated
sim_ticks                                  4920830000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.813188                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1042951                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1044903                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33695                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1518448                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 93                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             451                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              358                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1892758                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  158058                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           94                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2996208                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3002206                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             33250                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1493731                       # Number of branches committed
system.cpu.commit.bw_lim_events                928721                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1991015                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10030363                       # Number of instructions committed
system.cpu.commit.committedOps               11408116                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      9507614                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.199893                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.511408                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6904066     72.62%     72.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       799199      8.41%     81.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       241264      2.54%     83.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       222092      2.34%     85.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       196551      2.07%     87.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        97518      1.03%     88.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        70870      0.75%     89.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        47333      0.50%     90.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       928721      9.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9507614                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               109864                       # Number of function calls committed.
system.cpu.commit.int_insts                  10459677                       # Number of committed integer instructions.
system.cpu.commit.loads                       2765064                       # Number of loads committed
system.cpu.commit.membars                          71                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6770582     59.35%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          207714      1.82%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          20205      0.18%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          37098      0.33%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            10      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           17      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           3316      0.03%     61.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         20209      0.18%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               4      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2765064     24.24%     86.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1583821     13.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11408116                       # Class of committed instruction
system.cpu.commit.refs                        4348885                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     81296                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000007                       # Number of Instructions Simulated
system.cpu.committedOps                      11377760                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.984165                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.984165                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               6661925                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   459                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1008377                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               13806263                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   839339                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1992589                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  36129                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1566                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                243649                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1892758                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1199073                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8498331                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 11144                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       12453951                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   73148                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.192321                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1238666                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1201102                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.265432                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            9773631                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.453812                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.739284                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7035079     71.98%     71.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   246347      2.52%     74.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   485247      4.96%     79.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   274931      2.81%     82.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   212403      2.17%     84.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   179153      1.83%     86.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    96345      0.99%     87.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   109071      1.12%     88.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1135055     11.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9773631                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         1669                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         1707                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage           486                       # number of prefetches that crossed the page
system.cpu.idleCycles                           68030                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                35470                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1638105                       # Number of branches executed
system.cpu.iew.exec_nop                         38485                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.295679                       # Inst execution rate
system.cpu.iew.exec_refs                      4955575                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1741762                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  632226                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3266772                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                208                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1058                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1845915                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13441419                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3213813                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             57761                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12751633                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4607                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                640589                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  36129                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                645502                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         61675                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            36142                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          179                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       168116                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       501700                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       262091                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            179                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16801                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18669                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  13115244                       # num instructions consuming a value
system.cpu.iew.wb_count                      12474649                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.599235                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7859111                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.267535                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12514931                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 16600407                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9636998                       # number of integer regfile writes
system.cpu.ipc                               1.016089                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.016089                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7466347     58.29%     58.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               244561      1.91%     60.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     60.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               26674      0.21%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               45098      0.35%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 10      0.00%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              17      0.00%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                4840      0.04%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              33257      0.26%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   22      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   23      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    4      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  19      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3237325     25.27%     86.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1751167     13.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12809398                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      225891                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017635                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   53052     23.49%     23.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    106      0.05%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     23.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.01%     23.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     23.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    22      0.01%     23.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   96      0.04%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     23.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 123858     54.83%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 48738     21.58%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12924499                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           35414329                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12366055                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15245760                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13402726                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12809398                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 208                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2025134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17513                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             46                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1706956                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       9773631                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.310608                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.213943                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6415667     65.64%     65.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              558601      5.72%     71.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              597201      6.11%     77.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              548389      5.61%     83.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              437914      4.48%     87.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              396556      4.06%     91.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              309825      3.17%     94.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              257982      2.64%     97.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              251496      2.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9773631                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.301548                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 110784                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             221498                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       108594                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            182482                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             46198                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            98910                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3266772                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1845915                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9419342                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  60935                       # number of misc regfile writes
system.cpu.numCycles                          9841661                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1434360                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11629682                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 141967                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   979267                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 970650                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6597                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22171590                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13640549                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13964282                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2084854                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1695567                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  36129                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2846657                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2334545                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17898023                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        2392364                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              47487                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1261484                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            211                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           111290                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     21942196                       # The number of ROB reads
system.cpu.rob.rob_writes                    27064500                       # The number of ROB writes
system.cpu.timesIdled                             681                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    83550                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   86646                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        67060                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        167568                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       118967                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          734                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       239682                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            734                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15727                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        62578                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4462                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27397                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27397                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15727                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         57384                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       210672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 210672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6764928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6764928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            100508                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  100508    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              100508                       # Request fanout histogram
system.membus.reqLayer0.occupancy           432547250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          229359750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4920830000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             25292                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       175544                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          361                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10836                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38039                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38039                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1085                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24207                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        57384                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        57384                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       357866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        92544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11213568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11306112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           67774                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4004992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           188489                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003899                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062324                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 187754     99.61%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    735      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             188489                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          233196427                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         122069982                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1627500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4920830000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  205                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19941                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher           61                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20207                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 205                       # number of overall hits
system.l2.overall_hits::.cpu.data               19941                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher           61                       # number of overall hits
system.l2.overall_hits::total                   20207                       # number of overall hits
system.l2.demand_misses::.cpu.inst                819                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42305                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43124                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               819                       # number of overall misses
system.l2.overall_misses::.cpu.data             42305                       # number of overall misses
system.l2.overall_misses::total                 43124                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67329500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3918160000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3985489500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67329500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3918160000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3985489500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1024                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            62246                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                63331                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1024                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           62246                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               63331                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.799805                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.679642                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.680930                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.799805                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.679642                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.680930                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82209.401709                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 92616.948351                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92419.290882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82209.401709                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 92616.948351                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92419.290882                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               62578                       # number of writebacks
system.l2.writebacks::total                     62578                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43124                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43124                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     59139001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3495109501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3554248502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59139001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3495109501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3554248502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.799805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.679642                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.680930                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.799805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.679642                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.680930                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72208.792430                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82616.936556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82419.267740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72208.792430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82616.936556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82419.267740                       # average overall mshr miss latency
system.l2.replacements                          67774                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       112966                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           112966                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       112966                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       112966                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          361                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              361                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          361                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          361                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10642                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10642                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           27397                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27397                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2621241000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2621241000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38039                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38039                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.720234                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.720234                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95676.205424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95676.205424                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        27397                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27397                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2347270501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2347270501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.720234                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.720234                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85676.187210                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85676.187210                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher           61                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                266                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          819                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              819                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67329500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67329500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1024                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.799805                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.754839                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82209.401709                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82209.401709                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59139001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59139001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.799805                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.754839                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72208.792430                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72208.792430                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        14908                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14908                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1296919000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1296919000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24207                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24207                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.615855                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.615855                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86994.834988                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86994.834988                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        14908                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14908                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1147839000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1147839000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.615855                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.615855                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76994.834988                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76994.834988                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data        57384                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           57384                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        57384                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         57384                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        57384                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        57384                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   1115729750                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1115729750                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19443.220236                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19443.220236                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4920830000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30989.710982                       # Cycle average of tags in use
system.l2.tags.total_refs                      182297                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    100542                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.813143                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   16383.858470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       169.217192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14436.635319                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.499996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.440571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.945731                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          800                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7906                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23977                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2017990                       # Number of tag accesses
system.l2.tags.data_accesses                  2017990                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4920830000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          52416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2707520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2759936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4004992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4004992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           42305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               43124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        62578                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62578                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          10651862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         550216122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             560867984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     10651862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10651862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      813885462                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            813885462                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      813885462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         10651862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        550216122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1374753446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     62578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000067428500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2529                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2529                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              123040                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              60890                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       43124                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62578                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43124                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62578                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4093                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    970375000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  215585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1778818750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22505.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41255.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        20                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30323                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   45139                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43124                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62578                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     72                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        30200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    223.913113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.096342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.136962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12507     41.41%     41.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9811     32.49%     73.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2995      9.92%     83.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1236      4.09%     87.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          834      2.76%     90.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          370      1.23%     91.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          222      0.74%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          252      0.83%     93.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1973      6.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        30200                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.046659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    100.952141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2528     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2529                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.735469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.146571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     33.848637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23          2329     92.09%     92.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             5      0.20%     92.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            14      0.55%     92.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             5      0.20%     93.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            17      0.67%     93.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             1      0.04%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             5      0.20%     93.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             1      0.04%     93.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87            18      0.71%     94.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             1      0.04%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            8      0.32%     95.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111            7      0.28%     95.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119           33      1.30%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            8      0.32%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135           35      1.38%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            2      0.08%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            4      0.16%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            3      0.12%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            2      0.08%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            5      0.20%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            3      0.12%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199            2      0.08%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-207            1      0.04%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-215            1      0.04%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-223            3      0.12%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-231            1      0.04%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-247            2      0.08%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255            1      0.04%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263            1      0.04%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271            2      0.08%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-279            1      0.04%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::280-287            2      0.08%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::296-303            1      0.04%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-359            1      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::360-367            1      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-375            1      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::376-383            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::408-415            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2529                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2759488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4003584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2759936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4004992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       560.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       813.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    560.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    813.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4920703500                       # Total gap between requests
system.mem_ctrls.avgGap                      46552.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2707072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4003584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 10651861.576197510585                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 550125080.525033354759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 813599331.820038437843                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          819                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        42305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        62578                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25436500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1753382250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 102134831500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31058.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41446.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1632120.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            110927040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             58943940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           152610360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          161887860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     387837840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1846819950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        334381920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3053408910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.506888                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    842027000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    164060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3914743000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            104779500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             55665060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           155245020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          164654460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     387837840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1839211590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        340788960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3048182430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        619.444775                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    858630500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    164060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3898139500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4920830000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1197801                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1197801                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1197801                       # number of overall hits
system.cpu.icache.overall_hits::total         1197801                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1272                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1272                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1272                       # number of overall misses
system.cpu.icache.overall_misses::total          1272                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     86742498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     86742498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     86742498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     86742498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1199073                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1199073                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1199073                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1199073                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001061                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 68193.787736                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68193.787736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 68193.787736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68193.787736                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1174                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    97.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          361                       # number of writebacks
system.cpu.icache.writebacks::total               361                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          248                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          248                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          248                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          248                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1024                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1024                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1024                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1085                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71156998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71156998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71156998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher       733923                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71890921                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000854                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000854                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000854                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000905                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69489.255859                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69489.255859                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69489.255859                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12031.524590                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66258.913364                       # average overall mshr miss latency
system.cpu.icache.replacements                    361                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1197801                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1197801                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1272                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1272                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     86742498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     86742498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1199073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1199073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 68193.787736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68193.787736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          248                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          248                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1024                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1024                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71156998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71156998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000854                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000854                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69489.255859                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69489.255859                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher           61                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total           61                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher       733923                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total       733923                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12031.524590                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12031.524590                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4920830000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4920830000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           704.721259                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1198886                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1085                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1104.964055                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   702.792238                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher     1.929021                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.686321                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.001884                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.688204                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          722                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          719                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.001953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2399231                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2399231                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4920830000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4920830000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4920830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4920830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4920830000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4185255                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4185255                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4185305                       # number of overall hits
system.cpu.dcache.overall_hits::total         4185305                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       359493                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         359493                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       359506                       # number of overall misses
system.cpu.dcache.overall_misses::total        359506                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  18608197333                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18608197333                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  18608197333                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18608197333                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4544748                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4544748                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4544811                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4544811                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.079101                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.079101                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.079103                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.079103                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51762.335659                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51762.335659                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51760.463895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51760.463895                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1356405                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          570                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             69793                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              19                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.434685                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           30                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       112966                       # number of writebacks
system.cpu.dcache.writebacks::total            112966                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       239878                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       239878                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       239878                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       239878                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       119615                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       119615                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       119628                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       119628                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6067161615                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6067161615                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6067481615                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6067481615                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026319                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026319                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026322                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026322                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50722.414538                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50722.414538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50719.577482                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50719.577482                       # average overall mshr miss latency
system.cpu.dcache.replacements                 118606                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2888040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2888040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        72955                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         72955                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4084929500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4084929500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2960995                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2960995                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024639                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024639                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55992.454253                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55992.454253                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        48761                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        48761                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1433975500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1433975500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59269.880962                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59269.880962                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1297215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1297215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       229196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       229196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12631731768                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12631731768                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.150154                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.150154                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55113.229585                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55113.229585                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       191117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       191117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2798992050                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2798992050                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024947                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024947                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73504.872765                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73504.872765                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           50                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            50                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           63                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           63                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.206349                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.206349                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       320000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       320000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.206349                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.206349                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 24615.384615                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 24615.384615                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   1891536065                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   1891536065                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32986.921715                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32986.921715                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   1834194065                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   1834194065                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31986.921715                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31986.921715                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           86                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       124500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       124500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.033708                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.033708                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        41500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        41500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        84500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        84500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.022472                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.022472                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        42250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        42250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4920830000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.610207                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4305092                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            119630                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.986726                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.610207                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991807                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991807                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          619                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9209572                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9209572                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4920830000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4920830000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
