

================================================================
== Vivado HLS Report for 'read_IR'
================================================================
* Date:           Thu Dec 14 23:01:45 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DWT
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  192120|  192120|  192120|  192120|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                    |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- memcpy_B_buffer   |  192119|  192119|      1601|          -|          -|   120|    no    |
        | + memcpy_B_buffer  |    1599|    1599|        10|          -|          -|   160|    no    |
        +--------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    157|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     92|    -|
|Register         |        -|      -|     237|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     237|    249|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln30_1_fu_348_p2   |     +    |      0|  0|  15|           8|           1|
    |add_ln30_2_fu_270_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln30_3_fu_314_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln30_4_fu_324_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln30_5_fu_333_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln30_6_fu_358_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln30_fu_240_p2     |     +    |      0|  0|  15|           1|           7|
    |icmp_ln30_1_fu_381_p2  |   icmp   |      0|  0|  11|           7|           5|
    |icmp_ln30_fu_375_p2    |   icmp   |      0|  0|  11|           8|           8|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 157|         110|         107|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  56|         13|    1|         13|
    |b_blk_n_AR          |   9|          2|    1|          2|
    |b_blk_n_R           |   9|          2|    1|          2|
    |phi_ln30_1_reg_224  |   9|          2|    8|         16|
    |phi_ln30_reg_212    |   9|          2|    7|         14|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  92|         21|   18|         47|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |B_buffer_0_addr_reg_422  |  12|   0|   12|          0|
    |B_buffer_1_addr_reg_427  |  12|   0|   12|          0|
    |B_buffer_2_addr_reg_432  |  12|   0|   12|          0|
    |B_buffer_3_addr_reg_437  |  12|   0|   12|          0|
    |B_buffer_4_addr_reg_442  |  12|   0|   12|          0|
    |B_buffer_5_addr_reg_447  |  12|   0|   12|          0|
    |B_buffer_6_addr_reg_452  |  12|   0|   12|          0|
    |B_buffer_7_addr_reg_457  |  12|   0|   12|          0|
    |add_ln30_1_reg_417       |   8|   0|    8|          0|
    |add_ln30_2_reg_397       |  10|   0|   15|          5|
    |add_ln30_3_reg_406       |   7|   0|   12|          5|
    |add_ln30_reg_392         |   7|   0|    7|          0|
    |ap_CS_fsm                |  12|   0|   12|          0|
    |b_addr_read_reg_462      |  16|   0|   16|          0|
    |b_addr_reg_411           |  32|   0|   32|          0|
    |b_offset_cast_reg_387    |  31|   0|   32|          1|
    |phi_ln30_1_reg_224       |   8|   0|    8|          0|
    |phi_ln30_reg_212         |   7|   0|    7|          0|
    |trunc_ln30_reg_402       |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 237|   0|  248|         11|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    read_IR   | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    read_IR   | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    read_IR   | return value |
|ap_done              | out |    1| ap_ctrl_hs |    read_IR   | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    read_IR   | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    read_IR   | return value |
|m_axi_b_AWVALID      | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_AWREADY      |  in |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_AWADDR       | out |   32|    m_axi   |       b      |    pointer   |
|m_axi_b_AWID         | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_AWLEN        | out |   32|    m_axi   |       b      |    pointer   |
|m_axi_b_AWSIZE       | out |    3|    m_axi   |       b      |    pointer   |
|m_axi_b_AWBURST      | out |    2|    m_axi   |       b      |    pointer   |
|m_axi_b_AWLOCK       | out |    2|    m_axi   |       b      |    pointer   |
|m_axi_b_AWCACHE      | out |    4|    m_axi   |       b      |    pointer   |
|m_axi_b_AWPROT       | out |    3|    m_axi   |       b      |    pointer   |
|m_axi_b_AWQOS        | out |    4|    m_axi   |       b      |    pointer   |
|m_axi_b_AWREGION     | out |    4|    m_axi   |       b      |    pointer   |
|m_axi_b_AWUSER       | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_WVALID       | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_WREADY       |  in |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_WDATA        | out |   16|    m_axi   |       b      |    pointer   |
|m_axi_b_WSTRB        | out |    2|    m_axi   |       b      |    pointer   |
|m_axi_b_WLAST        | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_WID          | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_WUSER        | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_ARVALID      | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_ARREADY      |  in |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_ARADDR       | out |   32|    m_axi   |       b      |    pointer   |
|m_axi_b_ARID         | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_ARLEN        | out |   32|    m_axi   |       b      |    pointer   |
|m_axi_b_ARSIZE       | out |    3|    m_axi   |       b      |    pointer   |
|m_axi_b_ARBURST      | out |    2|    m_axi   |       b      |    pointer   |
|m_axi_b_ARLOCK       | out |    2|    m_axi   |       b      |    pointer   |
|m_axi_b_ARCACHE      | out |    4|    m_axi   |       b      |    pointer   |
|m_axi_b_ARPROT       | out |    3|    m_axi   |       b      |    pointer   |
|m_axi_b_ARQOS        | out |    4|    m_axi   |       b      |    pointer   |
|m_axi_b_ARREGION     | out |    4|    m_axi   |       b      |    pointer   |
|m_axi_b_ARUSER       | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_RVALID       |  in |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_RREADY       | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_RDATA        |  in |   16|    m_axi   |       b      |    pointer   |
|m_axi_b_RLAST        |  in |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_RID          |  in |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_RUSER        |  in |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_RRESP        |  in |    2|    m_axi   |       b      |    pointer   |
|m_axi_b_BVALID       |  in |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_BREADY       | out |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_BRESP        |  in |    2|    m_axi   |       b      |    pointer   |
|m_axi_b_BID          |  in |    1|    m_axi   |       b      |    pointer   |
|m_axi_b_BUSER        |  in |    1|    m_axi   |       b      |    pointer   |
|b_offset             |  in |   31|   ap_none  |   b_offset   |    scalar    |
|B_buffer_0_address0  | out |   12|  ap_memory |  B_buffer_0  |     array    |
|B_buffer_0_ce0       | out |    1|  ap_memory |  B_buffer_0  |     array    |
|B_buffer_0_we0       | out |    1|  ap_memory |  B_buffer_0  |     array    |
|B_buffer_0_d0        | out |   16|  ap_memory |  B_buffer_0  |     array    |
|B_buffer_1_address0  | out |   12|  ap_memory |  B_buffer_1  |     array    |
|B_buffer_1_ce0       | out |    1|  ap_memory |  B_buffer_1  |     array    |
|B_buffer_1_we0       | out |    1|  ap_memory |  B_buffer_1  |     array    |
|B_buffer_1_d0        | out |   16|  ap_memory |  B_buffer_1  |     array    |
|B_buffer_2_address0  | out |   12|  ap_memory |  B_buffer_2  |     array    |
|B_buffer_2_ce0       | out |    1|  ap_memory |  B_buffer_2  |     array    |
|B_buffer_2_we0       | out |    1|  ap_memory |  B_buffer_2  |     array    |
|B_buffer_2_d0        | out |   16|  ap_memory |  B_buffer_2  |     array    |
|B_buffer_3_address0  | out |   12|  ap_memory |  B_buffer_3  |     array    |
|B_buffer_3_ce0       | out |    1|  ap_memory |  B_buffer_3  |     array    |
|B_buffer_3_we0       | out |    1|  ap_memory |  B_buffer_3  |     array    |
|B_buffer_3_d0        | out |   16|  ap_memory |  B_buffer_3  |     array    |
|B_buffer_4_address0  | out |   12|  ap_memory |  B_buffer_4  |     array    |
|B_buffer_4_ce0       | out |    1|  ap_memory |  B_buffer_4  |     array    |
|B_buffer_4_we0       | out |    1|  ap_memory |  B_buffer_4  |     array    |
|B_buffer_4_d0        | out |   16|  ap_memory |  B_buffer_4  |     array    |
|B_buffer_5_address0  | out |   12|  ap_memory |  B_buffer_5  |     array    |
|B_buffer_5_ce0       | out |    1|  ap_memory |  B_buffer_5  |     array    |
|B_buffer_5_we0       | out |    1|  ap_memory |  B_buffer_5  |     array    |
|B_buffer_5_d0        | out |   16|  ap_memory |  B_buffer_5  |     array    |
|B_buffer_6_address0  | out |   12|  ap_memory |  B_buffer_6  |     array    |
|B_buffer_6_ce0       | out |    1|  ap_memory |  B_buffer_6  |     array    |
|B_buffer_6_we0       | out |    1|  ap_memory |  B_buffer_6  |     array    |
|B_buffer_6_d0        | out |   16|  ap_memory |  B_buffer_6  |     array    |
|B_buffer_7_address0  | out |   12|  ap_memory |  B_buffer_7  |     array    |
|B_buffer_7_ce0       | out |    1|  ap_memory |  B_buffer_7  |     array    |
|B_buffer_7_we0       | out |    1|  ap_memory |  B_buffer_7  |     array    |
|B_buffer_7_d0        | out |   16|  ap_memory |  B_buffer_7  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

