#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Sung-Yun Lee
    tagline: M.S.-Ph.D. Candidate
    #combined course in CAD & SoC Design Lab.
    avatar: image.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: syun.lee@postech.ac.kr
    phone: +82-54-279-2883
    website: csdl.postech.ac.kr
    linkedin:
    github:
    gitlab:
    bitbucket:
    twitter:
    stack-overflow: # Number/Username, e.g. 123456/alandoe
    codewars:
    goodreads: # Number-Username, e.g. 123456-alandoe

    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Professional

    interests:
      - item: VLSI CAD
        link:

      - item: Physical design optimization
        link:


career-profile:
    title: Career Profile
    summary: Sung-Yun Lee received the B.S. degree in electrical engineering from the Pohang University of Science and Technology, Pohang, South Korea, in 2018. 
             He is currently pursuing the M.S.-Ph.D. combined degree with the CAD and SoC Design Laboratory in Pohang University of Science and Technology, Pohang, South Korea. 
             His current research interests include VLSI physical design optimization, machine learning on EDA, and heterogeneous 2.5D IC.
      #Summarise your career here lorem ipsum dolor sit amet, consectetuer
      #adipiscing elit. You can [download this free resume/CV template here]().
      #Aenean commodo ligula eget dolor aenean massa. Cum sociis natoque
      #penatibus et magnis dis parturient montes, nascetur ridiculus mus.
      #Donec quam felis, ultricies nec, pellentesque eu.
      #Second paragraph if required.
education:
    - degree: M.S.-Ph.D. in Electrical Engineering
      university: Pohang University of Science and Technology (POSTECH)
      time: 2018 - Present
      details: |   
    - degree: B.Sc. in Electrical Engineering
      university: Pohang University of Science and Technology (POSTECH)
      time: 2014 - 2018
      details: |
      
      
experiences:
    - role: M.S.-Ph.D. candidate
      time: 2018 - Present
      company: CAD & SoC Design Lab., Pohang University of Science and Technology (POSTECH)
      details: "-- Advisor: Prof. Seokhyeong Kang (POSTECH)"
    - role: BSc in Electrical Engineering
      time: 2014 - 2018
      company: Pohang University of Science and Technology (POSTECH)
#      details: |

#projects:
#    title: Projects
#    intro:
#    assignments:
#      - title: 
#        link:
#        tagline:
#      - title: 
#        link: 
#        tagline: 

journals:
    title: International Journals
    intro:
    papers:
      - title: A Logic Synthesis Methodology for Low-Power Ternary Logic Circuits
        authors: Sunmean Kim, <strong>Sung-Yun Lee</strong>, Sunghye Park, Seokhyeong Kang
        conference: "IEEE Transactions on Circuits and Systems I: Regular Papers (TCAS-I), 2020"
                
      - title: Additive Statistical Leakage Analysis Using Exponential Mixture Model
        authors: Hyeonjeong Kwon, <strong>Sung-Yun Lee</strong>, Younghwan Kim, Seokhyeong Kang
        conference: "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2020"
    
      - title: Compact Topology-aware Bus Routing for Design Regularity
        authors: Daeyeon Kim, Sanggi Do, <strong>Sung-Yun Lee</strong>, Seokhyeong Kang
        conference: "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2019"

conferences:
    title: International Conferences
    intro:
    papers:
      - title: Ternary Logic Synthesis with Modified Quine-McCluskey Algorithm
        authors: Sung-Yun Lee, Sunmean Kim, Seokhyeong Kang
        conference: IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL), 2019
        
      - title: Design of Quad-Edge-Triggered Sequential Logic Circuits for Ternary Logic
        authors: Sunmean Kim, Sung-Yun Lee, Sunghye Park, Seokhyeong Kang
        conference: IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL), 2019

awards:
    title: Awards
    intro:
    papers:
        - title: Third place award in ISPD-2019 Initial Detailed Routing contest, Apr. 2019
          authors: Daeyeon Kim, Sung-Yun Lee, Minheok Kweon, Seokhyeong Kang
        - title: Third place award in ICCAD-2019 CAD contest - LEF/DEF Based Open-Source Global Router, Nov. 2019
          authors: Daeyeon Kim, Sung-Yun Lee, Seokhyeong Kang

skills:
    title: Skills

    toolset:
      - name: Linux

      - name: Programming Language (C++/C/Tcl/Python)

      - name: Electronic Desgin Automation Tools (Cadence/Synopsys)

      - name: Verilog HDL

footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
