
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.055914                       # Number of seconds simulated
sim_ticks                                1055914472500                       # Number of ticks simulated
final_tick                               1055914472500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  82956                       # Simulator instruction rate (inst/s)
host_op_rate                                   121190                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              175188741                       # Simulator tick rate (ticks/s)
host_mem_usage                                 828420                       # Number of bytes of host memory used
host_seconds                                  6027.30                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           64128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        39935872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40000000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        64128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     23998656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23998656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           623998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              625000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        374979                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             374979                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              60732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           37821124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              37881856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         60732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            60732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        22727841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22727841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        22727841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             60732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          37821124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             60609697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      625000                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     374979                       # Number of write requests accepted
system.mem_ctrls.readBursts                    625000                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   374979                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               39945024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   54976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23997056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40000000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23998656                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    859                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       232680                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             40237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             39216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             38292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             38400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             38931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             38279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             37853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            39089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            39682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            39603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24035                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1055881806500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                625000                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               374979                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  615399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       532742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    120.024477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.809196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   152.141958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       384285     72.13%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        98651     18.52%     90.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18991      3.56%     94.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7167      1.35%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12930      2.43%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1009      0.19%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          828      0.16%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          552      0.10%     98.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8329      1.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       532742                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.076640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    211.872258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        21440     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            7      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21451                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.479558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.448099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.039540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6449     30.06%     30.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              504      2.35%     32.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12461     58.09%     90.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1856      8.65%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              166      0.77%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21451                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   9210806250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             20913450000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3120705000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14757.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33507.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        37.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        22.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     37.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   302521                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  163832                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.69                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1055903.98                       # Average gap between requests
system.mem_ctrls.pageHitRate                    46.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1983955680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1082515500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2418725400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1191574800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          68966838720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         205742089665                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         453069991500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           734455691265                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            695.567104                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 752518296250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35259120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  268131778750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2043573840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1115045250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2449574400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1238127120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          68966838720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         206000993070                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         452842883250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           734657035650                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            695.757787                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 752128713000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35259120000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  268521362000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2111828945                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2111828945                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements           2347655                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.374592                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293636766                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2348679                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.022094                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3487799500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.374592                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997436                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997436                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          875                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          131                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1186290459                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1186290459                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224233519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224233519                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69403247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69403247                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293636766                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293636766                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293636766                       # number of overall hits
system.cpu.dcache.overall_hits::total       293636766                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1696839                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1696839                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       635456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       635456                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2332295                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2332295                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2348679                       # number of overall misses
system.cpu.dcache.overall_misses::total       2348679                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  43569148000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  43569148000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  31092476000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31092476000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  74661624000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  74661624000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  74661624000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  74661624000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007510                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009073                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009073                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007880                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007880                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007935                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007935                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 25676.654061                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25676.654061                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48929.392436                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48929.392436                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 32012.084235                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32012.084235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 31788.773178                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31788.773178                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       264123                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5362                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.258299                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1065678                       # number of writebacks
system.cpu.dcache.writebacks::total           1065678                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1696839                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1696839                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       635456                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       635456                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2332295                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2332295                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2348679                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2348679                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  41872309000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  41872309000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  30457020000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30457020000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1336559393                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1336559393                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  72329329000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  72329329000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  73665888393                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  73665888393                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007510                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007510                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009073                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009073                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007880                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007880                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007935                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007935                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24676.654061                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24676.654061                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 47929.392436                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47929.392436                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 81577.111389                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81577.111389                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31012.084235                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31012.084235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31364.817582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31364.817582                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               137                       # number of replacements
system.cpu.icache.tags.tagsinuse           652.615853                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396857                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1003                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          685340.834497                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   652.615853                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.637320                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.637320                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          866                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          834                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2749592443                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2749592443                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687396857                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396857                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396857                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396857                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396857                       # number of overall hits
system.cpu.icache.overall_hits::total       687396857                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1003                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1003                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1003                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1003                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1003                       # number of overall misses
system.cpu.icache.overall_misses::total          1003                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     78789000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78789000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     78789000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78789000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     78789000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78789000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78553.339980                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78553.339980                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78553.339980                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78553.339980                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78553.339980                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78553.339980                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          137                       # number of writebacks
system.cpu.icache.writebacks::total               137                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1003                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1003                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1003                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1003                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1003                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1003                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     77786000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77786000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     77786000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77786000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     77786000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77786000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77553.339980                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77553.339980                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77553.339980                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77553.339980                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77553.339980                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77553.339980                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    608389                       # number of replacements
system.l2.tags.tagsinuse                 16334.469369                       # Cycle average of tags in use
system.l2.tags.total_refs                     3437200                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    624764                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.501597                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3953793000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6353.590716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         47.087548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       9933.791105                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.387792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.002874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.606310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996977                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16265                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999451                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses               19242109628                       # Number of tag accesses
system.l2.tags.data_accesses              19242109628                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1065678                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1065678                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          137                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              137                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             328053                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                328053                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1396628                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1396628                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1724681                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1724682                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1724681                       # number of overall hits
system.l2.overall_hits::total                 1724682                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           307403                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              307403                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1002                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1002                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       316595                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          316595                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1002                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              623998                       # number of demand (read+write) misses
system.l2.demand_misses::total                 625000                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1002                       # number of overall misses
system.l2.overall_misses::cpu.data             623998                       # number of overall misses
system.l2.overall_misses::total                625000                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  26059278500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26059278500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     76269000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     76269000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  25974273500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25974273500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      76269000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   52033552000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      52109821000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     76269000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  52033552000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     52109821000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1065678                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1065678                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          137                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          137                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         635456                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            635456                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1003                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1003                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1713223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1713223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1003                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2348679                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2349682                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1003                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2348679                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2349682                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.483752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.483752                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.999003                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999003                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.184795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.184795                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.999003                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.265680                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.265993                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.999003                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.265680                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.265993                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 84772.362339                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84772.362339                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76116.766467                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76116.766467                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 82042.589112                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82042.589112                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76116.766467                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83387.369831                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83375.713600                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76116.766467                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83387.369831                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83375.713600                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               374979                       # number of writebacks
system.l2.writebacks::total                    374979                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            26                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       307403                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         307403                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1002                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1002                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       316595                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       316595                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         623998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            625000                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        623998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           625000                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  22985248500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22985248500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     66249000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66249000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  22808323500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  22808323500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     66249000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  45793572000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45859821000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     66249000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  45793572000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45859821000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.483752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.483752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.999003                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999003                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.184795                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.184795                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.999003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.265680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.265993                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.999003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.265680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.265993                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 74772.362339                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74772.362339                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66116.766467                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66116.766467                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72042.589112                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72042.589112                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66116.766467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73387.369831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73375.713600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66116.766467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73387.369831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73375.713600                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             317597                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       374979                       # Transaction distribution
system.membus.trans_dist::CleanEvict           232680                       # Transaction distribution
system.membus.trans_dist::ReadExReq            307403                       # Transaction distribution
system.membus.trans_dist::ReadExResp           307403                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        317597                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1857659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1857659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1857659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     63998656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     63998656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                63998656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1232659                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1232659    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1232659                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2740409500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3380311750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4697474                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2347792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            756                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          756                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1714226                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1440657                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          137                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1515386                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           635456                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          635456                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1003                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1713223                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7045012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7047155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        72960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    218518848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              218591808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          608389                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2958071                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000256                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015995                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2957314     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    757      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2958071                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3414552000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1504500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3523018500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
