============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 26 2023  07:22:26 am
  Module:                 booth16x16_top
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Late External Delay Assertion at pin PROD_RESULT[31]
          Group: I2O
     Startpoint: (F) B[13]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[31]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     633                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_18_1 
  output_delay             133             counter.sdc_line_14_99_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  B[13]           -       -      F     (arrival)      7  3.0     0     0     533    (-,-) 
  g38841/Y        -       A->Y   R     NOR2X1         4  1.6    26    20     554    (-,-) 
  g38684/Y        -       B->Y   F     NAND2X1       12  5.1    70    50     603    (-,-) 
  g38667/Y        -       A->Y   R     INVX1          6  2.4    30    34     637    (-,-) 
  g38496/Y        -       C0->Y  F     AOI222X1       1  0.4    42    23     660    (-,-) 
  g38394/Y        -       B0->Y  R     OAI21X1        3  1.1    28    21     681    (-,-) 
  g38194__6877/Y  -       A->Y   F     XNOR2X1        2  0.5     8    46     727    (-,-) 
  g38183/Y        -       A->Y   R     INVXL          1  0.3     6     8     735    (-,-) 
  g37987__6877/Y  -       A->Y   F     MXI2XL         1  0.5    24    20     755    (-,-) 
  g37871__7118/Y  -       B->Y   R     XNOR2X1        3  1.4    13    40     795    (-,-) 
  g37676__6083/Y  -       S0->Y  R     MXI2XL         1  0.3    20    20     815    (-,-) 
  g37580__2250/Y  -       A->Y   F     XOR2XL         2  0.8    12    44     858    (-,-) 
  g37457__2683/Y  -       A->Y   R     XNOR2X1        1  0.3     6    41     900    (-,-) 
  g37417__2250/Y  -       A->Y   F     XNOR2X1        2  0.9    10    45     944    (-,-) 
  g37354__2250/Y  -       B->Y   F     XNOR2X1        3  0.6     8    31     975    (-,-) 
  g37332__2703/Y  -       B->Y   R     NOR2XL         2  0.8    24    18     993    (-,-) 
  g37316__2683/Y  -       AN->Y  R     NOR2BX1        3  1.3    26    31    1024    (-,-) 
  g37297__1309/Y  -       A2->Y  F     AOI31X1        1  0.2    24    28    1052    (-,-) 
  g37293__1474/Y  -       B->Y   F     OR2XL          2  0.7    10    27    1078    (-,-) 
  g37288__5019/Y  -       A1N->Y F     OAI2BB1X1      1  0.8    18    25    1104    (-,-) 
  g37284__7344/Y  -       B->Y   R     NAND2X2        4  1.6    13    12    1116    (-,-) 
  g37273__9682/Y  -       A2->Y  F     AOI31X1        1  0.3    25    25    1141    (-,-) 
  g37268__3772/Y  -       A->Y   F     OR2XL          1  0.0     3    25    1166    (-,-) 
  PROD_RESULT[31] -       -      F     (port)         -    -     -     0    1166    (-,-) 
#-----------------------------------------------------------------------------------------



Path 2: MET (5 ps) Late External Delay Assertion at pin PROD_RESULT[21]
          Group: I2O
     Startpoint: (F) B[9]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[21]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     629                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_22_1  
  output_delay             133             counter.sdc_line_14_109_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  B[9]            -       -     F     (arrival)      4  1.7     0     0     533    (-,-) 
  g38842/Y        -       A->Y  R     NOR2X1         4  1.6    26    20     554    (-,-) 
  g38802/Y        -       A->Y  F     NOR2X1         3  1.6    19    20     574    (-,-) 
  g38675/Y        -       B->Y  R     NAND2X1        8  3.0    26    21     595    (-,-) 
  g38658/Y        -       A->Y  F     INVX1          8  3.1    26    23     618    (-,-) 
  g38615/Y        -       A1->Y R     AOI22X1        1  0.5    21    26     644    (-,-) 
  g38451/Y        -       C0->Y F     OAI221X1       1  1.0    45    40     684    (-,-) 
  g38077__8757/S  -       B->S  R     ADDFX1         1  0.8    11    74     758    (-,-) 
  g37817__1474/S  -       B->S  F     ADDHX1         4  1.2    12    40     797    (-,-) 
  g37810/Y        -       A->Y  R     INVXL          1  0.3     6     9     807    (-,-) 
  g37672__5019/Y  -       A->Y  F     MXI2XL         1  0.3    21    18     825    (-,-) 
  g37576__1474/Y  -       A->Y  R     XOR2XL         3  0.9    14    43     868    (-,-) 
  g37566/Y        -       A->Y  F     INVXL          1  0.3     6    10     877    (-,-) 
  g37442__8780/Y  -       A->Y  R     MXI2XL         1  0.5    25    21     898    (-,-) 
  g37421/Y        -       A->Y  F     INVX1          2  0.9    11    15     913    (-,-) 
  g37408__6877/Y  -       B->Y  F     XNOR2X1        4  1.4    13    34     946    (-,-) 
  g37385/Y        -       A->Y  R     CLKINVX1       1  0.3     5     9     955    (-,-) 
  g37372__4296/Y  -       B->Y  F     NOR2XL         1  0.2     8     7     962    (-,-) 
  g37365__8757/Y  -       B->Y  F     OR2XL          1  0.4     7    23     985    (-,-) 
  g37340__7344/Y  -       A1->Y R     AOI21X1        1  0.5    16    16    1001    (-,-) 
  g37309__2250/Y  -       A->Y  F     NAND2X1        2  0.8    17    19    1020    (-,-) 
  g37303__7675/Y  -       B->Y  R     NOR2X1         3  1.3    24    21    1041    (-,-) 
  g37296__4547/Y  -       A1->Y F     OAI211X1       3  1.0    38    34    1075    (-,-) 
  g37289__3772/Y  -       A1->Y R     AOI21X1        1  0.5    17    24    1099    (-,-) 
  g37282__2703/Y  -       A1->Y F     OAI211X1       1  0.5    29    27    1127    (-,-) 
  g37271__8757/Y  -       B->Y  R     XNOR2X1        1  0.0     4    35    1162    (-,-) 
  PROD_RESULT[21] -       -     R     (port)         -    -     -     0    1162    (-,-) 
#----------------------------------------------------------------------------------------



Path 3: MET (5 ps) Late External Delay Assertion at pin PROD_RESULT[20]
          Group: I2O
     Startpoint: (F) B[9]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[20]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     628                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_22_1  
  output_delay             133             counter.sdc_line_14_110_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  B[9]            -       -      F     (arrival)      4  1.7     0     0     533    (-,-) 
  g38842/Y        -       A->Y   R     NOR2X1         4  1.6    26    20     554    (-,-) 
  g38802/Y        -       A->Y   F     NOR2X1         3  1.6    19    20     574    (-,-) 
  g38675/Y        -       B->Y   R     NAND2X1        8  3.0    26    21     595    (-,-) 
  g38658/Y        -       A->Y   F     INVX1          8  3.1    26    23     618    (-,-) 
  g38615/Y        -       A1->Y  R     AOI22X1        1  0.5    21    26     644    (-,-) 
  g38451/Y        -       C0->Y  F     OAI221X1       1  1.0    45    40     684    (-,-) 
  g38077__8757/S  -       B->S   R     ADDFX1         1  0.8    11    74     758    (-,-) 
  g37817__1474/S  -       B->S   F     ADDHX1         4  1.2    12    40     797    (-,-) 
  g37810/Y        -       A->Y   R     INVXL          1  0.3     6     9     807    (-,-) 
  g37672__5019/Y  -       A->Y   F     MXI2XL         1  0.3    21    18     825    (-,-) 
  g37576__1474/Y  -       A->Y   R     XOR2XL         3  0.9    14    43     868    (-,-) 
  g37566/Y        -       A->Y   F     INVXL          1  0.3     6    10     877    (-,-) 
  g37442__8780/Y  -       A->Y   R     MXI2XL         1  0.5    25    21     898    (-,-) 
  g37421/Y        -       A->Y   F     INVX1          2  0.9    11    15     913    (-,-) 
  g37408__6877/Y  -       B->Y   F     XNOR2X1        4  1.4    13    34     946    (-,-) 
  g37385/Y        -       A->Y   R     CLKINVX1       1  0.3     5     9     955    (-,-) 
  g37372__4296/Y  -       B->Y   F     NOR2XL         1  0.2     8     7     962    (-,-) 
  g37365__8757/Y  -       B->Y   F     OR2XL          1  0.4     7    23     985    (-,-) 
  g37340__7344/Y  -       A1->Y  R     AOI21X1        1  0.5    16    16    1001    (-,-) 
  g37309__2250/Y  -       A->Y   F     NAND2X1        2  0.8    17    19    1020    (-,-) 
  g37303__7675/Y  -       B->Y   R     NOR2X1         3  1.3    24    21    1041    (-,-) 
  g37296__4547/Y  -       A1->Y  F     OAI211X1       3  1.0    38    34    1075    (-,-) 
  g37279__8780/Y  -       A1N->Y F     OAI2BB1X1      2  0.8    18    29    1104    (-,-) 
  g37264__6083/Y  -       A1N->Y F     OAI2BB1X1      1  0.5    14    24    1128    (-,-) 
  g37255__1786/Y  -       B->Y   R     XNOR2X1        1  0.0     4    34    1162    (-,-) 
  PROD_RESULT[20] -       -      R     (port)         -    -     -     0    1162    (-,-) 
#-----------------------------------------------------------------------------------------



Path 4: MET (7 ps) Late External Delay Assertion at pin PROD_RESULT[27]
          Group: I2O
     Startpoint: (F) B[13]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[27]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     626                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_18_1  
  output_delay             133             counter.sdc_line_14_103_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  B[13]           -       -     F     (arrival)      7  3.0     0     0     533    (-,-) 
  g38841/Y        -       A->Y  R     NOR2X1         4  1.6    26    20     554    (-,-) 
  g38684/Y        -       B->Y  F     NAND2X1       12  5.1    70    50     603    (-,-) 
  g38667/Y        -       A->Y  R     INVX1          6  2.4    30    34     637    (-,-) 
  g38496/Y        -       C0->Y F     AOI222X1       1  0.4    42    23     660    (-,-) 
  g38394/Y        -       B0->Y R     OAI21X1        3  1.1    28    21     681    (-,-) 
  g38194__6877/Y  -       A->Y  F     XNOR2X1        2  0.5     8    46     727    (-,-) 
  g38183/Y        -       A->Y  R     INVXL          1  0.3     6     8     735    (-,-) 
  g37987__6877/Y  -       A->Y  F     MXI2XL         1  0.5    24    20     755    (-,-) 
  g37871__7118/Y  -       B->Y  R     XNOR2X1        3  1.4    13    40     795    (-,-) 
  g37676__6083/Y  -       S0->Y R     MXI2XL         1  0.3    20    20     815    (-,-) 
  g37580__2250/Y  -       A->Y  F     XOR2XL         2  0.8    12    44     858    (-,-) 
  g37457__2683/Y  -       A->Y  R     XNOR2X1        1  0.3     6    41     900    (-,-) 
  g37417__2250/Y  -       A->Y  F     XNOR2X1        2  0.9    10    45     944    (-,-) 
  g37354__2250/Y  -       B->Y  R     XNOR2X1        3  0.9    10    36     981    (-,-) 
  g37324__5019/Y  -       B->Y  F     NAND2XL        1  0.3    13    13     994    (-,-) 
  g37310__1840/Y  -       C->Y  R     NAND4XL        1  0.3    14    13    1007    (-,-) 
  g37302__5703/Y  -       B->Y  F     NAND2XL        2  0.8    23    20    1026    (-,-) 
  g37297__1309/Y  -       B0->Y R     AOI31X1        1  0.3    18    21    1047    (-,-) 
  g37293__1474/Y  -       B->Y  R     OR2XL          2  0.8    12    19    1066    (-,-) 
  g37287__1857/Y  -       C->Y  F     NAND3X1        2  0.9    30    24    1090    (-,-) 
  g37269__5703/Y  -       A1->Y R     AOI21X1        3  1.6    30    30    1120    (-,-) 
  g37261__6877/Y  -       A1->Y F     OAI21X1        1  0.5    19    22    1142    (-,-) 
  g37257__8780/Y  -       S0->Y F     MXI2XL         1  0.0    14    18    1160    (-,-) 
  PROD_RESULT[27] -       -     F     (port)         -    -     -     0    1160    (-,-) 
#----------------------------------------------------------------------------------------



Path 5: MET (7 ps) Late External Delay Assertion at pin PROD_RESULT[26]
          Group: I2O
     Startpoint: (F) B[13]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[26]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     626                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_18_1  
  output_delay             133             counter.sdc_line_14_104_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  B[13]           -       -     F     (arrival)      7  3.0     0     0     533    (-,-) 
  g38841/Y        -       A->Y  R     NOR2X1         4  1.6    26    20     554    (-,-) 
  g38684/Y        -       B->Y  F     NAND2X1       12  5.1    70    50     603    (-,-) 
  g38667/Y        -       A->Y  R     INVX1          6  2.4    30    34     637    (-,-) 
  g38496/Y        -       C0->Y F     AOI222X1       1  0.4    42    23     660    (-,-) 
  g38394/Y        -       B0->Y R     OAI21X1        3  1.1    28    21     681    (-,-) 
  g38194__6877/Y  -       A->Y  F     XNOR2X1        2  0.5     8    46     727    (-,-) 
  g38183/Y        -       A->Y  R     INVXL          1  0.3     6     8     735    (-,-) 
  g37987__6877/Y  -       A->Y  F     MXI2XL         1  0.5    24    20     755    (-,-) 
  g37871__7118/Y  -       B->Y  R     XNOR2X1        3  1.4    13    40     795    (-,-) 
  g37676__6083/Y  -       S0->Y R     MXI2XL         1  0.3    20    20     815    (-,-) 
  g37580__2250/Y  -       A->Y  F     XOR2XL         2  0.8    12    44     858    (-,-) 
  g37457__2683/Y  -       A->Y  R     XNOR2X1        1  0.3     6    41     900    (-,-) 
  g37417__2250/Y  -       A->Y  F     XNOR2X1        2  0.9    10    45     944    (-,-) 
  g37354__2250/Y  -       B->Y  R     XNOR2X1        3  0.9    10    36     981    (-,-) 
  g37324__5019/Y  -       B->Y  F     NAND2XL        1  0.3    13    13     994    (-,-) 
  g37310__1840/Y  -       C->Y  R     NAND4XL        1  0.3    14    13    1007    (-,-) 
  g37302__5703/Y  -       B->Y  F     NAND2XL        2  0.8    23    20    1026    (-,-) 
  g37297__1309/Y  -       B0->Y R     AOI31X1        1  0.3    18    21    1047    (-,-) 
  g37293__1474/Y  -       B->Y  R     OR2XL          2  0.8    12    19    1066    (-,-) 
  g37287__1857/Y  -       C->Y  F     NAND3X1        2  0.9    30    24    1090    (-,-) 
  g37269__5703/Y  -       A1->Y R     AOI21X1        3  1.6    30    30    1120    (-,-) 
  g37256__2683/Y  -       A1->Y F     OAI21X1        1  0.5    17    22    1142    (-,-) 
  g37254__4296/Y  -       S0->Y F     MXI2XL         1  0.0    14    18    1160    (-,-) 
  PROD_RESULT[26] -       -     F     (port)         -    -     -     0    1160    (-,-) 
#----------------------------------------------------------------------------------------



Path 6: MET (7 ps) Late External Delay Assertion at pin PROD_RESULT[30]
          Group: I2O
     Startpoint: (F) B[13]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[30]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     626                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_18_1  
  output_delay             133             counter.sdc_line_14_100_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  B[13]           -       -      F     (arrival)      7  3.0     0     0     533    (-,-) 
  g38841/Y        -       A->Y   R     NOR2X1         4  1.6    26    20     554    (-,-) 
  g38684/Y        -       B->Y   F     NAND2X1       12  5.1    70    50     603    (-,-) 
  g38667/Y        -       A->Y   R     INVX1          6  2.4    30    34     637    (-,-) 
  g38496/Y        -       C0->Y  F     AOI222X1       1  0.4    42    23     660    (-,-) 
  g38394/Y        -       B0->Y  R     OAI21X1        3  1.1    28    21     681    (-,-) 
  g38194__6877/Y  -       A->Y   F     XNOR2X1        2  0.5     8    46     727    (-,-) 
  g38183/Y        -       A->Y   R     INVXL          1  0.3     6     8     735    (-,-) 
  g37987__6877/Y  -       A->Y   F     MXI2XL         1  0.5    24    20     755    (-,-) 
  g37871__7118/Y  -       B->Y   R     XNOR2X1        3  1.4    13    40     795    (-,-) 
  g37676__6083/Y  -       S0->Y  R     MXI2XL         1  0.3    20    20     815    (-,-) 
  g37580__2250/Y  -       A->Y   F     XOR2XL         2  0.8    12    44     858    (-,-) 
  g37457__2683/Y  -       A->Y   R     XNOR2X1        1  0.3     6    41     900    (-,-) 
  g37417__2250/Y  -       A->Y   F     XNOR2X1        2  0.9    10    45     944    (-,-) 
  g37354__2250/Y  -       B->Y   F     XNOR2X1        3  0.6     8    31     975    (-,-) 
  g37332__2703/Y  -       B->Y   R     NOR2XL         2  0.8    24    18     993    (-,-) 
  g37316__2683/Y  -       AN->Y  R     NOR2BX1        3  1.3    26    31    1024    (-,-) 
  g37297__1309/Y  -       A2->Y  F     AOI31X1        1  0.2    24    28    1052    (-,-) 
  g37293__1474/Y  -       B->Y   F     OR2XL          2  0.7    10    27    1078    (-,-) 
  g37288__5019/Y  -       A1N->Y F     OAI2BB1X1      1  0.8    18    25    1104    (-,-) 
  g37284__7344/Y  -       B->Y   R     NAND2X2        4  1.6    13    12    1116    (-,-) 
  g37274__7118/Y  -       A1N->Y R     OAI2BB1X1      1  0.6    14    27    1143    (-,-) 
  g37266__1474/Y  -       S0->Y  R     MXI2XL         1  0.0    14    16    1159    (-,-) 
  PROD_RESULT[30] -       -      R     (port)         -    -     -     0    1159    (-,-) 
#-----------------------------------------------------------------------------------------



Path 7: MET (8 ps) Late External Delay Assertion at pin PROD_RESULT[28]
          Group: I2O
     Startpoint: (F) B[13]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[28]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     626                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_18_1  
  output_delay             133             counter.sdc_line_14_102_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  B[13]           -       -      F     (arrival)      7  3.0     0     0     533    (-,-) 
  g38841/Y        -       A->Y   R     NOR2X1         4  1.6    26    20     554    (-,-) 
  g38684/Y        -       B->Y   F     NAND2X1       12  5.1    70    50     603    (-,-) 
  g38667/Y        -       A->Y   R     INVX1          6  2.4    30    34     637    (-,-) 
  g38496/Y        -       C0->Y  F     AOI222X1       1  0.4    42    23     660    (-,-) 
  g38394/Y        -       B0->Y  R     OAI21X1        3  1.1    28    21     681    (-,-) 
  g38194__6877/Y  -       A->Y   F     XNOR2X1        2  0.5     8    46     727    (-,-) 
  g38183/Y        -       A->Y   R     INVXL          1  0.3     6     8     735    (-,-) 
  g37987__6877/Y  -       A->Y   F     MXI2XL         1  0.5    24    20     755    (-,-) 
  g37871__7118/Y  -       B->Y   R     XNOR2X1        3  1.4    13    40     795    (-,-) 
  g37676__6083/Y  -       S0->Y  R     MXI2XL         1  0.3    20    20     815    (-,-) 
  g37580__2250/Y  -       A->Y   F     XOR2XL         2  0.8    12    44     858    (-,-) 
  g37457__2683/Y  -       A->Y   R     XNOR2X1        1  0.3     6    41     900    (-,-) 
  g37417__2250/Y  -       A->Y   F     XNOR2X1        2  0.9    10    45     944    (-,-) 
  g37354__2250/Y  -       B->Y   F     XNOR2X1        3  0.6     8    31     975    (-,-) 
  g37332__2703/Y  -       B->Y   R     NOR2XL         2  0.8    24    18     993    (-,-) 
  g37316__2683/Y  -       AN->Y  R     NOR2BX1        3  1.3    26    31    1024    (-,-) 
  g37297__1309/Y  -       A2->Y  F     AOI31X1        1  0.2    24    28    1052    (-,-) 
  g37293__1474/Y  -       B->Y   F     OR2XL          2  0.7    10    27    1078    (-,-) 
  g37288__5019/Y  -       A1N->Y F     OAI2BB1X1      1  0.8    18    25    1104    (-,-) 
  g37284__7344/Y  -       B->Y   R     NAND2X2        4  1.6    13    12    1116    (-,-) 
  fopt39038/Y     -       A->Y   F     INVXL          2  0.5     8    11    1127    (-,-) 
  fopt39037/Y     -       A->Y   R     INVXL          2  0.6     9    10    1136    (-,-) 
  fopt39036/Y     -       A->Y   F     INVXL          1  0.3     6     8    1145    (-,-) 
  g37277__1309/Y  -       A->Y   R     MXI2XL         1  0.0    13    14    1159    (-,-) 
  PROD_RESULT[28] -       -      R     (port)         -    -     -     0    1159    (-,-) 
#-----------------------------------------------------------------------------------------



Path 8: MET (14 ps) Late External Delay Assertion at pin PROD_RESULT[23]
          Group: I2O
     Startpoint: (F) A[4]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[23]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     620                  
             Slack:=      14                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_11_1  
  output_delay             133             counter.sdc_line_14_107_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  A[4]            -       -     F     (arrival)     15  8.5     0     0     533    (-,-) 
  g38866/Y        -       A->Y  R     NOR2X2         2  1.0    12    13     546    (-,-) 
  g38791/Y        -       B->Y  F     NAND2X1        1  0.9    18    17     563    (-,-) 
  g38635/Y        -       A->Y  R     NOR3X2         2  1.4    27    29     592    (-,-) 
  g38575/Y        -       B->Y  F     NAND2X2        3  1.0    17    19     610    (-,-) 
  g38509/Y        -       AN->Y F     NOR2BX2        9  3.4    18    31     641    (-,-) 
  g38437/Y        -       A->Y  R     CLKINVX2       8  3.4    16    15     656    (-,-) 
  g38381__2703/Y  -       B->Y  F     NOR2XL         2  0.8    14    14     670    (-,-) 
  g38311__7675/Y  -       A->Y  R     NOR2XL         2  0.6    21    20     690    (-,-) 
  g38068__5266/Y  -       A->Y  F     XNOR2X1        3  0.6     8    46     735    (-,-) 
  g38037/Y        -       A->Y  R     INVXL          1  0.6     9    10     745    (-,-) 
  g37921__7675/Y  -       S0->Y R     MXI2XL         1  0.6    26    23     768    (-,-) 
  g37803__2391/Y  -       S0->Y R     MXI2XL         2  0.9    33    28     796    (-,-) 
  g37699__1857/Y  -       B->Y  R     AND2XL         3  1.4    19    32     828    (-,-) 
  g37578__5953/Y  -       B->Y  F     XNOR2X1        3  0.9    10    33     862    (-,-) 
  g37515/Y        -       A->Y  R     INVX1          2  0.8     8    10     871    (-,-) 
  g37482__2703/Y  -       B->Y  F     MXI2XL         1  0.5    24    21     892    (-,-) 
  g37429__5019/Y  -       S0->Y R     MXI2XL         2  0.9    34    26     918    (-,-) 
  g37394__1309/Y  -       B->Y  F     XNOR2XL        2  0.7    11    32     950    (-,-) 
  g37362__7114/Y  -       B->Y  R     NOR2X1         2  0.8    17    15     966    (-,-) 
  g37350__2391/Y  -       C->Y  R     AND3XL         1  0.3     7    32     998    (-,-) 
  g37319__3772/Y  -       B->Y  F     NAND2XL        1  0.4    16    13    1011    (-,-) 
  g37309__2250/Y  -       B->Y  R     NAND2X1        2  1.0    14    13    1024    (-,-) 
  g37303__7675/Y  -       B->Y  F     NOR2X1         3  1.1    13    12    1036    (-,-) 
  g37286__2683/Y  -       A1->Y R     OAI21X1        2  1.1    26    22    1058    (-,-) 
  g37278__1840/Y  -       A2->Y F     AOI31X1        2  0.8    34    34    1093    (-,-) 
  g37262__7114/Y  -       A1->Y R     OAI21XL        1  0.6    27    29    1122    (-,-) 
  g37258__2900/Y  -       B->Y  F     XNOR2X1        1  0.0     4    31    1153    (-,-) 
  PROD_RESULT[23] -       -     F     (port)         -    -     -     0    1153    (-,-) 
#----------------------------------------------------------------------------------------



Path 9: MET (14 ps) Late External Delay Assertion at pin PROD_RESULT[29]
          Group: I2O
     Startpoint: (F) B[13]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[29]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     620                  
             Slack:=      14                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_18_1  
  output_delay             133             counter.sdc_line_14_101_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  B[13]           -       -      F     (arrival)      7  3.0     0     0     533    (-,-) 
  g38841/Y        -       A->Y   R     NOR2X1         4  1.6    26    20     554    (-,-) 
  g38684/Y        -       B->Y   F     NAND2X1       12  5.1    70    50     603    (-,-) 
  g38667/Y        -       A->Y   R     INVX1          6  2.4    30    34     637    (-,-) 
  g38496/Y        -       C0->Y  F     AOI222X1       1  0.4    42    23     660    (-,-) 
  g38394/Y        -       B0->Y  R     OAI21X1        3  1.1    28    21     681    (-,-) 
  g38194__6877/Y  -       A->Y   F     XNOR2X1        2  0.5     8    46     727    (-,-) 
  g38183/Y        -       A->Y   R     INVXL          1  0.3     6     8     735    (-,-) 
  g37987__6877/Y  -       A->Y   F     MXI2XL         1  0.5    24    20     755    (-,-) 
  g37871__7118/Y  -       B->Y   R     XNOR2X1        3  1.4    13    40     795    (-,-) 
  g37676__6083/Y  -       S0->Y  R     MXI2XL         1  0.3    20    20     815    (-,-) 
  g37580__2250/Y  -       A->Y   F     XOR2XL         2  0.8    12    44     858    (-,-) 
  g37457__2683/Y  -       A->Y   R     XNOR2X1        1  0.3     6    41     900    (-,-) 
  g37417__2250/Y  -       A->Y   F     XNOR2X1        2  0.9    10    45     944    (-,-) 
  g37354__2250/Y  -       B->Y   F     XNOR2X1        3  0.6     8    31     975    (-,-) 
  g37332__2703/Y  -       B->Y   R     NOR2XL         2  0.8    24    18     993    (-,-) 
  g37316__2683/Y  -       AN->Y  R     NOR2BX1        3  1.3    26    31    1024    (-,-) 
  g37297__1309/Y  -       A2->Y  F     AOI31X1        1  0.2    24    28    1052    (-,-) 
  g37293__1474/Y  -       B->Y   F     OR2XL          2  0.7    10    27    1078    (-,-) 
  g37288__5019/Y  -       A1N->Y F     OAI2BB1X1      1  0.8    18    25    1104    (-,-) 
  g37284__7344/Y  -       B->Y   R     NAND2X2        4  1.6    13    12    1116    (-,-) 
  g37267__5953/Y  -       A1->Y  F     AOI21X1        1  0.5    18    19    1135    (-,-) 
  g37259__4547/Y  -       S0->Y  F     MXI2XL         1  0.0    13    18    1153    (-,-) 
  PROD_RESULT[29] -       -      F     (port)         -    -     -     0    1153    (-,-) 
#-----------------------------------------------------------------------------------------



Path 10: MET (14 ps) Late External Delay Assertion at pin PROD_RESULT[25]
          Group: I2O
     Startpoint: (F) B[13]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[25]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     619                  
             Slack:=      14                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_18_1  
  output_delay             133             counter.sdc_line_14_105_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  B[13]           -       -     F     (arrival)      7  3.0     0     0     533    (-,-) 
  g38841/Y        -       A->Y  R     NOR2X1         4  1.6    26    20     554    (-,-) 
  g38684/Y        -       B->Y  F     NAND2X1       12  5.1    70    50     603    (-,-) 
  g38667/Y        -       A->Y  R     INVX1          6  2.4    30    34     637    (-,-) 
  g38496/Y        -       C0->Y F     AOI222X1       1  0.4    42    23     660    (-,-) 
  g38394/Y        -       B0->Y R     OAI21X1        3  1.1    28    21     681    (-,-) 
  g38194__6877/Y  -       A->Y  F     XNOR2X1        2  0.5     8    46     727    (-,-) 
  g38183/Y        -       A->Y  R     INVXL          1  0.3     6     8     735    (-,-) 
  g37987__6877/Y  -       A->Y  F     MXI2XL         1  0.5    24    20     755    (-,-) 
  g37871__7118/Y  -       B->Y  R     XNOR2X1        3  1.4    13    40     795    (-,-) 
  g37676__6083/Y  -       S0->Y R     MXI2XL         1  0.3    20    20     815    (-,-) 
  g37580__2250/Y  -       A->Y  F     XOR2XL         2  0.8    12    44     858    (-,-) 
  g37457__2683/Y  -       A->Y  R     XNOR2X1        1  0.3     6    41     900    (-,-) 
  g37417__2250/Y  -       A->Y  F     XNOR2X1        2  0.9    10    45     944    (-,-) 
  g37354__2250/Y  -       B->Y  R     XNOR2X1        3  0.9    10    36     981    (-,-) 
  g37324__5019/Y  -       B->Y  F     NAND2XL        1  0.3    13    13     994    (-,-) 
  g37310__1840/Y  -       C->Y  R     NAND4XL        1  0.3    14    13    1007    (-,-) 
  g37302__5703/Y  -       B->Y  F     NAND2XL        2  0.8    23    20    1026    (-,-) 
  g37297__1309/Y  -       B0->Y R     AOI31X1        1  0.3    18    21    1047    (-,-) 
  g37293__1474/Y  -       B->Y  R     OR2XL          2  0.8    12    19    1066    (-,-) 
  g37287__1857/Y  -       C->Y  F     NAND3X1        2  0.9    30    24    1090    (-,-) 
  g37269__5703/Y  -       A1->Y R     AOI21X1        3  1.6    30    30    1120    (-,-) 
  g37263__2391/Y  -       B->Y  F     XOR2XL         1  0.0     3    33    1152    (-,-) 
  PROD_RESULT[25] -       -     F     (port)         -    -     -     0    1152    (-,-) 
#----------------------------------------------------------------------------------------



Path 11: MET (38 ps) Late External Delay Assertion at pin PROD_RESULT[19]
          Group: I2O
     Startpoint: (F) B[9]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[19]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     595                  
             Slack:=      38                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_22_1  
  output_delay             133             counter.sdc_line_14_111_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  B[9]            -       -      F     (arrival)      4  1.7     0     0     533    (-,-) 
  g38842/Y        -       A->Y   R     NOR2X1         4  1.6    26    20     554    (-,-) 
  g38802/Y        -       A->Y   F     NOR2X1         3  1.6    19    20     574    (-,-) 
  g38675/Y        -       B->Y   R     NAND2X1        8  3.0    26    21     595    (-,-) 
  g38658/Y        -       A->Y   F     INVX1          8  3.1    26    23     618    (-,-) 
  g38615/Y        -       A1->Y  R     AOI22X1        1  0.5    21    26     644    (-,-) 
  g38451/Y        -       C0->Y  F     OAI221X1       1  1.0    45    40     684    (-,-) 
  g38077__8757/S  -       B->S   R     ADDFX1         1  0.8    11    74     758    (-,-) 
  g37817__1474/S  -       B->S   F     ADDHX1         4  1.2    12    40     797    (-,-) 
  g37810/Y        -       A->Y   R     INVXL          1  0.3     6     9     807    (-,-) 
  g37672__5019/Y  -       A->Y   F     MXI2XL         1  0.3    21    18     825    (-,-) 
  g37576__1474/Y  -       A->Y   R     XOR2XL         3  0.9    14    43     868    (-,-) 
  g37566/Y        -       A->Y   F     INVXL          1  0.3     6    10     877    (-,-) 
  g37442__8780/Y  -       A->Y   R     MXI2XL         1  0.5    25    21     898    (-,-) 
  g37421/Y        -       A->Y   F     INVX1          2  0.9    11    15     913    (-,-) 
  g37408__6877/Y  -       B->Y   F     XNOR2X1        4  1.4    13    34     946    (-,-) 
  g37385/Y        -       A->Y   R     CLKINVX1       1  0.3     5     9     955    (-,-) 
  g37372__4296/Y  -       B->Y   F     NOR2XL         1  0.2     8     7     962    (-,-) 
  g37365__8757/Y  -       B->Y   F     OR2XL          1  0.4     7    23     985    (-,-) 
  g37340__7344/Y  -       A1->Y  R     AOI21X1        1  0.5    16    16    1001    (-,-) 
  g37309__2250/Y  -       A->Y   F     NAND2X1        2  0.8    17    19    1020    (-,-) 
  g37303__7675/Y  -       B->Y   R     NOR2X1         3  1.3    24    21    1041    (-,-) 
  g37296__4547/Y  -       A1->Y  F     OAI211X1       3  1.0    38    34    1075    (-,-) 
  g37279__8780/Y  -       A1N->Y F     OAI2BB1X1      2  0.8    18    29    1104    (-,-) 
  g37272__5795/Y  -       B->Y   R     XOR2XL         1  0.0     3    24    1128    (-,-) 
  PROD_RESULT[19] -       -      R     (port)         -    -     -     0    1128    (-,-) 
#-----------------------------------------------------------------------------------------



Path 12: MET (42 ps) Late External Delay Assertion at pin PROD_RESULT[18]
          Group: I2O
     Startpoint: (F) B[9]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[18]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     592                  
             Slack:=      42                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_22_1  
  output_delay             133             counter.sdc_line_14_112_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  B[9]            -       -     F     (arrival)      4  1.7     0     0     533    (-,-) 
  g38842/Y        -       A->Y  R     NOR2X1         4  1.6    26    20     554    (-,-) 
  g38802/Y        -       A->Y  F     NOR2X1         3  1.6    19    20     574    (-,-) 
  g38675/Y        -       B->Y  R     NAND2X1        8  3.0    26    21     595    (-,-) 
  g38658/Y        -       A->Y  F     INVX1          8  3.1    26    23     618    (-,-) 
  g38615/Y        -       A1->Y R     AOI22X1        1  0.5    21    26     644    (-,-) 
  g38451/Y        -       C0->Y F     OAI221X1       1  1.0    45    40     684    (-,-) 
  g38077__8757/S  -       B->S  R     ADDFX1         1  0.8    11    74     758    (-,-) 
  g37817__1474/S  -       B->S  F     ADDHX1         4  1.2    12    40     797    (-,-) 
  g37810/Y        -       A->Y  R     INVXL          1  0.3     6     9     807    (-,-) 
  g37672__5019/Y  -       A->Y  F     MXI2XL         1  0.3    21    18     825    (-,-) 
  g37576__1474/Y  -       A->Y  R     XOR2XL         3  0.9    14    43     868    (-,-) 
  g37566/Y        -       A->Y  F     INVXL          1  0.3     6    10     877    (-,-) 
  g37442__8780/Y  -       A->Y  R     MXI2XL         1  0.5    25    21     898    (-,-) 
  g37421/Y        -       A->Y  F     INVX1          2  0.9    11    15     913    (-,-) 
  g37408__6877/Y  -       B->Y  F     XNOR2X1        4  1.4    13    34     946    (-,-) 
  g37385/Y        -       A->Y  R     CLKINVX1       1  0.3     5     9     955    (-,-) 
  g37372__4296/Y  -       B->Y  F     NOR2XL         1  0.2     8     7     962    (-,-) 
  g37365__8757/Y  -       B->Y  F     OR2XL          1  0.4     7    23     985    (-,-) 
  g37340__7344/Y  -       A1->Y R     AOI21X1        1  0.5    16    16    1001    (-,-) 
  g37309__2250/Y  -       A->Y  F     NAND2X1        2  0.8    17    19    1020    (-,-) 
  g37303__7675/Y  -       B->Y  R     NOR2X1         3  1.3    24    21    1041    (-,-) 
  g37296__4547/Y  -       A1->Y F     OAI211X1       3  1.0    38    34    1075    (-,-) 
  fopt/Y          -       A->Y  F     CLKBUFX2       1  0.5     6    27    1102    (-,-) 
  g37290__9906/Y  -       B->Y  R     XOR2XL         1  0.0     3    23    1125    (-,-) 
  PROD_RESULT[18] -       -     R     (port)         -    -     -     0    1125    (-,-) 
#----------------------------------------------------------------------------------------



Path 13: MET (44 ps) Late External Delay Assertion at pin PROD_RESULT[24]
          Group: I2O
     Startpoint: (F) B[13]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[24]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     589                  
             Slack:=      44                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_18_1  
  output_delay             133             counter.sdc_line_14_106_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  B[13]           -       -     F     (arrival)      7  3.0     0     0     533    (-,-) 
  g38841/Y        -       A->Y  R     NOR2X1         4  1.6    26    20     554    (-,-) 
  g38684/Y        -       B->Y  F     NAND2X1       12  5.1    70    50     603    (-,-) 
  g38667/Y        -       A->Y  R     INVX1          6  2.4    30    34     637    (-,-) 
  g38496/Y        -       C0->Y F     AOI222X1       1  0.4    42    23     660    (-,-) 
  g38394/Y        -       B0->Y R     OAI21X1        3  1.1    28    21     681    (-,-) 
  g38194__6877/Y  -       A->Y  F     XNOR2X1        2  0.5     8    46     727    (-,-) 
  g38183/Y        -       A->Y  R     INVXL          1  0.3     6     8     735    (-,-) 
  g37987__6877/Y  -       A->Y  F     MXI2XL         1  0.5    24    20     755    (-,-) 
  g37871__7118/Y  -       B->Y  R     XNOR2X1        3  1.4    13    40     795    (-,-) 
  g37676__6083/Y  -       S0->Y R     MXI2XL         1  0.3    20    20     815    (-,-) 
  g37580__2250/Y  -       A->Y  F     XOR2XL         2  0.8    12    44     858    (-,-) 
  g37457__2683/Y  -       A->Y  R     XNOR2X1        1  0.3     6    41     900    (-,-) 
  g37417__2250/Y  -       A->Y  F     XNOR2X1        2  0.9    10    45     944    (-,-) 
  g37354__2250/Y  -       B->Y  F     XNOR2X1        3  0.6     8    31     975    (-,-) 
  g37332__2703/Y  -       B->Y  R     NOR2XL         2  0.8    24    18     993    (-,-) 
  g37316__2683/Y  -       AN->Y R     NOR2BX1        3  1.3    26    31    1024    (-,-) 
  g37297__1309/Y  -       A2->Y F     AOI31X1        1  0.2    24    28    1052    (-,-) 
  g37293__1474/Y  -       B->Y  F     OR2XL          2  0.7    10    27    1078    (-,-) 
  g37287__1857/Y  -       C->Y  R     NAND3X1        2  1.1    18    12    1091    (-,-) 
  g37280__5266/Y  -       B->Y  F     XOR2XL         1  0.0     3    31    1122    (-,-) 
  PROD_RESULT[24] -       -     F     (port)         -    -     -     0    1122    (-,-) 
#----------------------------------------------------------------------------------------



Path 14: MET (46 ps) Late External Delay Assertion at pin PROD_RESULT[22]
          Group: I2O
     Startpoint: (F) B[9]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[22]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     587                  
             Slack:=      46                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_22_1  
  output_delay             133             counter.sdc_line_14_108_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  B[9]            -       -     F     (arrival)      4  1.7     0     0     533    (-,-) 
  g38842/Y        -       A->Y  R     NOR2X1         4  1.6    26    20     554    (-,-) 
  g38802/Y        -       A->Y  F     NOR2X1         3  1.6    19    20     574    (-,-) 
  g38675/Y        -       B->Y  R     NAND2X1        8  3.0    26    21     595    (-,-) 
  g38658/Y        -       A->Y  F     INVX1          8  3.1    26    23     618    (-,-) 
  g38615/Y        -       A1->Y R     AOI22X1        1  0.5    21    26     644    (-,-) 
  g38451/Y        -       C0->Y F     OAI221X1       1  1.0    45    40     684    (-,-) 
  g38077__8757/S  -       B->S  R     ADDFX1         1  0.8    11    74     758    (-,-) 
  g37817__1474/S  -       B->S  F     ADDHX1         4  1.2    12    40     797    (-,-) 
  g37810/Y        -       A->Y  R     INVXL          1  0.3     6     9     807    (-,-) 
  g37672__5019/Y  -       A->Y  F     MXI2XL         1  0.3    21    18     825    (-,-) 
  g37576__1474/Y  -       A->Y  R     XOR2XL         3  0.9    14    43     868    (-,-) 
  g37566/Y        -       A->Y  F     INVXL          1  0.3     6    10     877    (-,-) 
  g37442__8780/Y  -       A->Y  R     MXI2XL         1  0.5    25    21     898    (-,-) 
  g37421/Y        -       A->Y  F     INVX1          2  0.9    11    15     913    (-,-) 
  g37408__6877/Y  -       B->Y  F     XNOR2X1        4  1.4    13    34     946    (-,-) 
  g37385/Y        -       A->Y  R     CLKINVX1       1  0.3     5     9     955    (-,-) 
  g37372__4296/Y  -       B->Y  F     NOR2XL         1  0.2     8     7     962    (-,-) 
  g37365__8757/Y  -       B->Y  F     OR2XL          1  0.4     7    23     985    (-,-) 
  g37340__7344/Y  -       A1->Y R     AOI21X1        1  0.5    16    16    1001    (-,-) 
  g37309__2250/Y  -       A->Y  F     NAND2X1        2  0.8    17    19    1020    (-,-) 
  g37303__7675/Y  -       B->Y  R     NOR2X1         3  1.3    24    21    1041    (-,-) 
  g37286__2683/Y  -       A1->Y F     OAI21X1        2  0.9    23    23    1064    (-,-) 
  g37278__1840/Y  -       A2->Y R     AOI31X1        2  0.9    26    24    1088    (-,-) 
  g37270__2250/Y  -       B->Y  F     XOR2XL         1  0.0     3    32    1120    (-,-) 
  PROD_RESULT[22] -       -     F     (port)         -    -     -     0    1120    (-,-) 
#----------------------------------------------------------------------------------------



Path 15: MET (57 ps) Late External Delay Assertion at pin PROD_RESULT[15]
          Group: I2O
     Startpoint: (R) B[5]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[15]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     577                  
             Slack:=      57                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_26_1  
  output_delay             133             counter.sdc_line_14_115_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  B[5]            -       -      R     (arrival)      6  3.0     0     0     533    (-,-) 
  g38837/Y        -       A->Y   F     NOR2X1         4  1.5    13    12     545    (-,-) 
  g38805/Y        -       A->Y   R     NOR2X1         3  1.3    24    22     567    (-,-) 
  g38678/Y        -       B->Y   F     NAND2X1        7  2.2    35    29     596    (-,-) 
  g38661/Y        -       A->Y   R     INVX1          9  3.7    32    28     624    (-,-) 
  g38587/Y        -       A1->Y  F     AOI22XL        1  0.4    30    30     654    (-,-) 
  g38494/Y        -       B0->Y  R     OAI2BB1X1      1  0.5    13    17     671    (-,-) 
  g38393__7344/Y  -       B0->Y  F     AOI21X1        3  1.5    32    14     685    (-,-) 
  g38193__2391/Y  -       A->Y   R     XNOR2X1        2  0.6     8    45     730    (-,-) 
  g38182/Y        -       A->Y   F     INVXL          1  0.3     5     8     737    (-,-) 
  g37983__1309/Y  -       B->Y   R     MXI2XL         1  0.6    28    22     759    (-,-) 
  g37879__7114/Y  -       B->Y   F     CLKXOR2X1      4  1.1    12    41     800    (-,-) 
  g37776__1786/Y  -       B->Y   R     NOR2XL         2  0.6    21    17     817    (-,-) 
  g37723__1309/Y  -       B->Y   F     NOR2XL         1  0.2     8    12     830    (-,-) 
  g37707__8780/Y  -       B->Y   R     NAND2XL        1  0.5    13    10     839    (-,-) 
  g37648__7114/Y  -       A1->Y  F     AOI22X1        2  0.6    29    24     863    (-,-) 
  g37574__6877/Y  -       A->Y   R     XNOR2X1        2  0.9    10    46     909    (-,-) 
  g37413__7114/Y  -       B->Y   F     XOR2XL         3  0.9    13    36     945    (-,-) 
  g37378__5795/Y  -       A1N->Y F     AOI2BB1X1      1  0.4     9    28     973    (-,-) 
  g37333__5795/Y  -       B0->Y  R     OAI31X1        2  0.6    34    10     982    (-,-) 
  fopt39006/Y     -       A->Y   R     CLKBUFX2       2  0.9     7    25    1007    (-,-) 
  g37301__5795/Y  -       A1N->Y R     OAI2BB1X1      2  1.1    15    28    1035    (-,-) 
  g37285__9682/Y  -       A1->Y  F     AOI21X1        2  0.9    23    22    1058    (-,-) 
  g37265__5266/Y  -       A1->Y  R     OAI21X1        1  0.6    21    22    1079    (-,-) 
  g37260__2900/Y  -       B->Y   F     XNOR2X1        1  0.0     4    30    1110    (-,-) 
  PROD_RESULT[15] -       -      F     (port)         -    -     -     0    1110    (-,-) 
#-----------------------------------------------------------------------------------------



Path 16: MET (73 ps) Late External Delay Assertion at pin PROD_RESULT[16]
          Group: I2O
     Startpoint: (F) B[9]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[16]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     560                  
             Slack:=      73                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_22_1  
  output_delay             133             counter.sdc_line_14_114_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  B[9]            -       -     F     (arrival)      4  1.7     0     0     533    (-,-) 
  g38842/Y        -       A->Y  R     NOR2X1         4  1.6    26    20     554    (-,-) 
  g38802/Y        -       A->Y  F     NOR2X1         3  1.6    19    20     574    (-,-) 
  g38675/Y        -       B->Y  R     NAND2X1        8  3.0    26    21     595    (-,-) 
  g38658/Y        -       A->Y  F     INVX1          8  3.1    26    23     618    (-,-) 
  g38615/Y        -       A1->Y R     AOI22X1        1  0.5    21    26     644    (-,-) 
  g38451/Y        -       C0->Y F     OAI221X1       1  1.0    45    40     684    (-,-) 
  g38077__8757/S  -       B->S  R     ADDFX1         1  0.8    11    74     758    (-,-) 
  g37817__1474/S  -       B->S  F     ADDHX1         4  1.2    12    40     797    (-,-) 
  g37810/Y        -       A->Y  R     INVXL          1  0.3     6     9     807    (-,-) 
  g37672__5019/Y  -       A->Y  F     MXI2XL         1  0.3    21    18     825    (-,-) 
  g37576__1474/Y  -       A->Y  R     XOR2XL         3  0.9    14    43     868    (-,-) 
  g37566/Y        -       A->Y  F     INVXL          1  0.3     6    10     877    (-,-) 
  g37442__8780/Y  -       A->Y  R     MXI2XL         1  0.5    25    21     898    (-,-) 
  g37421/Y        -       A->Y  F     INVX1          2  0.9    11    15     913    (-,-) 
  g37408__6877/Y  -       B->Y  F     XNOR2X1        4  1.4    13    34     946    (-,-) 
  g37385/Y        -       A->Y  R     CLKINVX1       1  0.3     5     9     955    (-,-) 
  g37372__4296/Y  -       B->Y  F     NOR2XL         1  0.2     8     7     962    (-,-) 
  g37365__8757/Y  -       B->Y  F     OR2XL          1  0.4     7    23     985    (-,-) 
  g37340__7344/Y  -       A1->Y R     AOI21X1        1  0.5    16    16    1001    (-,-) 
  g37309__2250/Y  -       A->Y  F     NAND2X1        2  0.8    17    19    1020    (-,-) 
  g37303__7675/Y  -       B->Y  R     NOR2X1         3  1.3    24    21    1041    (-,-) 
  fopt39035/Y     -       A->Y  R     CLKBUFX2       1  0.6     6    23    1064    (-,-) 
  g37295__9682/Y  -       B->Y  F     XOR2XL         1  0.0     3    30    1094    (-,-) 
  PROD_RESULT[16] -       -     F     (port)         -    -     -     0    1094    (-,-) 
#----------------------------------------------------------------------------------------



Path 17: MET (76 ps) Late External Delay Assertion at pin PROD_RESULT[17]
          Group: I2O
     Startpoint: (F) A[4]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[17]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     558                  
             Slack:=      76                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_11_1  
  output_delay             133             counter.sdc_line_14_113_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  A[4]            -       -     F     (arrival)     15  8.5     0     0     533    (-,-) 
  g38866/Y        -       A->Y  R     NOR2X2         2  1.0    12    13     546    (-,-) 
  g38791/Y        -       B->Y  F     NAND2X1        1  0.9    18    17     563    (-,-) 
  g38635/Y        -       A->Y  R     NOR3X2         2  1.4    27    29     592    (-,-) 
  g38575/Y        -       B->Y  F     NAND2X2        3  1.0    17    19     610    (-,-) 
  g38509/Y        -       AN->Y F     NOR2BX2        9  3.4    18    31     641    (-,-) 
  g38437/Y        -       A->Y  R     CLKINVX2       8  3.4    16    15     656    (-,-) 
  g38381__2703/Y  -       B->Y  F     NOR2XL         2  0.8    14    14     670    (-,-) 
  g38311__7675/Y  -       A->Y  R     NOR2XL         2  0.6    21    20     690    (-,-) 
  g38068__5266/Y  -       A->Y  F     XNOR2X1        3  0.6     8    46     735    (-,-) 
  g38037/Y        -       A->Y  R     INVXL          1  0.6     9    10     745    (-,-) 
  g37921__7675/Y  -       S0->Y R     MXI2XL         1  0.6    26    23     768    (-,-) 
  g37803__2391/Y  -       S0->Y R     MXI2XL         2  0.9    33    28     796    (-,-) 
  g37699__1857/Y  -       B->Y  R     AND2XL         3  1.4    19    32     828    (-,-) 
  g37578__5953/Y  -       B->Y  F     XNOR2X1        3  0.9    10    33     862    (-,-) 
  g37515/Y        -       A->Y  R     INVX1          2  0.8     8    10     871    (-,-) 
  g37482__2703/Y  -       B->Y  F     MXI2XL         1  0.5    24    21     892    (-,-) 
  g37429__5019/Y  -       S0->Y R     MXI2XL         2  0.9    34    26     918    (-,-) 
  g37394__1309/Y  -       B->Y  F     XNOR2XL        2  0.7    11    32     950    (-,-) 
  g37362__7114/Y  -       B->Y  R     NOR2X1         2  0.8    17    15     966    (-,-) 
  g37350__2391/Y  -       C->Y  R     AND3XL         1  0.3     7    32     998    (-,-) 
  g37319__3772/Y  -       B->Y  F     NAND2XL        1  0.4    16    13    1011    (-,-) 
  g37309__2250/Y  -       B->Y  R     NAND2X1        2  1.0    14    13    1024    (-,-) 
  g37303__7675/Y  -       B->Y  F     NOR2X1         3  1.1    13    12    1036    (-,-) 
  g37286__2683/Y  -       A1->Y R     OAI21X1        2  1.1    26    22    1058    (-,-) 
  g37281__4296/Y  -       B->Y  F     XOR2XL         1  0.0     3    32    1091    (-,-) 
  PROD_RESULT[17] -       -     F     (port)         -    -     -     0    1091    (-,-) 
#----------------------------------------------------------------------------------------



Path 18: MET (80 ps) Late External Delay Assertion at pin PROD_RESULT[14]
          Group: I2O
     Startpoint: (R) B[5]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[14]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     554                  
             Slack:=      80                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_26_1  
  output_delay             133             counter.sdc_line_14_116_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  B[5]            -       -      R     (arrival)      6  3.0     0     0     533    (-,-) 
  g38837/Y        -       A->Y   F     NOR2X1         4  1.5    13    12     545    (-,-) 
  g38805/Y        -       A->Y   R     NOR2X1         3  1.3    24    22     567    (-,-) 
  g38678/Y        -       B->Y   F     NAND2X1        7  2.2    35    29     596    (-,-) 
  g38661/Y        -       A->Y   R     INVX1          9  3.7    32    28     624    (-,-) 
  g38587/Y        -       A1->Y  F     AOI22XL        1  0.4    30    30     654    (-,-) 
  g38494/Y        -       B0->Y  R     OAI2BB1X1      1  0.5    13    17     671    (-,-) 
  g38393__7344/Y  -       B0->Y  F     AOI21X1        3  1.5    32    14     685    (-,-) 
  g38193__2391/Y  -       A->Y   R     XNOR2X1        2  0.6     8    45     730    (-,-) 
  g38182/Y        -       A->Y   F     INVXL          1  0.3     5     8     737    (-,-) 
  g37983__1309/Y  -       B->Y   R     MXI2XL         1  0.6    28    22     759    (-,-) 
  g37879__7114/Y  -       B->Y   F     CLKXOR2X1      4  1.1    12    41     800    (-,-) 
  g37776__1786/Y  -       B->Y   R     NOR2XL         2  0.6    21    17     817    (-,-) 
  g37723__1309/Y  -       B->Y   F     NOR2XL         1  0.2     8    12     830    (-,-) 
  g37707__8780/Y  -       B->Y   R     NAND2XL        1  0.5    13    10     839    (-,-) 
  g37648__7114/Y  -       A1->Y  F     AOI22X1        2  0.6    29    24     863    (-,-) 
  g37574__6877/Y  -       A->Y   R     XNOR2X1        2  0.9    10    46     909    (-,-) 
  g37413__7114/Y  -       B->Y   R     XOR2XL         3  1.1    16    29     938    (-,-) 
  g37378__5795/Y  -       A1N->Y R     AOI2BB1X1      1  0.5    14    22     959    (-,-) 
  g37333__5795/Y  -       B0->Y  F     OAI31X1        2  0.6    22    23     982    (-,-) 
  fopt39006/Y     -       A->Y   F     CLKBUFX2       2  0.8     7    25    1007    (-,-) 
  g37301__5795/Y  -       A1N->Y F     OAI2BB1X1      2  0.9    19    25    1032    (-,-) 
  g37285__9682/Y  -       A1->Y  R     AOI21X1        2  1.1    24    23    1055    (-,-) 
  g37276__7114/Y  -       B->Y   F     XOR2XL         1  0.0     3    32    1087    (-,-) 
  PROD_RESULT[14] -       -      F     (port)         -    -     -     0    1087    (-,-) 
#-----------------------------------------------------------------------------------------



Path 19: MET (100 ps) Late External Delay Assertion at pin PROD_RESULT[13]
          Group: I2O
     Startpoint: (R) B[5]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[13]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     533                  
             Slack:=     100                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_26_1  
  output_delay             133             counter.sdc_line_14_117_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  B[5]            -       -      R     (arrival)      6  3.0     0     0     533    (-,-) 
  g38837/Y        -       A->Y   F     NOR2X1         4  1.5    13    12     545    (-,-) 
  g38805/Y        -       A->Y   R     NOR2X1         3  1.3    24    22     567    (-,-) 
  g38678/Y        -       B->Y   F     NAND2X1        7  2.2    35    29     596    (-,-) 
  g38661/Y        -       A->Y   R     INVX1          9  3.7    32    28     624    (-,-) 
  g38587/Y        -       A1->Y  F     AOI22XL        1  0.4    30    30     654    (-,-) 
  g38494/Y        -       B0->Y  R     OAI2BB1X1      1  0.5    13    17     671    (-,-) 
  g38393__7344/Y  -       B0->Y  F     AOI21X1        3  1.5    32    14     685    (-,-) 
  g38193__2391/Y  -       A->Y   R     XNOR2X1        2  0.6     8    45     730    (-,-) 
  g38182/Y        -       A->Y   F     INVXL          1  0.3     5     8     737    (-,-) 
  g37983__1309/Y  -       B->Y   R     MXI2XL         1  0.6    28    22     759    (-,-) 
  g37879__7114/Y  -       B->Y   F     CLKXOR2X1      4  1.1    12    41     800    (-,-) 
  g37776__1786/Y  -       B->Y   R     NOR2XL         2  0.6    21    17     817    (-,-) 
  g37723__1309/Y  -       B->Y   F     NOR2XL         1  0.2     8    12     830    (-,-) 
  g37707__8780/Y  -       B->Y   R     NAND2XL        1  0.5    13    10     839    (-,-) 
  g37648__7114/Y  -       A1->Y  F     AOI22X1        2  0.6    29    24     863    (-,-) 
  g37574__6877/Y  -       A->Y   R     XNOR2X1        2  0.9    10    46     909    (-,-) 
  g37413__7114/Y  -       B->Y   F     XOR2XL         3  0.9    13    36     945    (-,-) 
  g37378__5795/Y  -       A1N->Y F     AOI2BB1X1      1  0.4     9    28     973    (-,-) 
  g37333__5795/Y  -       B0->Y  R     OAI31X1        2  0.6    34    10     982    (-,-) 
  fopt39006/Y     -       A->Y   R     CLKBUFX2       2  0.9     7    25    1007    (-,-) 
  g37301__5795/Y  -       A1N->Y R     OAI2BB1X1      2  1.1    15    28    1035    (-,-) 
  g37291__4547/Y  -       B->Y   F     XOR2XL         1  0.0     3    31    1066    (-,-) 
  PROD_RESULT[13] -       -      F     (port)         -    -     -     0    1066    (-,-) 
#-----------------------------------------------------------------------------------------



Path 20: MET (129 ps) Late External Delay Assertion at pin PROD_RESULT[12]
          Group: I2O
     Startpoint: (R) B[5]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[12]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     504                  
             Slack:=     129                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_26_1  
  output_delay             133             counter.sdc_line_14_118_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  B[5]            -       -      R     (arrival)      6  3.0     0     0     533    (-,-) 
  g38837/Y        -       A->Y   F     NOR2X1         4  1.5    13    12     545    (-,-) 
  g38805/Y        -       A->Y   R     NOR2X1         3  1.3    24    22     567    (-,-) 
  g38678/Y        -       B->Y   F     NAND2X1        7  2.2    35    29     596    (-,-) 
  g38661/Y        -       A->Y   R     INVX1          9  3.7    32    28     624    (-,-) 
  g38587/Y        -       A1->Y  F     AOI22XL        1  0.4    30    30     654    (-,-) 
  g38494/Y        -       B0->Y  R     OAI2BB1X1      1  0.5    13    17     671    (-,-) 
  g38393__7344/Y  -       B0->Y  F     AOI21X1        3  1.5    32    14     685    (-,-) 
  g38193__2391/Y  -       A->Y   R     XNOR2X1        2  0.6     8    45     730    (-,-) 
  g38182/Y        -       A->Y   F     INVXL          1  0.3     5     8     737    (-,-) 
  g37983__1309/Y  -       B->Y   R     MXI2XL         1  0.6    28    22     759    (-,-) 
  g37879__7114/Y  -       B->Y   F     CLKXOR2X1      4  1.1    12    41     800    (-,-) 
  g37776__1786/Y  -       B->Y   R     NOR2XL         2  0.6    21    17     817    (-,-) 
  g37723__1309/Y  -       B->Y   F     NOR2XL         1  0.2     8    12     830    (-,-) 
  g37707__8780/Y  -       B->Y   R     NAND2XL        1  0.5    13    10     839    (-,-) 
  g37648__7114/Y  -       A1->Y  F     AOI22X1        2  0.6    29    24     863    (-,-) 
  g37574__6877/Y  -       A->Y   R     XNOR2X1        2  0.9    10    46     909    (-,-) 
  g37413__7114/Y  -       B->Y   F     XOR2XL         3  0.9    13    36     945    (-,-) 
  g37378__5795/Y  -       A1N->Y F     AOI2BB1X1      1  0.4     9    28     973    (-,-) 
  g37333__5795/Y  -       B0->Y  R     OAI31X1        2  0.6    34    10     982    (-,-) 
  fopt39006/Y     -       A->Y   R     CLKBUFX2       2  0.9     7    25    1007    (-,-) 
  g37311__1840/Y  -       B->Y   F     XOR2XL         1  0.0     3    30    1037    (-,-) 
  PROD_RESULT[12] -       -      F     (port)         -    -     -     0    1037    (-,-) 
#-----------------------------------------------------------------------------------------



Path 21: MET (152 ps) Late External Delay Assertion at pin PROD_RESULT[11]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[11]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     482                  
             Slack:=     152                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_119_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  A[1]            -       -     F     (arrival)     12 11.3     0     0     533    (-,-) 
  g38807/Y        -       A->Y  R     NOR3X4         4  1.8    20    22     556    (-,-) 
  g38724/Y        -       B->Y  F     NAND2X1        2  0.7    17    18     574    (-,-) 
  g38656/Y        -       B->Y  R     CLKXOR2X1     11  6.0    44    50     623    (-,-) 
  g38641/Y        -       A->Y  F     CLKINVX2       6  2.3    18    20     644    (-,-) 
  g38526/Y        -       A1->Y R     OAI21X1        1  0.5    19    20     663    (-,-) 
  g38401__9906/Y  -       B->Y  F     NOR2X1         3  0.8    12    13     676    (-,-) 
  g38368/Y        -       A->Y  R     INVX1          2  1.2    11    12     688    (-,-) 
  g38260__5953/Y  -       S0->Y R     MXI2XL         1  0.6    27    23     711    (-,-) 
  g38041__1857/Y  -       S0->Y R     MXI2XL         1  0.5    25    24     735    (-,-) 
  g37877__6083/Y  -       A1->Y F     AOI21X1        4  1.3    29    28     763    (-,-) 
  g37745__1840/Y  -       S0->Y F     MXI2XL         1  0.5    24    24     788    (-,-) 
  g37678__4296/Y  -       B->Y  R     XNOR2X1        2  0.9    10    38     826    (-,-) 
  g37577__5266/Y  -       B->Y  F     XOR2XL         2  0.8    12    35     861    (-,-) 
  g37510__6877/Y  -       A->Y  R     XNOR2X1        2  0.8     9    43     904    (-,-) 
  g37405__8757/Y  -       B0->Y F     OAI22X1        2  0.7    25    23     927    (-,-) 
  g37352__2900/Y  -       B1->Y R     AOI22X1        3  1.4    34    28     956    (-,-) 
  g37308__2391/Y  -       A1->Y F     OAI21XL        1  0.5    21    25     980    (-,-) 
  g37300__2683/Y  -       B->Y  R     XNOR2X1        1  0.0     4    34    1015    (-,-) 
  PROD_RESULT[11] -       -     R     (port)         -    -     -     0    1015    (-,-) 
#----------------------------------------------------------------------------------------



Path 22: MET (178 ps) Late External Delay Assertion at pin PROD_RESULT[10]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[10]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     456                  
             Slack:=     178                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_120_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  A[1]            -       -     F     (arrival)     12 11.3     0     0     533    (-,-) 
  g38807/Y        -       A->Y  R     NOR3X4         4  1.8    20    22     556    (-,-) 
  g38724/Y        -       B->Y  F     NAND2X1        2  0.7    17    18     574    (-,-) 
  g38656/Y        -       B->Y  R     CLKXOR2X1     11  6.0    44    50     623    (-,-) 
  g38641/Y        -       A->Y  F     CLKINVX2       6  2.3    18    20     644    (-,-) 
  g38526/Y        -       A1->Y R     OAI21X1        1  0.5    19    20     663    (-,-) 
  g38401__9906/Y  -       B->Y  F     NOR2X1         3  0.8    12    13     676    (-,-) 
  g38368/Y        -       A->Y  R     INVX1          2  1.2    11    12     688    (-,-) 
  g38260__5953/Y  -       S0->Y R     MXI2XL         1  0.6    27    23     711    (-,-) 
  g38041__1857/Y  -       S0->Y R     MXI2XL         1  0.5    25    24     735    (-,-) 
  g37877__6083/Y  -       A1->Y F     AOI21X1        4  1.3    29    28     763    (-,-) 
  g37745__1840/Y  -       S0->Y F     MXI2XL         1  0.5    24    24     788    (-,-) 
  g37678__4296/Y  -       B->Y  R     XNOR2X1        2  0.9    10    38     826    (-,-) 
  g37577__5266/Y  -       B->Y  F     XOR2XL         2  0.8    12    35     861    (-,-) 
  g37510__6877/Y  -       A->Y  R     XNOR2X1        2  0.8     9    43     904    (-,-) 
  g37405__8757/Y  -       B0->Y F     OAI22X1        2  0.7    25    23     927    (-,-) 
  g37352__2900/Y  -       B1->Y R     AOI22X1        3  1.4    34    28     956    (-,-) 
  g37330__7675/Y  -       B->Y  F     XOR2XL         1  0.0     3    33     989    (-,-) 
  PROD_RESULT[10] -       -     F     (port)         -    -     -     0     989    (-,-) 
#----------------------------------------------------------------------------------------



Path 23: MET (202 ps) Late External Delay Assertion at pin PROD_RESULT[9]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[9]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     431                  
             Slack:=     202                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_121_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  A[1]           -       -     F     (arrival)     12 11.3     0     0     533    (-,-) 
  g38807/Y       -       A->Y  R     NOR3X4         4  1.8    20    22     556    (-,-) 
  g38724/Y       -       B->Y  F     NAND2X1        2  0.7    17    18     574    (-,-) 
  g38656/Y       -       B->Y  R     CLKXOR2X1     11  6.0    44    50     623    (-,-) 
  g38641/Y       -       A->Y  F     CLKINVX2       6  2.3    18    20     644    (-,-) 
  g38526/Y       -       A1->Y R     OAI21X1        1  0.5    19    20     663    (-,-) 
  g38401__9906/Y -       B->Y  F     NOR2X1         3  0.8    12    13     676    (-,-) 
  g38368/Y       -       A->Y  R     INVX1          2  1.2    11    12     688    (-,-) 
  g38260__5953/Y -       S0->Y R     MXI2XL         1  0.6    27    23     711    (-,-) 
  g38041__1857/Y -       S0->Y R     MXI2XL         1  0.5    25    24     735    (-,-) 
  g37877__6083/Y -       A1->Y F     AOI21X1        4  1.3    29    28     763    (-,-) 
  g37745__1840/Y -       S0->Y F     MXI2XL         1  0.5    24    24     788    (-,-) 
  g37678__4296/Y -       B->Y  R     XNOR2X1        2  0.9    10    38     826    (-,-) 
  g37577__5266/Y -       B->Y  F     XOR2XL         2  0.8    12    35     861    (-,-) 
  g37510__6877/Y -       A->Y  R     XNOR2X1        2  0.8     9    43     904    (-,-) 
  g37405__8757/Y -       B0->Y F     OAI22X1        2  0.7    25    23     927    (-,-) 
  g37373__1786/Y -       A->Y  R     XOR2XL         1  0.0     3    38     965    (-,-) 
  PROD_RESULT[9] -       -     R     (port)         -    -     -     0     965    (-,-) 
#---------------------------------------------------------------------------------------



Path 24: MET (225 ps) Late External Delay Assertion at pin PROD_RESULT[8]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[8]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     408                  
             Slack:=     225                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_122_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  A[1]           -       -     F     (arrival)     12 11.3     0     0     533    (-,-) 
  g38807/Y       -       A->Y  R     NOR3X4         4  1.8    20    22     556    (-,-) 
  g38724/Y       -       B->Y  F     NAND2X1        2  0.7    17    18     574    (-,-) 
  g38656/Y       -       B->Y  R     CLKXOR2X1     11  6.0    44    50     623    (-,-) 
  g38641/Y       -       A->Y  F     CLKINVX2       6  2.3    18    20     644    (-,-) 
  g38526/Y       -       A1->Y R     OAI21X1        1  0.5    19    20     663    (-,-) 
  g38401__9906/Y -       B->Y  F     NOR2X1         3  0.8    12    13     676    (-,-) 
  g38368/Y       -       A->Y  R     INVX1          2  1.2    11    12     688    (-,-) 
  g38260__5953/Y -       S0->Y R     MXI2XL         1  0.6    27    23     711    (-,-) 
  g38041__1857/Y -       S0->Y R     MXI2XL         1  0.5    25    24     735    (-,-) 
  g37877__6083/Y -       A1->Y F     AOI21X1        4  1.3    29    28     763    (-,-) 
  g37745__1840/Y -       S0->Y F     MXI2XL         1  0.5    24    24     788    (-,-) 
  g37678__4296/Y -       B->Y  R     XNOR2X1        2  0.9    10    38     826    (-,-) 
  g37577__5266/Y -       B->Y  F     XOR2XL         2  0.8    12    35     861    (-,-) 
  g37510__6877/Y -       A->Y  R     XNOR2X1        2  0.8     9    43     904    (-,-) 
  g37427__2250/Y -       A->Y  F     XOR2XL         1  0.0     3    37     941    (-,-) 
  PROD_RESULT[8] -       -     F     (port)         -    -     -     0     941    (-,-) 
#---------------------------------------------------------------------------------------



Path 25: MET (259 ps) Late External Delay Assertion at pin PROD_RESULT[7]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[7]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     375                  
             Slack:=     259                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_123_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  A[1]           -       -     R     (arrival)     12 12.8     0     0     533    (-,-) 
  g38878/Y       -       A->Y  F     INVX2         10  4.2    15    12     545    (-,-) 
  g38857/Y       -       A->Y  R     NOR2X1         1  1.0    20    20     566    (-,-) 
  g38814/Y       -       B->Y  F     NOR2X2         8  3.5    18    17     582    (-,-) 
  g38713/Y       -       A->Y  R     CLKINVX2       9  3.7    17    15     598    (-,-) 
  g38617/Y       -       A1->Y F     OAI22X1        1  0.5    24    24     622    (-,-) 
  g38527/Y       -       A->Y  R     NOR2X1         1  0.5    14    19     641    (-,-) 
  g38485/Y       -       B->Y  F     NAND2X1        5  1.4    24    21     662    (-,-) 
  g38465/Y       -       A->Y  R     INVXL          2  0.6    12    15     677    (-,-) 
  g38346__4296/Y -       B->Y  F     MXI2XL         1  0.3    19    20     696    (-,-) 
  g37930__9906/Y -       A->Y  R     XOR3XL         2  0.9    14    71     768    (-,-) 
  g37750__7344/Y -       B->Y  F     XNOR2X1        2  0.9    10    33     800    (-,-) 
  g37666__6877/Y -       B->Y  R     NAND2X1        2  1.0    13    11     812    (-,-) 
  g37620__2250/Y -       B->Y  F     NOR2X1         2  0.6    10    11     822    (-,-) 
  g37590__7675/Y -       B->Y  R     NOR2XL         1  0.6    20    16     838    (-,-) 
  g37547__7344/Y -       B->Y  F     XOR2XL         2  0.8    12    36     875    (-,-) 
  g37480__1840/Y -       B->Y  R     XNOR2X1        1  0.0     4    33     908    (-,-) 
  PROD_RESULT[7] -       -     R     (port)         -    -     -     0     908    (-,-) 
#---------------------------------------------------------------------------------------



Path 26: MET (324 ps) Late External Delay Assertion at pin PROD_RESULT[6]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[6]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     309                  
             Slack:=     324                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_30_1  
  output_delay             133             counter.sdc_line_14_124_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)      5  4.3     0     0     533    (-,-) 
  g38836/Y       -       A->Y  F     NAND2X2        2  0.8    11    12     545    (-,-) 
  g38819/Y       -       A->Y  R     INVX1          1  1.0    10    11     556    (-,-) 
  g38759/Y       -       B->Y  F     NOR2X2         3  1.1    11    10     565    (-,-) 
  g38727/Y       -       B->Y  R     NAND2X1        2  1.5    14    13     579    (-,-) 
  fopt38925/Y    -       A->Y  R     BUFX3          9  3.3    11    23     602    (-,-) 
  fopt38921/Y    -       A->Y  F     INVXL          2  0.6     9    11     613    (-,-) 
  fopt38919/Y    -       A->Y  R     INVXL          2  0.6     9    10     623    (-,-) 
  fopt38918/Y    -       A->Y  F     INVXL          2  0.5     8     9     632    (-,-) 
  fopt38917/Y    -       A->Y  R     INVXL          1  0.3     6     8     640    (-,-) 
  g38622/Y       -       B1->Y F     OAI222XL       1  0.5    49    40     679    (-,-) 
  g38228__6877/S -       A->S  R     ADDHX1         2  0.9    10    48     727    (-,-) 
  g38161__8757/Y -       AN->Y R     NOR2BX1        2  0.6    17    24     751    (-,-) 
  g37964__2703/Y -       A->Y  F     NAND2XL        2  0.7    21    21     772    (-,-) 
  g37908__2250/Y -       B->Y  R     NAND2XL        2  0.6    14    15     786    (-,-) 
  g37775__7344/Y -       A->Y  F     NAND2XL        1  0.3    14    16     802    (-,-) 
  g37643__6877/Y -       A->Y  R     XNOR2X1        1  0.0     4    40     842    (-,-) 
  PROD_RESULT[6] -       -     R     (port)         -    -     -     0     842    (-,-) 
#---------------------------------------------------------------------------------------



Path 27: MET (342 ps) Late External Delay Assertion at pin PROD_RESULT[5]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[5]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     291                  
             Slack:=     342                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_30_1  
  output_delay             133             counter.sdc_line_14_125_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)      5  4.3     0     0     533    (-,-) 
  g38836/Y       -       A->Y  F     NAND2X2        2  0.8    11    12     545    (-,-) 
  g38819/Y       -       A->Y  R     INVX1          1  1.0    10    11     556    (-,-) 
  g38759/Y       -       B->Y  F     NOR2X2         3  1.1    11    10     565    (-,-) 
  g38727/Y       -       B->Y  R     NAND2X1        2  1.5    14    13     579    (-,-) 
  fopt38925/Y    -       A->Y  R     BUFX3          9  3.3    11    23     602    (-,-) 
  fopt38921/Y    -       A->Y  F     INVXL          2  0.6     9    11     613    (-,-) 
  fopt38919/Y    -       A->Y  R     INVXL          2  0.6     9    10     623    (-,-) 
  fopt38918/Y    -       A->Y  F     INVXL          2  0.5     8     9     632    (-,-) 
  fopt38917/Y    -       A->Y  R     INVXL          1  0.3     6     8     640    (-,-) 
  g38622/Y       -       B1->Y F     OAI222XL       1  0.5    49    40     679    (-,-) 
  g38228__6877/S -       A->S  R     ADDHX1         2  0.9    10    48     727    (-,-) 
  g38161__8757/Y -       AN->Y R     NOR2BX1        2  0.6    17    24     751    (-,-) 
  g37964__2703/Y -       A->Y  F     NAND2XL        2  0.7    21    21     772    (-,-) 
  g37908__2250/Y -       B->Y  R     NAND2XL        2  0.6    14    15     786    (-,-) 
  g37742__2703/Y -       A->Y  F     XOR2XL         1  0.0     3    38     824    (-,-) 
  PROD_RESULT[5] -       -     F     (port)         -    -     -     0     824    (-,-) 
#---------------------------------------------------------------------------------------



Path 28: MET (370 ps) Late External Delay Assertion at pin PROD_RESULT[4]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[4]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     263                  
             Slack:=     370                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_30_1  
  output_delay             133             counter.sdc_line_14_126_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)      5  4.3     0     0     533    (-,-) 
  g38836/Y       -       A->Y  F     NAND2X2        2  0.8    11    12     545    (-,-) 
  g38819/Y       -       A->Y  R     INVX1          1  1.0    10    11     556    (-,-) 
  g38759/Y       -       B->Y  F     NOR2X2         3  1.1    11    10     565    (-,-) 
  g38727/Y       -       B->Y  R     NAND2X1        2  1.5    14    13     579    (-,-) 
  fopt38925/Y    -       A->Y  R     BUFX3          9  3.3    11    23     602    (-,-) 
  fopt38921/Y    -       A->Y  F     INVXL          2  0.6     9    11     613    (-,-) 
  fopt38919/Y    -       A->Y  R     INVXL          2  0.6     9    10     623    (-,-) 
  fopt38918/Y    -       A->Y  F     INVXL          2  0.5     8     9     632    (-,-) 
  fopt38917/Y    -       A->Y  R     INVXL          1  0.3     6     8     640    (-,-) 
  g38622/Y       -       B1->Y F     OAI222XL       1  0.5    49    40     679    (-,-) 
  g38228__6877/S -       A->S  R     ADDHX1         2  0.9    10    48     727    (-,-) 
  g38161__8757/Y -       AN->Y R     NOR2BX1        2  0.6    17    24     751    (-,-) 
  g37953__1474/Y -       B->Y  F     NOR2XL         1  0.5    10    12     763    (-,-) 
  g37858__4296/Y -       B->Y  R     XNOR2X1        1  0.0     4    33     797    (-,-) 
  PROD_RESULT[4] -       -     R     (port)         -    -     -     0     797    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (409 ps) Late External Delay Assertion at pin PROD_RESULT[3]
          Group: I2O
     Startpoint: (F) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[3]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     225                  
             Slack:=     409                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_30_1  
  output_delay             133             counter.sdc_line_14_127_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  B[1]           -       -     F     (arrival)      5  4.0     0     0     533    (-,-) 
  g38836/Y       -       A->Y  R     NAND2X2        2  1.0     7     8     541    (-,-) 
  g38819/Y       -       A->Y  F     INVX1          1  0.8     7     9     550    (-,-) 
  g38759/Y       -       B->Y  R     NOR2X2         3  1.3    15    13     563    (-,-) 
  g38727/Y       -       B->Y  F     NAND2X1        2  1.3    23    20     584    (-,-) 
  fopt38925/Y    -       A->Y  F     BUFX3          9  2.9    11    26     609    (-,-) 
  fopt38921/Y    -       A->Y  R     INVXL          2  0.8    12    12     621    (-,-) 
  fopt38919/Y    -       A->Y  F     INVXL          2  0.5     8    10     632    (-,-) 
  fopt38918/Y    -       A->Y  R     INVXL          2  0.6     9    10     641    (-,-) 
  fopt38917/Y    -       A->Y  F     INVXL          1  0.3     6     8     650    (-,-) 
  g38622/Y       -       B1->Y R     OAI222XL       1  0.6    52    24     674    (-,-) 
  g38228__6877/S -       A->S  F     ADDHX1         2  0.8    10    51     725    (-,-) 
  g38115__5266/Y -       B->Y  R     XNOR2X1        1  0.0     4    33     758    (-,-) 
  PROD_RESULT[3] -       -     R     (port)         -    -     -     0     758    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (466 ps) Late External Delay Assertion at pin PROD_RESULT[2]
          Group: I2O
     Startpoint: (F) A[0]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[2]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     168                  
             Slack:=     466                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_15_1  
  output_delay             133             counter.sdc_line_14_128_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  A[0]           -       -     F     (arrival)     17 10.6     0     0     533    (-,-) 
  g38872/Y       -       A->Y  R     NOR2X6         6  3.2    12    14     547    (-,-) 
  g38699/Y       -       B->Y  F     NOR2X1         1  0.4     9    10     557    (-,-) 
  g38640/Y       -       B->Y  R     NOR2X1         7  3.8    55    36     593    (-,-) 
  g38625/Y       -       A->Y  F     CLKINVX2      10  4.1    26    26     620    (-,-) 
  g38531/Y       -       B1->Y R     OAI222X1       2  0.8    50    29     649    (-,-) 
  g38457/Y       -       B->Y  F     NAND2X1        3  1.0    25    30     679    (-,-) 
  g38372__5703/Y -       B0->Y F     OA21X1         1  0.0     4    22     701    (-,-) 
  PROD_RESULT[2] -       -     F     (port)         -    -     -     0     701    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (534 ps) Late External Delay Assertion at pin PROD_RESULT[1]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[1]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     100                  
             Slack:=     534                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_129_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  A[1]           -       -     R     (arrival)     12 12.8     0     0     533    (-,-) 
  g38878/Y       -       A->Y  F     INVX2         10  4.2    15    12     545    (-,-) 
  g38857/Y       -       A->Y  R     NOR2X1         1  1.0    20    20     566    (-,-) 
  g38814/Y       -       B->Y  F     NOR2X2         8  3.5    18    17     582    (-,-) 
  g38713/Y       -       A->Y  R     CLKINVX2       9  3.7    17    15     598    (-,-) 
  g38654/Y       -       B1->Y F     OAI222XL       1  0.0    36    35     633    (-,-) 
  PROD_RESULT[1] -       -     F     (port)         -    -     -     0     633    (-,-) 
#---------------------------------------------------------------------------------------



Path 32: MET (548 ps) Late External Delay Assertion at pin zero_flag
          Group: I2O
     Startpoint: (F) B[11]
          Clock: (R) VCLK
       Endpoint: (R) zero_flag
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-      86                  
             Slack:=     548                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_20_1 
  output_delay             133             counter.sdc_line_14_98_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  B[11]          -       -     F     (arrival)      7  3.4     0     0     533    (-,-) 
  g38843/Y       -       A->Y  R     NOR2X1         4  1.8    29    22     555    (-,-) 
  g38651/Y       -       A->Y  F     NAND4XL        1  0.3    35    39     594    (-,-) 
  g38495/Y       -       B->Y  R     NOR3XL         1  0.0    15    24     619    (-,-) 
  zero_flag      -       -     R     (port)         -    -     -     0     619    (-,-) 
#---------------------------------------------------------------------------------------



Path 33: MET (610 ps) Late External Delay Assertion at pin PROD_RESULT[0]
          Group: I2O
     Startpoint: (F) A[0]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[0]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-      23                  
             Slack:=     610                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_15_1  
  output_delay             133             counter.sdc_line_14_130_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  A[0]           -       -     F     (arrival)     17 10.6     0     0     533    (-,-) 
  g38895/Y       -       A->Y  R     INVX1          6  2.6    18    13     546    (-,-) 
  g38832/Y       -       B->Y  F     NOR2BX1        1  0.0     6    10     557    (-,-) 
  PROD_RESULT[0] -       -     F     (port)         -    -     -     0     557    (-,-) 
#---------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

