<profile>

<section name = "Vitis HLS Report for 'Padding'" level="0">
<item name = "Date">Mon Mar 10 15:36:50 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">SDA</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu35p_CIV-fsvh2892-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.993 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 329, 10.000 ns, 3.290 us, 1, 329, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_fu_152">Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4, 326, 326, 3.260 us, 3.260 us, 326, 326, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 160, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 20, 1394, 1636, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 161, -</column>
<column name="Register">-, -, 495, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_fu_152">Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4, 0, 0, 1394, 1439, 0</column>
<column name="mul_28ns_92ns_120_1_1_U603">mul_28ns_92ns_120_1_1, 0, 10, 0, 140, 0</column>
<column name="mul_32ns_28ns_60_1_1_U604">mul_32ns_28ns_60_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_60ns_92_1_1_U605">mul_32ns_60ns_92_1_1, 0, 6, 0, 37, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add18_fu_234_p2">+, 0, 0, 39, 32, 32</column>
<column name="add23_fu_239_p2">+, 0, 0, 39, 32, 32</column>
<column name="add8_fu_210_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_fu_205_p2">+, 0, 0, 39, 32, 32</column>
<column name="ap_block_state4_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="C_blk_n">9, 2, 1, 2</column>
<column name="C_c47_blk_n">9, 2, 1, 2</column>
<column name="M_blk_n">9, 2, 1, 2</column>
<column name="M_c55_blk_n">9, 2, 1, 2</column>
<column name="N_blk_n">9, 2, 1, 2</column>
<column name="N_c50_blk_n">9, 2, 1, 2</column>
<column name="P_blk_n">9, 2, 1, 2</column>
<column name="P_c59_blk_n">9, 2, 1, 2</column>
<column name="R_blk_n">9, 2, 1, 2</column>
<column name="R_c45_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="conv3_samepad_write">9, 2, 1, 2</column>
<column name="conv_a_read">9, 2, 1, 2</column>
<column name="mode_blk_n">9, 2, 1, 2</column>
<column name="mode_c71_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="C_3_reg_264">32, 0, 32, 0</column>
<column name="P_3_reg_256">32, 0, 32, 0</column>
<column name="R_3_reg_270">32, 0, 32, 0</column>
<column name="add18_reg_298">32, 0, 32, 0</column>
<column name="add23_reg_303">32, 0, 32, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="bound17_reg_308">120, 0, 120, 0</column>
<column name="bound4_reg_292">92, 0, 92, 0</column>
<column name="bound_reg_287">60, 0, 60, 0</column>
<column name="div13_cast_reg_281">28, 0, 28, 0</column>
<column name="div_cast_reg_276">28, 0, 28, 0</column>
<column name="grp_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_fu_152_ap_start_reg">1, 0, 1, 0</column>
<column name="mode_3_reg_252">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Padding, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Padding, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Padding, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Padding, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Padding, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Padding, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Padding, return value</column>
<column name="conv_a_dout">in, 512, ap_fifo, conv_a, pointer</column>
<column name="conv_a_num_data_valid">in, 8, ap_fifo, conv_a, pointer</column>
<column name="conv_a_fifo_cap">in, 8, ap_fifo, conv_a, pointer</column>
<column name="conv_a_empty_n">in, 1, ap_fifo, conv_a, pointer</column>
<column name="conv_a_read">out, 1, ap_fifo, conv_a, pointer</column>
<column name="conv3_samepad_din">out, 512, ap_fifo, conv3_samepad, pointer</column>
<column name="conv3_samepad_num_data_valid">in, 4, ap_fifo, conv3_samepad, pointer</column>
<column name="conv3_samepad_fifo_cap">in, 4, ap_fifo, conv3_samepad, pointer</column>
<column name="conv3_samepad_full_n">in, 1, ap_fifo, conv3_samepad, pointer</column>
<column name="conv3_samepad_write">out, 1, ap_fifo, conv3_samepad, pointer</column>
<column name="R_dout">in, 32, ap_fifo, R, pointer</column>
<column name="R_num_data_valid">in, 3, ap_fifo, R, pointer</column>
<column name="R_fifo_cap">in, 3, ap_fifo, R, pointer</column>
<column name="R_empty_n">in, 1, ap_fifo, R, pointer</column>
<column name="R_read">out, 1, ap_fifo, R, pointer</column>
<column name="C_dout">in, 32, ap_fifo, C, pointer</column>
<column name="C_num_data_valid">in, 3, ap_fifo, C, pointer</column>
<column name="C_fifo_cap">in, 3, ap_fifo, C, pointer</column>
<column name="C_empty_n">in, 1, ap_fifo, C, pointer</column>
<column name="C_read">out, 1, ap_fifo, C, pointer</column>
<column name="N_dout">in, 32, ap_fifo, N, pointer</column>
<column name="N_num_data_valid">in, 3, ap_fifo, N, pointer</column>
<column name="N_fifo_cap">in, 3, ap_fifo, N, pointer</column>
<column name="N_empty_n">in, 1, ap_fifo, N, pointer</column>
<column name="N_read">out, 1, ap_fifo, N, pointer</column>
<column name="M_dout">in, 32, ap_fifo, M, pointer</column>
<column name="M_num_data_valid">in, 3, ap_fifo, M, pointer</column>
<column name="M_fifo_cap">in, 3, ap_fifo, M, pointer</column>
<column name="M_empty_n">in, 1, ap_fifo, M, pointer</column>
<column name="M_read">out, 1, ap_fifo, M, pointer</column>
<column name="P_dout">in, 32, ap_fifo, P, pointer</column>
<column name="P_num_data_valid">in, 3, ap_fifo, P, pointer</column>
<column name="P_fifo_cap">in, 3, ap_fifo, P, pointer</column>
<column name="P_empty_n">in, 1, ap_fifo, P, pointer</column>
<column name="P_read">out, 1, ap_fifo, P, pointer</column>
<column name="mode_dout">in, 1, ap_fifo, mode, pointer</column>
<column name="mode_num_data_valid">in, 3, ap_fifo, mode, pointer</column>
<column name="mode_fifo_cap">in, 3, ap_fifo, mode, pointer</column>
<column name="mode_empty_n">in, 1, ap_fifo, mode, pointer</column>
<column name="mode_read">out, 1, ap_fifo, mode, pointer</column>
<column name="R_c45_din">out, 32, ap_fifo, R_c45, pointer</column>
<column name="R_c45_num_data_valid">in, 3, ap_fifo, R_c45, pointer</column>
<column name="R_c45_fifo_cap">in, 3, ap_fifo, R_c45, pointer</column>
<column name="R_c45_full_n">in, 1, ap_fifo, R_c45, pointer</column>
<column name="R_c45_write">out, 1, ap_fifo, R_c45, pointer</column>
<column name="C_c47_din">out, 32, ap_fifo, C_c47, pointer</column>
<column name="C_c47_num_data_valid">in, 3, ap_fifo, C_c47, pointer</column>
<column name="C_c47_fifo_cap">in, 3, ap_fifo, C_c47, pointer</column>
<column name="C_c47_full_n">in, 1, ap_fifo, C_c47, pointer</column>
<column name="C_c47_write">out, 1, ap_fifo, C_c47, pointer</column>
<column name="N_c50_din">out, 32, ap_fifo, N_c50, pointer</column>
<column name="N_c50_num_data_valid">in, 3, ap_fifo, N_c50, pointer</column>
<column name="N_c50_fifo_cap">in, 3, ap_fifo, N_c50, pointer</column>
<column name="N_c50_full_n">in, 1, ap_fifo, N_c50, pointer</column>
<column name="N_c50_write">out, 1, ap_fifo, N_c50, pointer</column>
<column name="M_c55_din">out, 32, ap_fifo, M_c55, pointer</column>
<column name="M_c55_num_data_valid">in, 3, ap_fifo, M_c55, pointer</column>
<column name="M_c55_fifo_cap">in, 3, ap_fifo, M_c55, pointer</column>
<column name="M_c55_full_n">in, 1, ap_fifo, M_c55, pointer</column>
<column name="M_c55_write">out, 1, ap_fifo, M_c55, pointer</column>
<column name="P_c59_din">out, 32, ap_fifo, P_c59, pointer</column>
<column name="P_c59_num_data_valid">in, 3, ap_fifo, P_c59, pointer</column>
<column name="P_c59_fifo_cap">in, 3, ap_fifo, P_c59, pointer</column>
<column name="P_c59_full_n">in, 1, ap_fifo, P_c59, pointer</column>
<column name="P_c59_write">out, 1, ap_fifo, P_c59, pointer</column>
<column name="mode_c71_din">out, 1, ap_fifo, mode_c71, pointer</column>
<column name="mode_c71_num_data_valid">in, 3, ap_fifo, mode_c71, pointer</column>
<column name="mode_c71_fifo_cap">in, 3, ap_fifo, mode_c71, pointer</column>
<column name="mode_c71_full_n">in, 1, ap_fifo, mode_c71, pointer</column>
<column name="mode_c71_write">out, 1, ap_fifo, mode_c71, pointer</column>
</table>
</item>
</section>
</profile>
