\section{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions:\begin{CompactList}
\item\contentsline{section}{{\bf DRAMsimII::Address} (This class logically represents several interpretations of a memory address )}{\pageref{class_d_r_a_msim_i_i_1_1_address}}{}
\item\contentsline{section}{{\bf DRAMsimII::AMB} (Fully buffered DIMM advanced memory buffer )}{\pageref{class_d_r_a_msim_i_i_1_1_a_m_b}}{}
\item\contentsline{section}{{\bf DRAMsimII::Bank} (This class logically represents a bank )}{\pageref{class_d_r_a_msim_i_i_1_1_bank}}{}
\item\contentsline{section}{{\bf DRAMsimII::Channel} (DRAM channel, has individual timing parameters, ranks, banks, clock, etc )}{\pageref{class_d_r_a_msim_i_i_1_1_channel}}{}
\item\contentsline{section}{{\bf DRAMsimII::Command} (DRAM command from the memory controller to the DRAMs )}{\pageref{class_d_r_a_msim_i_i_1_1_command}}{}
\item\contentsline{section}{{\bf DRAMsimII::Event} (Pending event queue )}{\pageref{class_d_r_a_msim_i_i_1_1_event}}{}
\item\contentsline{section}{{\bf DRAMsimII::fbdChannel} (Fully buffered DIMM channel )}{\pageref{class_d_r_a_msim_i_i_1_1fbd_channel}}{}
\item\contentsline{section}{{\bf DRAMsimII::fbdFrame} (Fully buffered DIMM frame, containing 3x commands or 1x command + 1x data )}{\pageref{class_d_r_a_msim_i_i_1_1fbd_frame}}{}
\item\contentsline{section}{{\bf DRAMsimII::fbdSystem} (Specialty type of dramSystem )}{\pageref{class_d_r_a_msim_i_i_1_1fbd_system}}{}
\item\contentsline{section}{{\bf DRAMsimII::InputStream} (Creates transactions in standalone mode, whether random or from a trace file )}{\pageref{class_d_r_a_msim_i_i_1_1_input_stream}}{}
\item\contentsline{section}{{\bf M5dramSystem} (Wrapper class to allow M5 to work with DRAMsimII )}{\pageref{class_m5dram_system}}{}
\item\contentsline{section}{{\bf DRAMsimII::PowerConfig} (Stores power configuration parameters for this DRAM system necessary to calculate power consumed )}{\pageref{class_d_r_a_msim_i_i_1_1_power_config}}{}
\item\contentsline{section}{{\bf DRAMsimII::Queue$<$ T $>$} (\doxyref{Queue}{p.}{class_d_r_a_msim_i_i_1_1_queue} template class, rhs circular queue )}{\pageref{class_d_r_a_msim_i_i_1_1_queue}}{}
\item\contentsline{section}{{\bf DRAMsimII::Rank} (Logical rank and associated statistics )}{\pageref{class_d_r_a_msim_i_i_1_1_rank}}{}
\item\contentsline{section}{{\bf DRAMsimII::Settings} (Stores the settings to be used to initialize a dramSystem object )}{\pageref{class_d_r_a_msim_i_i_1_1_settings}}{}
\item\contentsline{section}{{\bf DRAMsimII::SimulationParameters} (Parameters for the simulation, including where the requests come from and how many requests to simulate )}{\pageref{class_d_r_a_msim_i_i_1_1_simulation_parameters}}{}
\item\contentsline{section}{{\bf DRAMsimII::Statistics} (Stores statistics about this memory system, primarily relating to counts of transactions/commands )}{\pageref{class_d_r_a_msim_i_i_1_1_statistics}}{}
\item\contentsline{section}{{\bf DRAMsimII::System} (DRAM system, the memory controller(s) and associated channels )}{\pageref{class_d_r_a_msim_i_i_1_1_system}}{}
\item\contentsline{section}{{\bf DRAMsimII::SystemConfiguration} (Stores the system configuration options for a dramSystem )}{\pageref{class_d_r_a_msim_i_i_1_1_system_configuration}}{}
\item\contentsline{section}{{\bf DRAMsimII::TimingSpecification} (All the specs for this channel's DIMMs )}{\pageref{class_d_r_a_msim_i_i_1_1_timing_specification}}{}
\item\contentsline{section}{{\bf DRAMsimII::Transaction} (Request to read or write some portion of memory, atomically )}{\pageref{class_d_r_a_msim_i_i_1_1_transaction}}{}
\end{CompactList}
