 
****************************************
Report : qor
Design : top
Version: T-2022.03-SP3
Date   : Tue Mar 28 18:15:02 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              43.00
  Critical Path Length:       1200.40
  Critical Path Slack:         799.49
  Critical Path Clk Period:   2000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              24596
  Buf/Inv Cell Count:            9414
  Buf Cell Count:                   4
  Inv Cell Count:                9410
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     23000
  Sequential Cell Count:         1596
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2040.966701
  Noncombinational Area:   465.393582
  Buf/Inv Area:            411.826685
  Total Buffer Area:             0.23
  Total Inverter Area:         411.59
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              2506.360284
  Design Area:            2506.360284


  Design Rules
  -----------------------------------
  Total Number of Nets:         29226
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-158

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.03
  Logic Optimization:                  7.29
  Mapping Optimization:               12.03
  -----------------------------------------
  Overall Compile Time:               22.79
  Overall Compile Wall Clock Time:    11.95

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
