/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/modules/NBitRegister.v {1 {vlog -work simulation/work -stats=none /home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/modules/NBitRegister.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module NBitRegister

Top level modules:
	NBitRegister

} {} {}} /home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/modules/AddressDecoder.v {1 {vlog -work simulation/work -stats=none /home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/modules/AddressDecoder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module AddressDecoder

Top level modules:
	AddressDecoder

} {} {}} /home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/modules/NBitMWideRegisterFile.v {1 {vlog -work simulation/work -stats=none /home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/modules/NBitMWideRegisterFile.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module NBitMWideRegisterFile

Top level modules:
	NBitMWideRegisterFile

} {} {}}
