$comment
	File created using the following command:
		vcd file LRS.msim.vcd -direction
$end
$date
	Sat May 18 22:18:35 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module LRS_vlg_vec_tst $end
$var reg 4 ! Input [3:0] $end
$var wire 1 " Output [3] $end
$var wire 1 # Output [2] $end
$var wire 1 $ Output [1] $end
$var wire 1 % Output [0] $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - Input[0]~input_o $end
$var wire 1 . Output[0]~output_o $end
$var wire 1 / Output[1]~output_o $end
$var wire 1 0 Output[2]~output_o $end
$var wire 1 1 Output[3]~output_o $end
$var wire 1 2 Input[1]~input_o $end
$var wire 1 3 Input[2]~input_o $end
$var wire 1 4 Input[3]~input_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 !
1%
1$
0#
0"
x&
0'
1(
x)
1*
1+
1,
1-
1.
1/
00
01
12
13
04
$end
#50000
b1111 !
b1011 !
b1001 !
0&
02
03
14
0.
0/
10
0%
0$
1#
#100000
b1000 !
b1100 !
0-
1&
13
1/
1$
#200000
b100 !
b0 !
0&
03
04
0/
00
0$
0#
#250000
b1000 !
b1100 !
1&
13
14
1/
10
1$
1#
#300000
b1110 !
b1111 !
b111 !
b11 !
1-
0&
12
03
04
1.
0/
00
1%
0$
0#
#350000
b1 !
b1001 !
b1101 !
1&
02
13
14
0.
1/
10
0%
1$
1#
#400000
b1100 !
b1110 !
b110 !
b10 !
0-
0&
12
03
04
1.
0/
00
1%
0$
0#
#450000
b0 !
b1000 !
b1100 !
1&
02
13
14
0.
1/
10
0%
1$
1#
#500000
b1101 !
b101 !
1-
0&
04
00
0#
#550000
b1 !
b0 !
0-
1&
03
0/
0$
#600000
b1000 !
b1100 !
0&
13
14
1/
10
1$
1#
#650000
b1110 !
b1111 !
b1011 !
1-
1&
12
03
1.
0/
1%
0$
#700000
b1010 !
0-
0&
#750000
b1110 !
b1111 !
1-
1&
13
1/
1$
#800000
b1101 !
b1001 !
b1000 !
0-
0&
02
03
0.
0/
0%
0$
#850000
b0 !
b100 !
b101 !
1-
1&
13
04
1/
00
1$
0#
#950000
b1101 !
0&
14
10
1#
#1000000
