Protel Design System Design Rule Check
PCB File : D:\DRC2019-Hardware\Altium\Main PCB\MainPCB.PcbDoc
Date     : 14/05/2019
Time     : 10:59:56 PM

Processing Rule : Clearance Constraint (Gap=0.16mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.16mm) (Max=0.5mm) (Preferred=0.25mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.16mm) (Max=0.16mm) (Preferred=0.16mm) (InDifferentialPairClass('DIFF'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.5mm) (Conductor Width=0.5mm) (Air Gap=0.25mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-10(68.333mm,32.643mm) on Top Layer And Pad J5-8(67.733mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-100(98.933mm,32.643mm) on Top Layer And Pad J5-98(98.333mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-101(99.383mm,24.443mm) on Top Layer And Pad J5-103(99.983mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-104(100.133mm,32.643mm) on Top Layer And Pad J5-106(100.733mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-107(101.183mm,24.443mm) on Top Layer And Pad J5-109(101.783mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-11(68.783mm,24.443mm) on Top Layer And Pad J5-13(69.383mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-11(68.783mm,24.443mm) on Top Layer And Pad J5-9(68.183mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-110(101.933mm,32.643mm) on Top Layer And Pad J5-112(102.533mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-113(102.983mm,24.443mm) on Top Layer And Pad J5-115(103.583mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-116(103.733mm,32.643mm) on Top Layer And Pad J5-118(104.333mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-119(104.783mm,24.443mm) on Top Layer And Pad J5-121(105.383mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-12(68.933mm,32.643mm) on Top Layer And Pad J5-14(69.533mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-122(105.533mm,32.643mm) on Top Layer And Pad J5-124(106.133mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-125(106.583mm,24.443mm) on Top Layer And Pad J5-127(107.183mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-128(107.333mm,32.643mm) on Top Layer And Pad J5-130(107.933mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-131(108.383mm,24.443mm) on Top Layer And Pad J5-133(108.983mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-134(109.133mm,32.643mm) on Top Layer And Pad J5-136(109.733mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-137(110.183mm,24.443mm) on Top Layer And Pad J5-139(110.783mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-14(69.533mm,32.643mm) on Top Layer And Pad J5-16(70.133mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-140(110.933mm,32.643mm) on Top Layer And Pad J5-142(111.533mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-143(111.983mm,24.443mm) on Top Layer And Pad J5-145(112.583mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-146(112.733mm,32.643mm) on Top Layer And Pad J5-148(113.333mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-149(113.783mm,24.443mm) on Top Layer And Pad J5-151(114.383mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-15(69.983mm,24.443mm) on Top Layer And Pad J5-17(70.583mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-152(114.533mm,32.643mm) on Top Layer And Pad J5-154(115.133mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-155(115.583mm,24.443mm) on Top Layer And Pad J5-157(116.183mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-158(116.333mm,32.643mm) on Top Layer And Pad J5-160(116.933mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-161(117.383mm,24.443mm) on Top Layer And Pad J5-163(117.983mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-164(118.133mm,32.643mm) on Top Layer And Pad J5-166(118.733mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-167(119.183mm,24.443mm) on Top Layer And Pad J5-169(119.783mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-17(70.583mm,24.443mm) on Top Layer And Pad J5-19(71.183mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-170(119.933mm,32.643mm) on Top Layer And Pad J5-172(120.533mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-173(120.983mm,24.443mm) on Top Layer And Pad J5-175(121.583mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-176(121.733mm,32.643mm) on Top Layer And Pad J5-178(122.333mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-179(122.783mm,24.443mm) on Top Layer And Pad J5-181(123.383mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-18(70.733mm,32.643mm) on Top Layer And Pad J5-20(71.333mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-182(123.533mm,32.643mm) on Top Layer And Pad J5-184(124.133mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-185(124.583mm,24.443mm) on Top Layer And Pad J5-187(125.183mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-188(125.333mm,32.643mm) on Top Layer And Pad J5-190(125.933mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-191(126.383mm,24.443mm) on Top Layer And Pad J5-193(126.983mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-194(127.133mm,32.643mm) on Top Layer And Pad J5-196(127.733mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-197(128.183mm,24.443mm) on Top Layer And Pad J5-199(128.783mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-2(65.933mm,32.643mm) on Top Layer And Pad J5-4(66.533mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-20(71.333mm,32.643mm) on Top Layer And Pad J5-22(71.933mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-21(71.783mm,24.443mm) on Top Layer And Pad J5-23(72.383mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-23(72.383mm,24.443mm) on Top Layer And Pad J5-25(72.983mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-24(72.533mm,32.643mm) on Top Layer And Pad J5-26(73.133mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-26(73.133mm,32.643mm) on Top Layer And Pad J5-28(73.733mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-27(73.583mm,24.443mm) on Top Layer And Pad J5-29(74.183mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-29(74.183mm,24.443mm) on Top Layer And Pad J5-31(74.783mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-3(66.383mm,24.443mm) on Top Layer And Pad J5-5(66.983mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-30(74.333mm,32.643mm) on Top Layer And Pad J5-32(74.933mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-32(74.933mm,32.643mm) on Top Layer And Pad J5-34(75.533mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-33(75.383mm,24.443mm) on Top Layer And Pad J5-35(75.983mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-35(75.983mm,24.443mm) on Top Layer And Pad J5-37(76.583mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-36(76.133mm,32.643mm) on Top Layer And Pad J5-38(76.733mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-38(76.733mm,32.643mm) on Top Layer And Pad J5-40(77.333mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-41(81.383mm,24.443mm) on Top Layer And Pad J5-43(81.983mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-42(81.533mm,32.643mm) on Top Layer And Pad J5-44(82.133mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-44(82.133mm,32.643mm) on Top Layer And Pad J5-46(82.733mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-45(82.583mm,24.443mm) on Top Layer And Pad J5-47(83.183mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-47(83.183mm,24.443mm) on Top Layer And Pad J5-49(83.783mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-48(83.333mm,32.643mm) on Top Layer And Pad J5-50(83.933mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-5(66.983mm,24.443mm) on Top Layer And Pad J5-7(67.583mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-50(83.933mm,32.643mm) on Top Layer And Pad J5-52(84.533mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-51(84.383mm,24.443mm) on Top Layer And Pad J5-53(84.983mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-53(84.983mm,24.443mm) on Top Layer And Pad J5-55(85.583mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-54(85.133mm,32.643mm) on Top Layer And Pad J5-56(85.733mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-56(85.733mm,32.643mm) on Top Layer And Pad J5-58(86.333mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-57(86.183mm,24.443mm) on Top Layer And Pad J5-59(86.783mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-59(86.783mm,24.443mm) on Top Layer And Pad J5-61(87.383mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-6(67.133mm,32.643mm) on Top Layer And Pad J5-8(67.733mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-60(86.933mm,32.643mm) on Top Layer And Pad J5-62(87.533mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-62(87.533mm,32.643mm) on Top Layer And Pad J5-64(88.133mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-63(87.983mm,24.443mm) on Top Layer And Pad J5-65(88.583mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-65(88.583mm,24.443mm) on Top Layer And Pad J5-67(89.183mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-66(88.733mm,32.643mm) on Top Layer And Pad J5-68(89.333mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-68(89.333mm,32.643mm) on Top Layer And Pad J5-70(89.933mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-69(89.783mm,24.443mm) on Top Layer And Pad J5-71(90.383mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-71(90.383mm,24.443mm) on Top Layer And Pad J5-73(90.983mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-72(90.533mm,32.643mm) on Top Layer And Pad J5-74(91.133mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-74(91.133mm,32.643mm) on Top Layer And Pad J5-76(91.733mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-75(91.583mm,24.443mm) on Top Layer And Pad J5-77(92.183mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-77(92.183mm,24.443mm) on Top Layer And Pad J5-79(92.783mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-78(92.333mm,32.643mm) on Top Layer And Pad J5-80(92.933mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-80(92.933mm,32.643mm) on Top Layer And Pad J5-82(93.533mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-81(93.383mm,24.443mm) on Top Layer And Pad J5-83(93.983mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-83(93.983mm,24.443mm) on Top Layer And Pad J5-85(94.583mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-84(94.133mm,32.643mm) on Top Layer And Pad J5-86(94.733mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-86(94.733mm,32.643mm) on Top Layer And Pad J5-88(95.333mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-87(95.183mm,24.443mm) on Top Layer And Pad J5-89(95.783mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-89(95.783mm,24.443mm) on Top Layer And Pad J5-91(96.383mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-92(96.533mm,32.643mm) on Top Layer And Pad J5-94(97.133mm,32.643mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J5-95(97.583mm,24.443mm) on Top Layer And Pad J5-97(98.183mm,24.443mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad J6-0(84.95mm,17.75mm) on Top Layer And Pad J6-22(84.85mm,16.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad J6-0(87.65mm,5.25mm) on Top Layer And Pad J6-1(87.75mm,6.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-1(53.905mm,8.99mm) on Top Layer And Pad U1-2(53.905mm,10.26mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-10(53.905mm,20.42mm) on Top Layer And Pad U1-11(53.905mm,21.69mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-10(53.905mm,20.42mm) on Top Layer And Pad U1-9(53.905mm,19.15mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-11(53.905mm,21.69mm) on Top Layer And Pad U1-12(53.905mm,22.96mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-12(53.905mm,22.96mm) on Top Layer And Pad U1-13(53.905mm,24.23mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-13(53.905mm,24.23mm) on Top Layer And Pad U1-14(53.905mm,25.5mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-15(51.12mm,26.5mm) on Top Layer And Pad U1-16(49.85mm,26.5mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-16(49.85mm,26.5mm) on Top Layer And Pad U1-17(48.58mm,26.5mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-17(48.58mm,26.5mm) on Top Layer And Pad U1-18(47.31mm,26.5mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-18(47.31mm,26.5mm) on Top Layer And Pad U1-19(46.04mm,26.5mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-19(46.04mm,26.5mm) on Top Layer And Pad U1-20(44.77mm,26.5mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-2(53.905mm,10.26mm) on Top Layer And Pad U1-3(53.905mm,11.53mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-20(44.77mm,26.5mm) on Top Layer And Pad U1-21(43.5mm,26.5mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-21(43.5mm,26.5mm) on Top Layer And Pad U1-22(42.23mm,26.5mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-22(42.23mm,26.5mm) on Top Layer And Pad U1-23(40.96mm,26.5mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-23(40.96mm,26.5mm) on Top Layer And Pad U1-24(39.69mm,26.5mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-25(36.905mm,25.5mm) on Top Layer And Pad U1-26(36.905mm,24.23mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-26(36.905mm,24.23mm) on Top Layer And Pad U1-27(36.905mm,22.96mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-27(36.905mm,22.96mm) on Top Layer And Pad U1-28(36.905mm,21.69mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-28(36.905mm,21.69mm) on Top Layer And Pad U1-29(36.905mm,20.42mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-29(36.905mm,20.42mm) on Top Layer And Pad U1-30(36.905mm,19.15mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-3(53.905mm,11.53mm) on Top Layer And Pad U1-4(53.905mm,12.8mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-30(36.905mm,19.15mm) on Top Layer And Pad U1-31(36.905mm,17.88mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-31(36.905mm,17.88mm) on Top Layer And Pad U1-32(36.905mm,16.61mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-32(36.905mm,16.61mm) on Top Layer And Pad U1-33(36.905mm,15.34mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-33(36.905mm,15.34mm) on Top Layer And Pad U1-34(36.905mm,14.07mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-34(36.905mm,14.07mm) on Top Layer And Pad U1-35(36.905mm,12.8mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-35(36.905mm,12.8mm) on Top Layer And Pad U1-36(36.905mm,11.53mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-36(36.905mm,11.53mm) on Top Layer And Pad U1-37(36.905mm,10.26mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-37(36.905mm,10.26mm) on Top Layer And Pad U1-38(36.905mm,8.99mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-4(53.905mm,12.8mm) on Top Layer And Pad U1-5(53.905mm,14.07mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-5(53.905mm,14.07mm) on Top Layer And Pad U1-6(53.905mm,15.34mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-6(53.905mm,15.34mm) on Top Layer And Pad U1-7(53.905mm,16.61mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-7(53.905mm,16.61mm) on Top Layer And Pad U1-8(53.905mm,17.88mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-8(53.905mm,17.88mm) on Top Layer And Pad U1-9(53.905mm,19.15mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-1(9.164mm,39.923mm) on Top Layer And Pad U2-2(10.114mm,39.923mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-2(10.114mm,39.923mm) on Top Layer And Pad U2-3(11.064mm,39.923mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-4(11.064mm,42.293mm) on Top Layer And Pad U2-5(10.114mm,42.293mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-5(10.114mm,42.293mm) on Top Layer And Pad U2-6(9.164mm,42.293mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.254mm) Between Pad U3-1(10.789mm,14.093mm) on Top Layer And Pad U3-2(10.789mm,13.443mm) on Top Layer [Top Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.254mm) Between Pad U3-2(10.789mm,13.443mm) on Top Layer And Pad U3-3(10.789mm,12.793mm) on Top Layer [Top Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.254mm) Between Pad U3-3(10.789mm,12.793mm) on Top Layer And Pad U3-4(10.789mm,12.143mm) on Top Layer [Top Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.254mm) Between Pad U3-5(13.177mm,12.143mm) on Top Layer And Pad U3-6(13.177mm,12.793mm) on Top Layer [Top Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.254mm) Between Pad U3-6(13.177mm,12.793mm) on Top Layer And Pad U3-7(13.177mm,13.443mm) on Top Layer [Top Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.254mm) Between Pad U3-7(13.177mm,13.443mm) on Top Layer And Pad U3-8(13.177mm,14.093mm) on Top Layer [Top Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-1(38.532mm,40.898mm) on Top Layer And Pad U4-2(39.482mm,40.898mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-2(39.482mm,40.898mm) on Top Layer And Pad U4-3(40.432mm,40.898mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-4(40.432mm,43.268mm) on Top Layer And Pad U4-5(39.482mm,43.268mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-5(39.482mm,43.268mm) on Top Layer And Pad U4-6(38.532mm,43.268mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U5-1(8.732mm,27.848mm) on Top Layer And Pad U5-2(9.682mm,27.848mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U5-2(9.682mm,27.848mm) on Top Layer And Pad U5-3(10.632mm,27.848mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U5-4(10.632mm,30.218mm) on Top Layer And Pad U5-5(9.682mm,30.218mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U5-5(9.682mm,30.218mm) on Top Layer And Pad U5-6(8.732mm,30.218mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
Rule Violations :149

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Arc (38.518mm,39.834mm) on Top Overlay And Pad U4-1(38.532mm,40.898mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (65.633mm,23.043mm) on Top Overlay And Pad J5-1(65.783mm,24.443mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Arc (8.718mm,26.784mm) on Top Overlay And Pad U5-1(8.732mm,27.848mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Arc (9.15mm,38.859mm) on Top Overlay And Pad U2-1(9.164mm,39.923mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C1-1(76.3mm,12.15mm) on Top Layer And Track (75.65mm,11.2mm)(75.65mm,11.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C1-1(76.3mm,12.15mm) on Top Layer And Track (76.95mm,11.2mm)(76.95mm,11.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C1-2(76.3mm,10.65mm) on Top Layer And Track (75.65mm,11.2mm)(75.65mm,11.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C1-2(76.3mm,10.65mm) on Top Layer And Track (76.95mm,11.2mm)(76.95mm,11.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad C12-1(16.258mm,13.368mm) on Top Layer And Track (16.808mm,12.718mm)(17.208mm,12.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C12-1(16.258mm,13.368mm) on Top Layer And Track (16.808mm,14.018mm)(17.208mm,14.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad C12-2(17.758mm,13.368mm) on Top Layer And Track (16.808mm,12.718mm)(17.208mm,12.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad C12-2(17.758mm,13.368mm) on Top Layer And Track (16.808mm,14.018mm)(17.208mm,14.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad C13-1(12.807mm,29.808mm) on Top Layer And Text "C13" (14.1mm,30mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C13-1(12.807mm,29.808mm) on Top Layer And Track (12.157mm,28.858mm)(12.157mm,29.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C13-1(12.807mm,29.808mm) on Top Layer And Track (13.457mm,28.858mm)(13.457mm,29.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C13-2(12.807mm,28.308mm) on Top Layer And Track (12.157mm,28.858mm)(12.157mm,29.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C13-2(12.807mm,28.308mm) on Top Layer And Track (13.457mm,28.858mm)(13.457mm,29.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C17-1(134.358mm,33.618mm) on Top Layer And Track (133.708mm,34.168mm)(133.708mm,34.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C17-1(134.358mm,33.618mm) on Top Layer And Track (135.008mm,34.168mm)(135.008mm,34.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C17-2(134.358mm,35.118mm) on Top Layer And Track (133.708mm,34.168mm)(133.708mm,34.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C17-2(134.358mm,35.118mm) on Top Layer And Track (135.008mm,34.168mm)(135.008mm,34.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad C19-1(128.608mm,21.643mm) on Top Layer And Track (129.158mm,20.993mm)(129.558mm,20.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C19-1(128.608mm,21.643mm) on Top Layer And Track (129.158mm,22.293mm)(129.558mm,22.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad C19-2(130.108mm,21.643mm) on Top Layer And Track (129.158mm,20.993mm)(129.558mm,20.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad C19-2(130.108mm,21.643mm) on Top Layer And Track (129.158mm,22.293mm)(129.558mm,22.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad C20-1(126.433mm,21.643mm) on Top Layer And Track (125.483mm,20.993mm)(125.883mm,20.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad C20-1(126.433mm,21.643mm) on Top Layer And Track (125.483mm,22.293mm)(125.883mm,22.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad C20-2(124.933mm,21.643mm) on Top Layer And Track (125.483mm,20.993mm)(125.883mm,20.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C20-2(124.933mm,21.643mm) on Top Layer And Track (125.483mm,22.293mm)(125.883mm,22.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C3-1(57.9mm,10.35mm) on Top Layer And Track (57.25mm,9.4mm)(57.25mm,9.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C3-1(57.9mm,10.35mm) on Top Layer And Track (58.55mm,9.4mm)(58.55mm,9.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C3-2(57.9mm,8.85mm) on Top Layer And Text "+" (59.2mm,8.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C3-2(57.9mm,8.85mm) on Top Layer And Track (57.25mm,9.4mm)(57.25mm,9.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C3-2(57.9mm,8.85mm) on Top Layer And Track (58.55mm,9.4mm)(58.55mm,9.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad C4-1(69.05mm,10mm) on Top Layer And Track (68.1mm,10.65mm)(68.5mm,10.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad C4-1(69.05mm,10mm) on Top Layer And Track (68.1mm,9.35mm)(68.5mm,9.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C4-2(67.55mm,10mm) on Top Layer And Track (68.1mm,10.65mm)(68.5mm,10.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad C4-2(67.55mm,10mm) on Top Layer And Track (68.1mm,9.35mm)(68.5mm,9.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C5-1(64.317mm,11.557mm) on Top Layer And Track (63.667mm,10.607mm)(63.667mm,11.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C5-1(64.317mm,11.557mm) on Top Layer And Track (64.967mm,10.607mm)(64.967mm,11.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C5-2(64.317mm,10.057mm) on Top Layer And Track (63.667mm,10.607mm)(63.667mm,11.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C5-2(64.317mm,10.057mm) on Top Layer And Track (64.967mm,10.607mm)(64.967mm,11.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C6-1(13.614mm,41.883mm) on Top Layer And Track (12.964mm,40.933mm)(12.964mm,41.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C6-1(13.614mm,41.883mm) on Top Layer And Track (14.264mm,40.933mm)(14.264mm,41.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C6-2(13.614mm,40.383mm) on Top Layer And Track (12.964mm,40.933mm)(12.964mm,41.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C6-2(13.614mm,40.383mm) on Top Layer And Track (14.264mm,40.933mm)(14.264mm,41.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C9-1(42.907mm,42.833mm) on Top Layer And Track (42.257mm,41.883mm)(42.257mm,42.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C9-1(42.907mm,42.833mm) on Top Layer And Track (43.557mm,41.883mm)(43.557mm,42.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C9-2(42.907mm,41.333mm) on Top Layer And Track (42.257mm,41.883mm)(42.257mm,42.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C9-2(42.907mm,41.333mm) on Top Layer And Track (43.557mm,41.883mm)(43.557mm,42.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J10-1(3.058mm,24.593mm) on Multi-Layer And Track (2.058mm,23.593mm)(2.058mm,25.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J10-1(3.058mm,24.593mm) on Multi-Layer And Track (2.058mm,23.593mm)(4.058mm,23.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J10-1(3.058mm,24.593mm) on Multi-Layer And Track (2.058mm,25.593mm)(4.058mm,25.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad J10-1(3.058mm,24.593mm) on Multi-Layer And Track (4.058mm,23.593mm)(4.058mm,25.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J10-2(3.058mm,26.593mm) on Multi-Layer And Track (2.058mm,25.593mm)(2.058mm,27.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J10-2(3.058mm,26.593mm) on Multi-Layer And Track (2.058mm,25.593mm)(4.058mm,25.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J10-2(3.058mm,26.593mm) on Multi-Layer And Track (2.058mm,27.593mm)(4.058mm,27.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad J10-2(3.058mm,26.593mm) on Multi-Layer And Track (4.058mm,25.593mm)(4.058mm,27.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J4-1(3.058mm,19.943mm) on Multi-Layer And Track (2.058mm,18.943mm)(2.058mm,20.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J4-1(3.058mm,19.943mm) on Multi-Layer And Track (2.058mm,18.943mm)(4.058mm,18.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J4-1(3.058mm,19.943mm) on Multi-Layer And Track (2.058mm,20.943mm)(4.058mm,20.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad J4-1(3.058mm,19.943mm) on Multi-Layer And Track (4.058mm,18.943mm)(4.058mm,20.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J4-2(3.058mm,17.943mm) on Multi-Layer And Track (2.058mm,16.943mm)(2.058mm,18.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J4-2(3.058mm,17.943mm) on Multi-Layer And Track (2.058mm,16.943mm)(4.058mm,16.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J4-2(3.058mm,17.943mm) on Multi-Layer And Track (2.058mm,18.943mm)(4.058mm,18.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad J4-2(3.058mm,17.943mm) on Multi-Layer And Track (4.058mm,16.943mm)(4.058mm,18.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad J5-39(77.183mm,24.443mm) on Top Layer And Track (77.633mm,23.543mm)(80.923mm,23.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad J5-40(77.333mm,32.643mm) on Top Layer And Track (77.633mm,32.243mm)(80.923mm,32.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad J5-41(81.383mm,24.443mm) on Top Layer And Track (77.633mm,23.543mm)(80.923mm,23.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad J7-0(110.783mm,6.893mm) on Multi-Layer And Track (108.783mm,7.893mm)(110.033mm,7.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad J7-0(110.783mm,6.893mm) on Multi-Layer And Track (111.033mm,3.143mm)(111.033mm,5.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad J7-0(111.383mm,1.993mm) on Multi-Layer And Track (111.033mm,3.143mm)(111.033mm,5.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad J7-0(95.683mm,1.993mm) on Multi-Layer And Track (96.033mm,3.143mm)(96.033mm,5.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad J7-0(96.283mm,6.893mm) on Multi-Layer And Track (96.033mm,3.143mm)(96.033mm,5.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad J7-0(96.283mm,6.893mm) on Multi-Layer And Track (97.033mm,7.893mm)(98.783mm,7.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J7-1(108.283mm,7.893mm) on Top Layer And Track (108.783mm,7.893mm)(110.033mm,7.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J7-19(99.283mm,7.893mm) on Top Layer And Track (97.033mm,7.893mm)(98.783mm,7.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad J8-SH1(132.653mm,9.268mm) on Multi-Layer And Track (119.583mm,11.118mm)(132.583mm,11.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J8-SH1(132.653mm,9.268mm) on Multi-Layer And Track (132.583mm,5.318mm)(132.583mm,7.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad J8-SH2(119.513mm,9.268mm) on Multi-Layer And Track (119.583mm,11.118mm)(132.583mm,11.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad J8-SH2(119.513mm,9.268mm) on Multi-Layer And Track (119.583mm,5.318mm)(119.583mm,7.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J9-1(3.058mm,14.143mm) on Multi-Layer And Track (2.058mm,13.143mm)(2.058mm,15.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J9-1(3.058mm,14.143mm) on Multi-Layer And Track (2.058mm,13.143mm)(4.058mm,13.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J9-1(3.058mm,14.143mm) on Multi-Layer And Track (2.058mm,15.143mm)(4.058mm,15.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad J9-1(3.058mm,14.143mm) on Multi-Layer And Track (4.058mm,13.143mm)(4.058mm,15.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J9-2(3.058mm,12.143mm) on Multi-Layer And Track (2.058mm,11.143mm)(2.058mm,13.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J9-2(3.058mm,12.143mm) on Multi-Layer And Track (2.058mm,11.143mm)(4.058mm,11.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J9-2(3.058mm,12.143mm) on Multi-Layer And Track (2.058mm,13.143mm)(4.058mm,13.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad J9-2(3.058mm,12.143mm) on Multi-Layer And Track (4.058mm,11.143mm)(4.058mm,13.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad L1-1(15.689mm,40.383mm) on Top Layer And Track (15.589mm,37.383mm)(15.589mm,38.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad L1-1(15.689mm,40.383mm) on Top Layer And Track (15.589mm,42.383mm)(15.589mm,43.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad L1-2(21.489mm,40.383mm) on Top Layer And Track (21.589mm,37.383mm)(21.589mm,38.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad L1-2(21.489mm,40.383mm) on Top Layer And Track (21.589mm,42.383mm)(21.589mm,43.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad L2-1(45.432mm,41.333mm) on Top Layer And Track (45.332mm,38.333mm)(45.332mm,39.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad L2-1(45.432mm,41.333mm) on Top Layer And Track (45.332mm,43.333mm)(45.332mm,44.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad L2-2(51.232mm,41.333mm) on Top Layer And Text "C11" (53.182mm,40.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad L2-2(51.232mm,41.333mm) on Top Layer And Track (51.332mm,38.333mm)(51.332mm,39.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad L2-2(51.232mm,41.333mm) on Top Layer And Track (51.332mm,43.333mm)(51.332mm,44.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad L3-1(15.257mm,28.333mm) on Top Layer And Text "C13" (14.1mm,30mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad L3-1(15.257mm,28.333mm) on Top Layer And Track (15.157mm,25.333mm)(15.157mm,26.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad L3-1(15.257mm,28.333mm) on Top Layer And Track (15.157mm,30.333mm)(15.157mm,31.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad L3-2(21.057mm,28.333mm) on Top Layer And Track (21.157mm,25.333mm)(21.157mm,26.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad L3-2(21.057mm,28.333mm) on Top Layer And Track (21.157mm,30.333mm)(21.157mm,31.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad LED1-A(34.567mm,19.102mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad LED1-A(34.567mm,19.102mm) on Top Layer And Text "LED1" (32.6mm,17.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad LED1-K(33.067mm,19.102mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad LED1-K(33.067mm,19.102mm) on Top Layer And Text "LED1" (32.6mm,17.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad LED2-A(34.567mm,20.372mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad LED2-A(34.567mm,20.372mm) on Top Layer And Text "LED2" (32.5mm,21.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad LED2-K(33.067mm,20.372mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad LED2-K(33.067mm,20.372mm) on Top Layer And Text "LED2" (32.5mm,21.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q1-1(6.958mm,17.293mm) on Top Layer And Track (7.658mm,17.493mm)(8.158mm,17.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q1-2(8.858mm,17.293mm) on Top Layer And Track (7.658mm,17.493mm)(8.158mm,17.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad Q1-3(7.908mm,19.393mm) on Top Layer And Text "Q1" (6.3mm,19.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q2-1(98.258mm,19.593mm) on Top Layer And Track (97.058mm,19.393mm)(97.558mm,19.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q2-2(96.358mm,19.593mm) on Top Layer And Track (97.058mm,19.393mm)(97.558mm,19.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R10-1(10.682mm,45.95mm) on Top Layer And Track (10.032mm,45mm)(10.032mm,45.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R10-1(10.682mm,45.95mm) on Top Layer And Track (11.332mm,45mm)(11.332mm,45.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R10-2(10.682mm,44.45mm) on Top Layer And Track (10.032mm,45mm)(10.032mm,45.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-2(10.682mm,44.45mm) on Top Layer And Track (11.332mm,45mm)(11.332mm,45.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R1-1(74.708mm,12.15mm) on Top Layer And Track (74.058mm,11.2mm)(74.058mm,11.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R1-1(74.708mm,12.15mm) on Top Layer And Track (75.358mm,11.2mm)(75.358mm,11.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad R11-1(12.008mm,17.268mm) on Top Layer And Track (11.058mm,16.618mm)(11.458mm,16.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad R11-1(12.008mm,17.268mm) on Top Layer And Track (11.058mm,17.918mm)(11.458mm,17.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad R11-2(10.508mm,17.268mm) on Top Layer And Text "*" (10.535mm,15.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R11-2(10.508mm,17.268mm) on Top Layer And Track (11.058mm,16.618mm)(11.458mm,16.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R11-2(10.508mm,17.268mm) on Top Layer And Track (11.058mm,17.918mm)(11.458mm,17.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R1-2(74.708mm,10.65mm) on Top Layer And Track (74.058mm,11.2mm)(74.058mm,11.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R1-2(74.708mm,10.65mm) on Top Layer And Track (75.358mm,11.2mm)(75.358mm,11.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad R12-1(12.033mm,19.018mm) on Top Layer And Track (11.083mm,18.368mm)(11.483mm,18.368mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad R12-1(12.033mm,19.018mm) on Top Layer And Track (11.083mm,19.668mm)(11.483mm,19.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R12-2(10.533mm,19.018mm) on Top Layer And Track (11.083mm,18.368mm)(11.483mm,18.368mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R12-2(10.533mm,19.018mm) on Top Layer And Track (11.083mm,19.668mm)(11.483mm,19.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad R13-1(36.582mm,40.883mm) on Top Layer And Text "U4" (38.007mm,39.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R13-1(36.582mm,40.883mm) on Top Layer And Track (35.932mm,41.433mm)(35.932mm,41.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R13-1(36.582mm,40.883mm) on Top Layer And Track (37.232mm,41.433mm)(37.232mm,41.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R13-2(36.582mm,42.383mm) on Top Layer And Track (35.932mm,41.433mm)(35.932mm,41.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R13-2(36.582mm,42.383mm) on Top Layer And Track (37.232mm,41.433mm)(37.232mm,41.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R14-1(41.622mm,45.45mm) on Top Layer And Track (40.972mm,46mm)(40.972mm,46.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R14-1(41.622mm,45.45mm) on Top Layer And Track (42.272mm,46mm)(42.272mm,46.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R14-2(41.622mm,46.95mm) on Top Layer And Track (40.972mm,46mm)(40.972mm,46.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R14-2(41.622mm,46.95mm) on Top Layer And Track (42.272mm,46mm)(42.272mm,46.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R15-1(38.532mm,45.45mm) on Top Layer And Track (37.882mm,46mm)(37.882mm,46.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R15-1(38.532mm,45.45mm) on Top Layer And Track (39.182mm,46mm)(39.182mm,46.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R15-2(38.532mm,46.95mm) on Top Layer And Track (37.882mm,46mm)(37.882mm,46.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R15-2(38.532mm,46.95mm) on Top Layer And Track (39.182mm,46mm)(39.182mm,46.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R16-1(40.092mm,46.95mm) on Top Layer And Track (39.442mm,46mm)(39.442mm,46.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R16-1(40.092mm,46.95mm) on Top Layer And Track (40.742mm,46mm)(40.742mm,46.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R16-2(40.092mm,45.45mm) on Top Layer And Track (39.442mm,46mm)(39.442mm,46.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R16-2(40.092mm,45.45mm) on Top Layer And Track (40.742mm,46mm)(40.742mm,46.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R17-1(6.657mm,27.858mm) on Top Layer And Track (6.007mm,28.408mm)(6.007mm,28.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R17-1(6.657mm,27.858mm) on Top Layer And Track (7.307mm,28.408mm)(7.307mm,28.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R17-2(6.657mm,29.358mm) on Top Layer And Track (6.007mm,28.408mm)(6.007mm,28.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R17-2(6.657mm,29.358mm) on Top Layer And Track (7.307mm,28.408mm)(7.307mm,28.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R18-1(11.9mm,32.35mm) on Top Layer And Track (11.25mm,32.9mm)(11.25mm,33.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R18-1(11.9mm,32.35mm) on Top Layer And Track (12.55mm,32.9mm)(12.55mm,33.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R18-2(11.9mm,33.85mm) on Top Layer And Track (11.25mm,32.9mm)(11.25mm,33.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R18-2(11.9mm,33.85mm) on Top Layer And Track (12.55mm,32.9mm)(12.55mm,33.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R19-1(8.782mm,32.358mm) on Top Layer And Track (8.132mm,32.908mm)(8.132mm,33.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R19-1(8.782mm,32.358mm) on Top Layer And Track (9.432mm,32.908mm)(9.432mm,33.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R19-2(8.782mm,33.858mm) on Top Layer And Track (8.132mm,32.908mm)(8.132mm,33.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R19-2(8.782mm,33.858mm) on Top Layer And Track (9.432mm,32.908mm)(9.432mm,33.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R20-1(10.312mm,33.85mm) on Top Layer And Track (10.962mm,32.9mm)(10.962mm,33.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R20-1(10.312mm,33.85mm) on Top Layer And Track (9.662mm,32.9mm)(9.662mm,33.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R20-2(10.312mm,32.35mm) on Top Layer And Track (10.962mm,32.9mm)(10.962mm,33.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R20-2(10.312mm,32.35mm) on Top Layer And Track (9.662mm,32.9mm)(9.662mm,33.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad R2-1(67.517mm,11.635mm) on Top Layer And Track (66.567mm,10.985mm)(66.967mm,10.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad R2-1(67.517mm,11.635mm) on Top Layer And Track (66.567mm,12.285mm)(66.967mm,12.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R21-1(95.783mm,15.818mm) on Top Layer And Track (96.333mm,15.168mm)(96.733mm,15.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R21-1(95.783mm,15.818mm) on Top Layer And Track (96.333mm,16.468mm)(96.733mm,16.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad R21-2(97.283mm,15.818mm) on Top Layer And Track (96.333mm,15.168mm)(96.733mm,15.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad R21-2(97.283mm,15.818mm) on Top Layer And Track (96.333mm,16.468mm)(96.733mm,16.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R2-2(66.017mm,11.635mm) on Top Layer And Track (66.567mm,10.985mm)(66.967mm,10.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R2-2(66.017mm,11.635mm) on Top Layer And Track (66.567mm,12.285mm)(66.967mm,12.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R3-1(62.717mm,10.057mm) on Top Layer And Track (62.067mm,10.607mm)(62.067mm,11.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R3-1(62.717mm,10.057mm) on Top Layer And Track (63.367mm,10.607mm)(63.367mm,11.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R3-2(62.717mm,11.557mm) on Top Layer And Track (62.067mm,10.607mm)(62.067mm,11.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R3-2(62.717mm,11.557mm) on Top Layer And Track (63.367mm,10.607mm)(63.367mm,11.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R4-1(73.133mm,12.15mm) on Top Layer And Track (72.483mm,11.2mm)(72.483mm,11.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R4-1(73.133mm,12.15mm) on Top Layer And Track (73.783mm,11.2mm)(73.783mm,11.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R4-2(73.133mm,10.65mm) on Top Layer And Track (72.483mm,11.2mm)(72.483mm,11.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R4-2(73.133mm,10.65mm) on Top Layer And Track (73.783mm,11.2mm)(73.783mm,11.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad R5-1(30.767mm,19.002mm) on Top Layer And Track (29.817mm,18.352mm)(30.217mm,18.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad R5-1(30.767mm,19.002mm) on Top Layer And Track (29.817mm,19.652mm)(30.217mm,19.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R5-2(29.267mm,19.002mm) on Top Layer And Track (29.817mm,18.352mm)(30.217mm,18.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R5-2(29.267mm,19.002mm) on Top Layer And Track (29.817mm,19.652mm)(30.217mm,19.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad R6-1(30.767mm,20.545mm) on Top Layer And Track (29.817mm,19.895mm)(30.217mm,19.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad R6-1(30.767mm,20.545mm) on Top Layer And Track (29.817mm,21.195mm)(30.217mm,21.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R6-2(29.267mm,20.545mm) on Top Layer And Track (29.817mm,19.895mm)(30.217mm,19.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R6-2(29.267mm,20.545mm) on Top Layer And Track (29.817mm,21.195mm)(30.217mm,21.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad R7-1(7.189mm,39.908mm) on Top Layer And Text "U2" (8.639mm,38.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R7-1(7.189mm,39.908mm) on Top Layer And Track (6.539mm,40.458mm)(6.539mm,40.858mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R7-1(7.189mm,39.908mm) on Top Layer And Track (7.839mm,40.458mm)(7.839mm,40.858mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R7-2(7.189mm,41.408mm) on Top Layer And Track (6.539mm,40.458mm)(6.539mm,40.858mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R7-2(7.189mm,41.408mm) on Top Layer And Track (7.839mm,40.458mm)(7.839mm,40.858mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R8-1(12.264mm,44.45mm) on Top Layer And Track (11.614mm,45mm)(11.614mm,45.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R8-1(12.264mm,44.45mm) on Top Layer And Track (12.914mm,45mm)(12.914mm,45.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R8-2(12.264mm,45.95mm) on Top Layer And Track (11.614mm,45mm)(11.614mm,45.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R8-2(12.264mm,45.95mm) on Top Layer And Track (12.914mm,45mm)(12.914mm,45.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R9-1(9.164mm,44.45mm) on Top Layer And Track (8.514mm,45mm)(8.514mm,45.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R9-1(9.164mm,44.45mm) on Top Layer And Track (9.814mm,45mm)(9.814mm,45.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R9-2(9.164mm,45.95mm) on Top Layer And Track (8.514mm,45mm)(8.514mm,45.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R9-2(9.164mm,45.95mm) on Top Layer And Track (9.814mm,45mm)(9.814mm,45.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad U1-1(53.905mm,8.99mm) on Top Layer And Track (54.405mm,1.5mm)(54.405mm,8.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U1-14(53.905mm,25.5mm) on Top Layer And Track (54.405mm,26.25mm)(54.405mm,27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U1-25(36.905mm,25.5mm) on Top Layer And Track (36.405mm,26.25mm)(36.405mm,27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad U1-38(36.905mm,8.99mm) on Top Layer And Track (36.405mm,1.5mm)(36.405mm,8.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad U2-1(9.164mm,39.923mm) on Top Layer And Text "U2" (8.639mm,38.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad U4-1(38.532mm,40.898mm) on Top Layer And Text "U4" (38.007mm,39.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad U5-1(8.732mm,27.848mm) on Top Layer And Text "U5" (8.207mm,26.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
Rule Violations :210

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.196mm < 0.254mm) Between Text "*" (10.535mm,15.693mm) on Top Overlay And Track (11.058mm,16.618mm)(11.458mm,16.618mm) on Top Overlay Silk Text to Silk Clearance [0.196mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "+" (23.832mm,26.758mm) on Top Overlay And Track (23.732mm,27.258mm)(23.732mm,32.058mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "+" (23.832mm,26.758mm) on Top Overlay And Track (23.732mm,27.258mm)(26.332mm,27.258mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.167mm < 0.254mm) Between Text "+" (24.139mm,38.758mm) on Top Overlay And Text "C8" (23.839mm,39.483mm) on Top Overlay Silk Text to Silk Clearance [0.167mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "+" (24.139mm,38.758mm) on Top Overlay And Track (24.039mm,39.258mm)(24.039mm,44.058mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "+" (24.139mm,38.758mm) on Top Overlay And Track (24.039mm,39.258mm)(26.639mm,39.258mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "+" (36.932mm,38.408mm) on Top Overlay And Track (37.432mm,35.908mm)(37.432mm,38.508mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "+" (36.932mm,38.408mm) on Top Overlay And Track (37.432mm,38.508mm)(42.232mm,38.508mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "+" (53.532mm,39.733mm) on Top Overlay And Text "C11" (53.182mm,40.483mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "+" (53.532mm,39.733mm) on Top Overlay And Track (53.432mm,40.233mm)(53.432mm,45.033mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "+" (53.532mm,39.733mm) on Top Overlay And Track (53.432mm,40.233mm)(56.032mm,40.233mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "+" (59.2mm,8.63mm) on Top Overlay And Track (59.1mm,9.13mm)(59.1mm,13.93mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "+" (59.2mm,8.63mm) on Top Overlay And Track (59.1mm,9.13mm)(61.7mm,9.13mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "+" (7.082mm,25.008mm) on Top Overlay And Track (7.582mm,22.508mm)(7.582mm,25.108mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "+" (7.082mm,25.008mm) on Top Overlay And Track (7.582mm,25.108mm)(12.382mm,25.108mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "+" (7.589mm,37.408mm) on Top Overlay And Track (8.089mm,34.908mm)(8.089mm,37.508mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "+" (7.589mm,37.408mm) on Top Overlay And Track (8.089mm,37.508mm)(12.889mm,37.508mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "C10" (37.182mm,35.908mm) on Top Overlay And Track (37.432mm,35.908mm)(37.432mm,38.508mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.254mm) Between Text "C10" (37.182mm,35.908mm) on Top Overlay And Track (37.432mm,35.908mm)(42.232mm,35.908mm) on Top Overlay Silk Text to Silk Clearance [0.176mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "C11" (53.182mm,40.483mm) on Top Overlay And Track (53.432mm,40.233mm)(53.432mm,45.033mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.143mm < 0.254mm) Between Text "C14" (7.357mm,22.483mm) on Top Overlay And Track (7.582mm,22.508mm)(12.382mm,22.508mm) on Top Overlay Silk Text to Silk Clearance [0.143mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.254mm) Between Text "C14" (7.357mm,22.483mm) on Top Overlay And Track (7.582mm,22.508mm)(7.582mm,25.108mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (0.1mm < 0.254mm) Between Text "C15" (23.532mm,28.558mm) on Top Overlay And Track (23.732mm,27.258mm)(23.732mm,32.058mm) on Top Overlay Silk Text to Silk Clearance [0.1mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "C17" (135.983mm,33.568mm) on Top Overlay And Track (135.008mm,34.168mm)(135.008mm,34.568mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "C19" (130.208mm,20.668mm) on Top Overlay And Track (129.158mm,20.993mm)(129.558mm,20.993mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.254mm) Between Text "C2" (59.8mm,14.143mm) on Top Overlay And Track (59.1mm,13.93mm)(61.7mm,13.93mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "C2" (59.8mm,14.143mm) on Top Overlay And Track (59.36mm,15.13mm)(61.9mm,15.13mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "C20" (126.833mm,20.693mm) on Top Overlay And Track (125.483mm,20.993mm)(125.883mm,20.993mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.094mm < 0.254mm) Between Text "C4" (68.4mm,10.843mm) on Top Overlay And Track (68.1mm,10.65mm)(68.5mm,10.65mm) on Top Overlay Silk Text to Silk Clearance [0.094mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "C6" (12.714mm,40.583mm) on Top Overlay And Track (12.964mm,40.933mm)(12.964mm,41.333mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.101mm < 0.254mm) Between Text "C7" (7.889mm,34.808mm) on Top Overlay And Track (8.089mm,34.908mm)(12.889mm,34.908mm) on Top Overlay Silk Text to Silk Clearance [0.101mm]
   Violation between Silk To Silk Clearance Constraint: (0.1mm < 0.254mm) Between Text "C7" (7.889mm,34.808mm) on Top Overlay And Track (8.089mm,34.908mm)(8.089mm,37.508mm) on Top Overlay Silk Text to Silk Clearance [0.1mm]
   Violation between Silk To Silk Clearance Constraint: (0.1mm < 0.254mm) Between Text "C8" (23.839mm,39.483mm) on Top Overlay And Track (24.039mm,39.258mm)(24.039mm,44.058mm) on Top Overlay Silk Text to Silk Clearance [0.1mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "C9" (42.007mm,41.458mm) on Top Overlay And Track (42.257mm,41.883mm)(42.257mm,42.283mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "CR3" (98.7mm,12.037mm) on Top Overlay And Track (98.932mm,11.99mm)(98.932mm,13.997mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.254mm) Between Text "J10" (4.983mm,24.643mm) on Top Overlay And Track (2.058mm,25.593mm)(4.058mm,25.593mm) on Top Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (0.075mm < 0.254mm) Between Text "J10" (4.983mm,24.643mm) on Top Overlay And Track (4.058mm,23.593mm)(4.058mm,25.593mm) on Top Overlay Silk Text to Silk Clearance [0.075mm]
   Violation between Silk To Silk Clearance Constraint: (0.075mm < 0.254mm) Between Text "J10" (4.983mm,24.643mm) on Top Overlay And Track (4.058mm,25.593mm)(4.058mm,27.593mm) on Top Overlay Silk Text to Silk Clearance [0.075mm]
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.254mm) Between Text "J2" (56.617mm,15.7mm) on Top Overlay And Track (56.82mm,15.13mm)(56.82mm,17.67mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.254mm) Between Text "J3" (56.617mm,18.48mm) on Top Overlay And Track (56.82mm,17.83mm)(56.82mm,20.37mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "J4" (5.058mm,18.268mm) on Top Overlay And Track (2.058mm,18.943mm)(4.058mm,18.943mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "J4" (5.058mm,18.268mm) on Top Overlay And Track (4.058mm,16.943mm)(4.058mm,18.943mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "J4" (5.058mm,18.268mm) on Top Overlay And Track (4.058mm,18.943mm)(4.058mm,20.943mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "J9" (5.133mm,12.393mm) on Top Overlay And Track (2.058mm,13.143mm)(4.058mm,13.143mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "J9" (5.133mm,12.393mm) on Top Overlay And Track (4.058mm,11.143mm)(4.058mm,13.143mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "J9" (5.133mm,12.393mm) on Top Overlay And Track (4.058mm,13.143mm)(4.058mm,15.143mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "L1" (15.289mm,37.233mm) on Top Overlay And Track (15.589mm,37.383mm)(15.589mm,38.383mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "L1" (15.289mm,37.233mm) on Top Overlay And Track (15.589mm,37.383mm)(21.589mm,37.383mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.254mm) Between Text "L2" (44.957mm,37.733mm) on Top Overlay And Track (45.332mm,38.333mm)(45.332mm,39.333mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (0.211mm < 0.254mm) Between Text "L2" (44.957mm,37.733mm) on Top Overlay And Track (45.332mm,38.333mm)(51.332mm,38.333mm) on Top Overlay Silk Text to Silk Clearance [0.211mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "L3" (14.732mm,24.783mm) on Top Overlay And Track (15.157mm,25.333mm)(15.157mm,26.333mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.082mm < 0.254mm) Between Text "Q1" (6.3mm,19.2mm) on Top Overlay And Track (6.408mm,18.093mm)(6.408mm,19.018mm) on Top Overlay Silk Text to Silk Clearance [0.082mm]
   Violation between Silk To Silk Clearance Constraint: (0.082mm < 0.254mm) Between Text "Q1" (6.3mm,19.2mm) on Top Overlay And Track (6.408mm,19.018mm)(7.158mm,19.018mm) on Top Overlay Silk Text to Silk Clearance [0.082mm]
   Violation between Silk To Silk Clearance Constraint: (0.05mm < 0.254mm) Between Text "Q2" (95.658mm,17.818mm) on Top Overlay And Track (95.808mm,17.868mm)(95.808mm,18.793mm) on Top Overlay Silk Text to Silk Clearance [0.05mm]
   Violation between Silk To Silk Clearance Constraint: (0.064mm < 0.254mm) Between Text "Q2" (95.658mm,17.818mm) on Top Overlay And Track (95.808mm,17.868mm)(96.558mm,17.868mm) on Top Overlay Silk Text to Silk Clearance [0.064mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R10" (8.282mm,44.3mm) on Top Overlay And Text "R9" (7.282mm,44.592mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.254mm) Between Text "R10" (8.282mm,44.3mm) on Top Overlay And Track (8.514mm,45mm)(8.514mm,45.4mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R13" (35.632mm,40.733mm) on Top Overlay And Track (35.932mm,41.433mm)(35.932mm,41.833mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "R14" (43.2mm,45.45mm) on Top Overlay And Track (42.272mm,46mm)(42.272mm,46.4mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.092mm < 0.254mm) Between Text "R15" (36.8mm,45.417mm) on Top Overlay And Text "R16" (37.692mm,45.4mm) on Top Overlay Silk Text to Silk Clearance [0.092mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.254mm) Between Text "R16" (37.692mm,45.4mm) on Top Overlay And Track (37.882mm,46mm)(37.882mm,46.4mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.254mm) Between Text "R17" (5.782mm,27.823mm) on Top Overlay And Track (6.007mm,28.408mm)(6.007mm,28.808mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (0.057mm < 0.254mm) Between Text "R18" (13.407mm,32.35mm) on Top Overlay And Track (12.55mm,32.9mm)(12.55mm,33.3mm) on Top Overlay Silk Text to Silk Clearance [0.057mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R19" (6.9mm,32.3mm) on Top Overlay And Text "R20" (7.9mm,32.2mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "R2" (66.1mm,12.5mm) on Top Overlay And Track (66.567mm,12.285mm)(66.967mm,12.285mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.254mm) Between Text "R20" (7.9mm,32.2mm) on Top Overlay And Track (8.132mm,32.908mm)(8.132mm,33.308mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "R21" (95.7mm,14.262mm) on Top Overlay And Track (96.333mm,15.168mm)(96.733mm,15.168mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.075mm < 0.254mm) Between Text "R7" (6.364mm,40.183mm) on Top Overlay And Track (6.539mm,40.458mm)(6.539mm,40.858mm) on Top Overlay Silk Text to Silk Clearance [0.075mm]
   Violation between Silk To Silk Clearance Constraint: (0.1mm < 0.254mm) Between Text "R8" (13.814mm,44.7mm) on Top Overlay And Track (12.914mm,45mm)(12.914mm,45.4mm) on Top Overlay Silk Text to Silk Clearance [0.1mm]
Rule Violations :69

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (24.5mm,9.8mm)(28.77mm,14.07mm) on Top Layer 
   Violation between Net Antennae: Track (27.04mm,9.8mm)(30.04mm,12.8mm) on Top Layer 
Rule Violations :2

Processing Rule : Matched Lengths(Tolerance=0.2mm) (InDifferentialPairClass('All Differential Pairs'))
   Violation between Matched Net Lengths: Between Net CAM1_D3_N And Net CAM1_D3_P Actual Difference against CAM1_D3_P is: 0.333mm, Tolerance : 0.2mm. 
   Violation between Matched Net Lengths: Between Net HDMI_D0_N And Net HDMI_D0_P Actual Difference against HDMI_D0_P is: 1.17mm, Tolerance : 0.2mm. 
   Violation between Matched Net Lengths: Between Net HDMI_D2_N And Net HDMI_D2_P Actual Difference against HDMI_D2_P is: 0.31mm, Tolerance : 0.2mm. 
Rule Violations :3

Processing Rule : Room ESP32 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32'))
   Violation between Room Definition: Between Component SW1-TACTILE_BUTTON (74.8mm,5.1mm) on Top Layer And Room ESP32 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32')) 
   Violation between Room Definition: Between Component SW2-TACTILE_BUTTON (69.05mm,5.1mm) on Top Layer And Room ESP32 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32')) 
   Violation between Room Definition: Between Component U1-ESP32-WROOM-32D (45.405mm,14.25mm) on Top Layer And Room ESP32 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32')) 
   Violation between Room Definition: Between Room ESP32 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32')) And SIP Component J1-HDR_1x4 (29.58mm,9.8mm) on Top Layer 
   Violation between Room Definition: Between Room ESP32 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32')) And Small Component J2-HDR_1x3 (63.17mm,16.4mm) on Top Layer 
   Violation between Room Definition: Between Room ESP32 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32')) And Small Component J3-HDR_1x3 (63.17mm,19.1mm) on Top Layer 
   Violation between Room Definition: Between Room ESP32 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32')) And SMT Small Component C1-CAP (76.3mm,11.4mm) on Top Layer 
   Violation between Room Definition: Between Room ESP32 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32')) And SMT Small Component C2-CAP-P (60.4mm,11.53mm) on Top Layer 
   Violation between Room Definition: Between Room ESP32 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32')) And SMT Small Component C3-CAP (57.9mm,9.6mm) on Top Layer 
   Violation between Room Definition: Between Room ESP32 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32')) And SMT Small Component C4-CAP (68.3mm,10mm) on Top Layer 
   Violation between Room Definition: Between Room ESP32 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32')) And SMT Small Component C5-CAP (64.317mm,10.807mm) on Top Layer 
   Violation between Room Definition: Between Room ESP32 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32')) And SMT Small Component LED1-LED (33.817mm,19.102mm) on Top Layer 
   Violation between Room Definition: Between Room ESP32 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32')) And SMT Small Component LED2-LED (33.817mm,20.372mm) on Top Layer 
   Violation between Room Definition: Between Room ESP32 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32')) And SMT Small Component R1-RES (74.708mm,11.4mm) on Top Layer 
   Violation between Room Definition: Between Room ESP32 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32')) And SMT Small Component R2-RES (66.767mm,11.635mm) on Top Layer 
   Violation between Room Definition: Between Room ESP32 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32')) And SMT Small Component R3-RES (62.717mm,10.807mm) on Top Layer 
   Violation between Room Definition: Between Room ESP32 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32')) And SMT Small Component R4-RES (73.133mm,11.4mm) on Top Layer 
   Violation between Room Definition: Between Room ESP32 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32')) And SMT Small Component R5-RES (30.017mm,19.002mm) on Top Layer 
   Violation between Room Definition: Between Room ESP32 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32')) And SMT Small Component R6-RES (30.017mm,20.545mm) on Top Layer 
Rule Violations :19

Processing Rule : Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply'))
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And Small Component J10-HDR_1x2 (3.058mm,24.593mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And Small Component J4-HDR_1x2 (3.058mm,19.943mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And Small Component J9-HDR_1x2 (3.058mm,14.143mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component C10-CAP-P (39.832mm,37.208mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component C11-CAP-P (54.732mm,42.633mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component C12-CAP (17.008mm,13.368mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component C13-CAP (12.807mm,29.058mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component C14-CAP-P (9.982mm,23.808mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component C15-CAP-P (25.032mm,29.658mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component C6-CAP (13.614mm,41.133mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component C7-CAP-P (10.489mm,36.208mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component C8-CAP-P (25.339mm,41.658mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component C9-CAP (42.907mm,42.083mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component L1-PA4332.103NLT (18.589mm,40.383mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component L2-PA4332.103NLT (48.332mm,41.333mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component L3-PA4332.103NLT (18.157mm,28.333mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component Q1-#NAME? (7.908mm,18.343mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component R10-RES (10.682mm,45.2mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component R11-RES (11.258mm,17.268mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component R12-RES (11.283mm,19.018mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component R13-RES (36.582mm,41.633mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component R14-RES (41.622mm,46.2mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component R15-RES (38.532mm,46.2mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component R16-RES (40.092mm,46.2mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component R17-RES (6.657mm,28.608mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component R18-RES (11.9mm,33.1mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component R19-RES (8.782mm,33.108mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component R20-RES (10.312mm,33.1mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component R7-RES (7.189mm,40.658mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component R8-RES (12.264mm,45.2mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SMT Small Component R9-RES (9.164mm,45.2mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SOIC Component U2-AP65111AWU-7 (10.114mm,41.108mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SOIC Component U3-LTC2954CTS8-2_TR (11.983mm,13.118mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SOIC Component U4-AP65111AWU-7 (39.482mm,42.083mm) on Top Layer 
   Violation between Room Definition: Between Room PowerSupply (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('PowerSupply')) And SOIC Component U5-AP65111AWU-7 (9.682mm,29.033mm) on Top Layer 
Rule Violations :35

Processing Rule : Room RaspberryPi (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('RaspberryPi'))
   Violation between Room Definition: Between Component J5-1473150-4 (97.433mm,28.543mm) on Top Layer And Room RaspberryPi (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('RaspberryPi')) 
   Violation between Room Definition: Between Component J6-5019512210 (86.3mm,11.5mm) on Top Layer And Room RaspberryPi (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('RaspberryPi')) 
   Violation between Room Definition: Between Room RaspberryPi (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('RaspberryPi')) And SIP Component J7-10029449-111RLF (103.533mm,6.893mm) on Top Layer 
   Violation between Room Definition: Between Room RaspberryPi (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('RaspberryPi')) And SIP Component J8-UJ2-AV-1-TH (129.583mm,7.068mm) on Top Layer 
   Violation between Room Definition: Between Room RaspberryPi (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('RaspberryPi')) And SMT Small Component C17-CAP (134.358mm,34.368mm) on Top Layer 
   Violation between Room Definition: Between Room RaspberryPi (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('RaspberryPi')) And SMT Small Component C19-CAP (129.358mm,21.643mm) on Top Layer 
   Violation between Room Definition: Between Room RaspberryPi (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('RaspberryPi')) And SMT Small Component C20-CAP (125.683mm,21.643mm) on Top Layer 
   Violation between Room Definition: Between Room RaspberryPi (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('RaspberryPi')) And SMT Small Component Q2-#NAME? (97.308mm,18.543mm) on Top Layer 
   Violation between Room Definition: Between Room RaspberryPi (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('RaspberryPi')) And SMT Small Component R21-RES (96.533mm,15.818mm) on Top Layer 
   Violation between Room Definition: Between Room RaspberryPi (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('RaspberryPi')) And SOIC Component CR1-HDMIULC6-4SC6 (107.283mm,12.993mm) on Top Layer 
   Violation between Room Definition: Between Room RaspberryPi (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('RaspberryPi')) And SOIC Component CR2-HDMIULC6-4SC6 (103.983mm,18.593mm) on Top Layer 
   Violation between Room Definition: Between Room RaspberryPi (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('RaspberryPi')) And SOIC Component CR3-HDMIULC6-4SC6 (100.583mm,12.993mm) on Top Layer 
   Violation between Room Definition: Between Room RaspberryPi (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('RaspberryPi')) And SOIC Component CR4-HDMIULC6-4SC6 (122.783mm,13.718mm) on Top Layer 
Rule Violations :13

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01