segment_decoder.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ipshared/1eec/segment_decoder.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
disp.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ipshared/1eec/disp.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_EightDispControl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_EightDispControl_0_0/sim/task_design_1_EightDispControl_0_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_blk_mem_gen_0_0/sim/task_design_1_blk_mem_gen_0_0.v,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
xlconstant.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ipshared/e147/xlconstant.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_xlconstant_1_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_xlconstant_1_0/sim/task_design_1_xlconstant_1_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_blk_mem_gen_1_1.v,verilog,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_blk_mem_gen_1_1/sim/task_design_1_blk_mem_gen_1_1.v,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_microblaze_0_0/sim/task_design_1_microblaze_0_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_dlmb_v10_0/sim/task_design_1_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_ilmb_v10_0/sim/task_design_1_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_dlmb_bram_if_cntlr_0/sim/task_design_1_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_ilmb_bram_if_cntlr_0/sim/task_design_1_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_lmb_bram_0/sim/task_design_1_lmb_bram_0.v,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_mdm_1_0/sim/task_design_1_mdm_1_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_clk_wiz_1_0/task_design_1_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_clk_wiz_1_0/task_design_1_clk_wiz_1_0.v,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_rst_clk_wiz_1_100M_0/sim/task_design_1_rst_clk_wiz_1_100M_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_axi_gpio_0_0/sim/task_design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_xbar_0/sim/task_design_1_xbar_0.v,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
xlslice.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ipshared/c49f/xlslice.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_xlslice_0_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_xlslice_0_0/sim/task_design_1_xlslice_0_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_xlconstant_2_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_xlconstant_2_0/sim/task_design_1_xlconstant_2_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_xlslice_1_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_xlslice_1_0/sim/task_design_1_xlslice_1_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_xlconstant_3_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_xlconstant_3_0/sim/task_design_1_xlconstant_3_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_xlslice_2_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_xlslice_2_0/sim/task_design_1_xlslice_2_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_xlslice_3_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_xlslice_3_0/sim/task_design_1_xlslice_3_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_xlslice_4_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_xlslice_4_0/sim/task_design_1_xlslice_4_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
xlconcat.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ipshared/2e37/xlconcat.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_xlconcat_1_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_xlconcat_1_0/sim/task_design_1_xlconcat_1_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_xlslice_5_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_xlslice_5_0/sim/task_design_1_xlslice_5_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_xlconcat_2_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_xlconcat_2_0/sim/task_design_1_xlconcat_2_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_xlslice_6_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_xlslice_6_0/sim/task_design_1_xlslice_6_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_xlslice_7_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_xlslice_7_0/sim/task_design_1_xlslice_7_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_xlslice_8_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_xlslice_8_0/sim/task_design_1_xlslice_8_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_xlslice_9_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_xlslice_9_0/sim/task_design_1_xlslice_9_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
TopUnroll.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ipshared/994b/TopUnroll.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_unroll_0_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_unroll_0_0/sim/task_design_1_unroll_0_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
Monitor.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/Monitor.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
Clock_divider.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/Clock_divider.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
RAM.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/RAM.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
RGBMux.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/RGBMux.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
VGASync.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/VGASync.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
VGATileMatrix.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/VGATileMatrix.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
SymbolROM.vhdl,vhdl,xil_defaultlib,../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/SymbolROM.vhdl,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
TopLevelVGA.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/TopLevelVGA.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_VGA_for_block_0_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_VGA_for_block_0_0/sim/task_design_1_VGA_for_block_0_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_xlslice_10_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_xlslice_10_0/sim/task_design_1_xlslice_10_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_xlslice_11_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_xlslice_11_0/sim/task_design_1_xlslice_11_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/hdl/task_design_1.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_xlconstant_0_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_xlconstant_0_0/sim/task_design_1_xlconstant_0_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_xlconcat_0_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_xlconcat_0_0/sim/task_design_1_xlconcat_0_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
FSM.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ipshared/64af/FSM_max_common_divisor.srcs/sources_1/new/FSM.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
task_design_1_FSM_max_common_divisor2_0_0.vhd,vhdl,xil_defaultlib,../../../bd/task_design_1/ip/task_design_1_FSM_max_common_divisor2_0_0/sim/task_design_1_FSM_max_common_divisor2_0_0.vhd,incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="$ref_dir/../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/100a"incdir="../../../../Task_53.srcs/sources_1/bd/task_design_1/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
