Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,uSRAM (64x12),LSRAM (20K),Math (18x18),Chip Globals
COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/Primitives,23,9,0,0,0,0,0,0,0
COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/Primitives,17,88,0,0,0,0,0,0,0
COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_PenableScheduler/Primitives,2,2,0,0,0,0,0,0,0
CORERESET_PF_C0_0/CoreRESET_PF_C0_0/Primitives,1,16,0,0,0,0,0,0,0
CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/Primitives,54,27,0,0,0,0,0,0,0
CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/address_decode/Primitives,1,0,0,0,0,0,0,0,0
CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,2,1,0,0,0,0,0,0,0
CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/Primitives,75,46,0,0,0,0,0,0,0
CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/default_slave_sm/Primitives,1,1,0,0,0,0,0,0,0
CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/Primitives,48,1,0,0,0,0,0,0,0
CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/Primitives,3,3,0,0,0,0,0,0,0
CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/Primitives,61,1,0,0,0,0,0,0,0
CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/slave_arbiter/Primitives,4,3,0,0,0,0,0,0,0
CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/Primitives,18,0,0,0,0,0,0,0,0
CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/Primitives,40,8,0,0,0,0,0,0,0
CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/Primitives,2,4,0,0,0,0,0,0,0
CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/Primitives,41,0,0,0,0,0,0,0,2
CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/Primitives,35,0,0,0,0,0,0,0,0
CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/Primitives,34,0,0,0,0,0,0,0,0
CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/Primitives,34,0,0,0,0,0,0,0,0
CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/Primitives,110,17,0,0,0,0,0,0,0
CoreTimer_C0_0/CoreTimer_C0_0/Primitives,131,118,0,0,0,0,0,0,0
CoreTimer_C1_0/CoreTimer_C1_0/Primitives,132,118,0,0,0,0,0,0,0
CoreUARTapb_C0_0/CoreUARTapb_C0_0/Primitives,27,24,0,0,0,0,0,0,0
CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/Primitives,5,9,0,0,0,0,0,0,0
CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/Primitives,24,19,0,0,0,0,0,0,0
CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/Primitives,65,41,0,0,0,0,0,0,0
CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/Primitives,28,21,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/Primitives,14,7,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/clint/Primitives,367,129,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,79,83,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/converter/Primitives,109,112,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Primitives,4,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/Primitives,0,12,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmInner/Primitives,1787,563,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Primitives,2,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/Primitives,0,45,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Primitives,3,32,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Primitives,3,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/Primitives,0,32,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Primitives,5,42,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,2,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/Primitives,2,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/Primitives,2,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/Primitives,2,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/Primitives,13,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/Primitives,2,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/Primitives,10,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/Primitives,42,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/source1/Primitives,13,12,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/source1/ready_reg/reg_0/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/source1/ridx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/source1/ridx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/source1/ridx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/source1/widx_bin/reg_0/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/Primitives,11,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/Primitives,6,5,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/Primitives,0,5,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/Primitives,6,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/Primitives,2,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/tdoReg/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/Primitives,13,47,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/dmiAccessChain/Primitives,57,41,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/dtmInfoChain/Primitives,4,32,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/idcodeChain/Primitives,8,32,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/error/Primitives,75,31,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/error/a/Primitives,9,10,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/pbus/PeripheryBus/Primitives,163,9,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AHB_REPEATER/Primitives,30,33,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AHB_REPEATER_2/Primitives,17,19,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Primitives,130,33,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_1/Primitives,20,23,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/Primitives,414,123,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,79,145,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,46,81,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/plic/LevelGateway_30/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/plic/LevelGateway_31/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,4,71,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/plic/Primitives,267,69,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/Primitives,161,17,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,10,7,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,12,13,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/Primitives,220,25,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLFIFOFixer/Primitives,82,24,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/Primitives,40,12,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,84,155,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,35,81,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE_4/Primitives,15,21,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE_5/Primitives,14,23,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_2/Primitives,57,111,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_3/Primitives,38,83,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/source2/MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/source2/MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/source2/MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0/reg_1/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK/MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3/Primitives,0,3,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,90,159,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,52,87,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/Queue_3/Primitives,69,121,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AHB_AMOALU/Primitives,194,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT/Primitives,14,8,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT/dtag_array/Primitives,0,1,36,36,0,0,1,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/Primitives,241,366,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/Primitives,3,12,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram15d8/Primitives,23,3,144,144,0,0,4,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram24d16/Primitives,23,1,144,144,0,0,4,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram31d24/Primitives,23,1,144,144,0,0,4,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram7d0/Primitives,18,1,144,144,0,0,4,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/data/Primitives,69,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/dataArb/Primitives,243,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/metaArb/Primitives,69,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/tlb/Primitives,43,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/frontend/Primitives,102,68,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/frontend/fq/Primitives,339,325,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/Primitives,21,11,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/icache_mem/Primitives,70,3,144,144,0,0,4,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT/Primitives,14,8,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT/icache_tag_array/Primitives,0,1,36,36,0,0,1,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/frontend/icache/Primitives,414,202,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/frontend/tlb/Primitives,11,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/genblk1.core/Primitives,206,433,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/genblk1.core/_T_1151_1__T_1151_1_0_0/Primitives,0,0,12,12,0,1,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/genblk1.core/_T_1151_1__T_1151_1_0_1/Primitives,0,0,12,12,0,1,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/genblk1.core/_T_1151_1__T_1151_1_0_2/Primitives,0,0,12,12,0,1,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/genblk1.core/_T_1151__T_1151_0_0/Primitives,0,0,12,12,0,1,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/genblk1.core/_T_1151__T_1151_0_1/Primitives,0,0,12,12,0,1,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/genblk1.core/_T_1151__T_1151_0_2/Primitives,0,0,12,12,0,1,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/genblk1.core/alu/Primitives,474,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/genblk1.core/bpu/Primitives,632,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/genblk1.core/csr/Primitives,667,287,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/genblk1.core/div/Primitives,892,120,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/genblk1.core/div/WideMult_0_0/Primitives,0,0,72,72,0,0,0,2,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/tlMasterXbar/Primitives,135,13,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tltoahb/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,92,83,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tltoahb/Primitives,96,101,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/xing/MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3/Primitives,0,6,0,0,0,0,0,0,0
PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/Primitives,105,64,0,0,0,0,0,0,0
PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/Primitives,726,0,2304,2304,0,0,64,0,0
Primitives/Primitives,1,0,0,0,10,0,0,0,1
