
---------- Begin Simulation Statistics ----------
final_tick                                  480821500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181122                       # Simulator instruction rate (inst/s)
host_mem_usage                                 875192                       # Number of bytes of host memory used
host_op_rate                                   208159                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.52                       # Real time elapsed on the host
host_tick_rate                               87083399                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000007                       # Number of instructions simulated
sim_ops                                       1149321                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000481                       # Number of seconds simulated
sim_ticks                                   480821500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.400626                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  118888                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               123327                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6234                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            200122                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1009                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1987                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              978                       # Number of indirect misses.
system.cpu.branchPred.lookups                  243995                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12371                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          339                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    476733                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   474601                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4740                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     214307                       # Number of branches committed
system.cpu.commit.bw_lim_events                 58899                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           74079                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1001896                       # Number of instructions committed
system.cpu.commit.committedOps                1151210                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       775465                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.484542                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.408692                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       447133     57.66%     57.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        97220     12.54%     70.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        64443      8.31%     78.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        46674      6.02%     84.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        16838      2.17%     86.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        23972      3.09%     89.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        15324      1.98%     91.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         4962      0.64%     92.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        58899      7.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       775465                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10495                       # Number of function calls committed.
system.cpu.commit.int_insts                    949488                       # Number of committed integer instructions.
system.cpu.commit.loads                        168273                       # Number of loads committed
system.cpu.commit.membars                          30                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           795420     69.09%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6547      0.57%     69.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               13      0.00%     69.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          18638      1.62%     71.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           1472      0.13%     71.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            168      0.01%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           234      0.02%     71.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        19607      1.70%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             16      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          1619      0.14%     73.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt           901      0.08%     73.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              22      0.00%     73.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              19      0.00%     73.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     73.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              10      0.00%     73.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           4942      0.43%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          168273     14.62%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         133284     11.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1151210                       # Class of committed instruction
system.cpu.commit.refs                         301557                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    111347                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000007                       # Number of Instructions Simulated
system.cpu.committedOps                       1149321                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.961637                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.961637                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                163307                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1522                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               118153                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1256468                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   371363                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    235471                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4867                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  5378                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 12604                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      243995                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    173729                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        382791                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3862                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          124                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1123266                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   12722                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.253727                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             398314                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             132268                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.168068                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             787612                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.637789                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.704766                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   521551     66.22%     66.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    15506      1.97%     68.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60773      7.72%     75.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    15824      2.01%     77.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    37270      4.73%     82.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    24397      3.10%     85.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    20184      2.56%     88.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    23607      3.00%     91.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    68500      8.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               787612                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          174032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 5503                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   221073                       # Number of branches executed
system.cpu.iew.exec_nop                          2063                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.247578                       # Inst execution rate
system.cpu.iew.exec_refs                       321872                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     137966                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   45220                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                180291                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                101                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1921                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               141854                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1225446                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                183906                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6751                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1199726                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    411                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  3422                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4867                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  4068                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           331                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1601                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         7320                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        12018                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         8570                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             85                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3906                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1597                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1102568                       # num instructions consuming a value
system.cpu.iew.wb_count                       1186484                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.541513                       # average fanout of values written-back
system.cpu.iew.wb_producers                    597055                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.233808                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1188863                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1393070                       # number of integer regfile reads
system.cpu.int_regfile_writes                  779594                       # number of integer regfile writes
system.cpu.ipc                               1.039893                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.039893                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                827082     68.55%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6707      0.56%     69.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    15      0.00%     69.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               18646      1.55%     70.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                1478      0.12%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 174      0.01%     70.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                245      0.02%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           19609      1.63%     72.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  17      0.00%     72.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               1697      0.14%     72.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                906      0.08%     72.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     72.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   21      0.00%     72.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     72.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   12      0.00%     72.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                4962      0.41%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               185640     15.39%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              139218     11.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1206478                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       19998                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016576                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2951     14.76%     14.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     37      0.19%     14.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     14.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     14.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     14.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     14.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   21      0.11%     15.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 9      0.05%     15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    52      0.26%     15.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   17      0.09%     15.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%     15.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   6098     30.49%     45.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10810     54.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1112089                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2994096                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1074459                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1182139                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1223282                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1206478                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 101                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           74022                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               700                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             17                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        62682                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        787612                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.531818                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.082407                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              395723     50.24%     50.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              111689     14.18%     64.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               83267     10.57%     75.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               59128      7.51%     82.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               38445      4.88%     87.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               32553      4.13%     91.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               41981      5.33%     96.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               16168      2.05%     98.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                8658      1.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          787612                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.254599                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 114382                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             227169                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       112025                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            115347                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              9146                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12109                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               180291                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              141854                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1027167                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  41435                       # number of misc regfile writes
system.cpu.numCycles                           961644                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   53645                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1348093                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   9859                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   380340                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  26945                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    67                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2346100                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1243705                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1449053                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    238614                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  35149                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4867                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 75522                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   100885                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1443357                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          34624                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1500                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     77062                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            103                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           122717                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1941023                       # The number of ROB reads
system.cpu.rob.rob_writes                     2462852                       # The number of ROB writes
system.cpu.timesIdled                            8463                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   121084                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   90174                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    53                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3187                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           58                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        12244                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        25556                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2568                       # Transaction distribution
system.membus.trans_dist::ReadExReq               481                       # Transaction distribution
system.membus.trans_dist::ReadExResp              481                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2568                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           138                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       195136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  195136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3187                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3187    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3187                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3891500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16143500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    480821500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12661                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          341                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        11662                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             241                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              513                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             513                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         11790                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          871                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          138                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          138                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        35242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 38868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1500928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       110400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1611328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            13312                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004357                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.065866                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  13254     99.56%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     58      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              13312                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           24781000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2146996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17685998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    480821500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                10050                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   75                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10125                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               10050                       # number of overall hits
system.l2.overall_hits::.cpu.data                  75                       # number of overall hits
system.l2.overall_hits::total                   10125                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1740                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1309                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3049                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1740                       # number of overall misses
system.l2.overall_misses::.cpu.data              1309                       # number of overall misses
system.l2.overall_misses::total                  3049                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    136261000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    102021000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        238282000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    136261000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    102021000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       238282000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            11790                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1384                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13174                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           11790                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1384                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13174                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.147583                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.945809                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.231441                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.147583                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.945809                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.231441                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78310.919540                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77938.120703                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78150.869137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78310.919540                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77938.120703                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78150.869137                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3049                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3049                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    118861000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     88930501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    207791501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    118861000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     88930501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    207791501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.147583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.945809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.231441                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.147583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.945809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.231441                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68310.919540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67937.739496                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68150.705477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68310.919540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67937.739496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68150.705477                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          341                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              341                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        11604                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11604                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        11604                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11604                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                32                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    32                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             481                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 481                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     37141500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      37141500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           513                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               513                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.937622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.937622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77217.255717                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77217.255717                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          481                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            481                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     32331001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     32331001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.937622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.937622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67216.218295                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67216.218295                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          10050                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              10050                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1740                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1740                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    136261000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    136261000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        11790                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          11790                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.147583                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.147583                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78310.919540                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78310.919540                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1740                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1740                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    118861000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    118861000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.147583                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.147583                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68310.919540                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68310.919540                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            43                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                43                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          828                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             828                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     64879500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     64879500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          871                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           871                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.950631                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.950631                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78356.884058                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78356.884058                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          828                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          828                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     56599500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     56599500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.950631                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.950631                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68356.884058                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68356.884058                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          138                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             138                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          138                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           138                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          138                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          138                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2622500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2622500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19003.623188                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19003.623188                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    480821500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2105.041590                       # Cycle average of tags in use
system.l2.tags.total_refs                       25360                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3135                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.089314                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.553918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1320.868429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       751.619243                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.040310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.022938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.064241                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3135                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.095673                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    207119                       # Number of tag accesses
system.l2.tags.data_accesses                   207119                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    480821500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         111360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          83776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             195136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       111360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        111360                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3049                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         231603620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         174235137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             405838757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    231603620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        231603620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        231603620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        174235137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            405838757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6153                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3049                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3049                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     25260750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   15245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                82429500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8284.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27034.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2446                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3049                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    323.608624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   202.674360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.524864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          176     29.19%     29.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          161     26.70%     55.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           78     12.94%     68.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           46      7.63%     76.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           30      4.98%     81.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      3.65%     85.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      2.16%     87.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      1.99%     89.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           65     10.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          603                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 195136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  195136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       405.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    405.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     371203500                       # Total gap between requests
system.mem_ctrls.avgGap                     121745.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       111360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        83776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 231603620.054427683353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 174235137.155888408422                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1740                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1309                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     47272250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     35157250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27167.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26858.10                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2049180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1089165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             9103500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        102276240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         98508480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          250519605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        521.024133                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    255130250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     15860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    209831250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2256240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1199220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            12666360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        120830310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         82884000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          257329170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        535.186488                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    214209750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     15860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    250751750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    480821500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       160844                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           160844                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       160844                       # number of overall hits
system.cpu.icache.overall_hits::total          160844                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12883                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12883                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12883                       # number of overall misses
system.cpu.icache.overall_misses::total         12883                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    310394996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    310394996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    310394996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    310394996                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       173727                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       173727                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       173727                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       173727                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.074157                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074157                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.074157                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074157                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24093.378561                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24093.378561                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24093.378561                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24093.378561                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2213                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                51                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.392157                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        11662                       # number of writebacks
system.cpu.icache.writebacks::total             11662                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1093                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1093                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1093                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1093                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        11790                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11790                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        11790                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11790                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    261178497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    261178497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    261178497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    261178497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.067865                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.067865                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.067865                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.067865                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 22152.544275                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22152.544275                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 22152.544275                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22152.544275                       # average overall mshr miss latency
system.cpu.icache.replacements                  11662                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       160844                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          160844                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12883                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12883                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    310394996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    310394996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       173727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       173727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.074157                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074157                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24093.378561                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24093.378561                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1093                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1093                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        11790                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11790                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    261178497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    261178497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.067865                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.067865                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 22152.544275                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22152.544275                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    480821500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           126.610312                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              172634                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11790                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.642409                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   126.610312                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989143                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989143                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            359244                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           359244                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    480821500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    480821500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    480821500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    480821500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    480821500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       305573                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           305573                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       306182                       # number of overall hits
system.cpu.dcache.overall_hits::total          306182                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4826                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4826                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4840                       # number of overall misses
system.cpu.dcache.overall_misses::total          4840                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    308393206                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    308393206                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    308393206                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    308393206                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       310399                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       310399                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       311022                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       311022                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015548                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015548                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015562                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015562                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63902.446332                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63902.446332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63717.604545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63717.604545                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10772                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          295                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               361                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.839335                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    73.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          341                       # number of writebacks
system.cpu.dcache.writebacks::total               341                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3319                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3319                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3319                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3319                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1520                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1520                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    107475389                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    107475389                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    109011889                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    109011889                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004855                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004855                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004887                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004887                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71317.444592                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71317.444592                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71718.348026                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71718.348026                       # average overall mshr miss latency
system.cpu.dcache.replacements                    582                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       175258                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          175258                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    113484500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    113484500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       176889                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       176889                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009220                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009220                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69579.705702                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69579.705702                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          775                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          775                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          856                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          856                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     64929000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     64929000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004839                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004839                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75851.635514                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75851.635514                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       130315                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130315                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3066                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3066                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    190788290                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    190788290                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       133381                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       133381                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62227.100457                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62227.100457                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2544                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2544                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          522                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          522                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     38554973                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     38554973                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003914                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003914                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73860.101533                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73860.101533                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          609                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           609                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          623                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          623                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022472                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022472                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1536500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1536500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.020867                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.020867                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 118192.307692                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 118192.307692                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          129                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          129                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4120416                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4120416                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          129                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          129                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31941.209302                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31941.209302                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          129                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          129                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3991416                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3991416                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30941.209302                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30941.209302                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       186500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       186500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           37                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           37                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.054054                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.054054                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        93250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        93250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.054054                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.054054                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        92250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        92250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           30                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    480821500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           666.550334                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              307769                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1522                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            202.213535                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   666.550334                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.650928                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.650928                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          940                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          940                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            623700                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           623700                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    480821500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    480821500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
