// Seed: 63696370
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_10;
  always disable id_11;
  assign id_4 = id_2;
  wire id_12;
  wire id_13;
  integer id_14, id_15;
  wire id_16;
  assign id_16 = 1;
  wire id_17;
  assign id_17 = id_6;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output supply1 id_2
);
  assign id_2 = id_0 ^ 1;
  tri0 id_4 = 1;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
endmodule
