#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan 22 21:13:24 2024
# Process ID: 2804
# Current directory: C:/Users/sebas/Desktop/Coding/Git Repos/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23748 C:\Users\sebas\Desktop\Coding\Git Repos\ECE532\Warmup_Demo_Group_Task\Warmup_Demo_Hardware\HW\HW.xpr
# Log file: C:/Users/sebas/Desktop/Coding/Git Repos/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/vivado.log
# Journal file: C:/Users/sebas/Desktop/Coding/Git Repos/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/sebas/Desktop/Coding/Git Repos/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.xpr}
update_compile_order -fileset sources_1
reset_run synth_1
reset_run Demo_HW_mig_7series_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/Users/sebas/Desktop/Coding/Git Repos/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/sources_1/bd/Demo_HW/Demo_HW.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_3
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_4
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_5
endgroup
create_bd_port -dir O -from 15 -to 0 GPIO_LED
set_property -dict [list CONFIG.C_GPIO_WIDTH {16} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
set_property name axi_gpio_led [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_ports GPIO_LED]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_led/GPIO]
endgroup
set_property name GPIO_LED [get_bd_intf_ports GPIO_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {16} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_1]
set_property name axi_gpio_swt [get_bd_cells axi_gpio_1]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_swt/GPIO]
endgroup
set_property name GPIO_SWT [get_bd_intf_ports GPIO_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_2]
set_property name axi_gpio_BTND [get_bd_cells axi_gpio_2]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_BTND/GPIO]
endgroup
set_property name GPIO_BTND [get_bd_intf_ports GPIO_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_3]
set_property name axi_gpio_BTNL [get_bd_cells axi_gpio_3]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_BTNL/GPIO]
endgroup
set_property name GPIO_BTNL [get_bd_intf_ports GPIO_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_4]
set_property name axi_gpio_BTNR [get_bd_cells axi_gpio_4]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_BTNR/GPIO]
endgroup
set_property name GPIO_BTNR [get_bd_intf_ports GPIO_0]
set_property name axi_gpio_BTNC [get_bd_cells axi_gpio_5]
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_BTNC]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_BTNC/GPIO]
endgroup
set_property name GPIO_BTNC [get_bd_intf_ports GPIO_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_led/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_led/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_swt/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_swt/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_BTND/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_BTND/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_BTNL/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_BTNL/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_BTNR/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_BTNR/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_BTNC/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_BTNC/S_AXI]
endgroup
regenerate_bd_layout
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
set_property location {3 493 358} [get_bd_cells ila_0]
set_property location {5 1711 1049} [get_bd_cells ila_0]
connect_bd_intf_net [get_bd_intf_pins ila_0/SLOT_0_AXI] [get_bd_intf_pins axi_ethernetlite_0/S_AXI]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins clk_wiz_1/clk_out1]
save_bd_design
reset_run synth_1
reset_run Demo_HW_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run Demo_HW_mig_7series_0_0_synth_1
launch_runs synth_1 -jobs 8
