Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr  8 13:56:38 2020
| Host         : Anastacio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx
| Design       : fir8_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.387      -34.920                     16                  497        0.139        0.000                      0                  497        4.500        0.000                       0                   217  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk            {0.000 5.000}      10.000          100.000         
virtual_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.387      -34.920                     16                  242        0.139        0.000                      0                  242        4.500        0.000                       0                   217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk                  5.961        0.000                      0                   13        0.761        0.000                      0                   13  
clk            virtual_clock        0.162        0.000                      0                   30        2.928        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      2.887        0.000                      0                  212        0.719        0.000                      0                  212  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           16  Failing Endpoints,  Worst Slack       -2.387ns,  Total Violation      -34.920ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.387ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.384ns  (logic 9.422ns (76.079%)  route 2.962ns (23.921%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.552     4.558    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.609     5.623    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.659 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.661    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.179 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.028    12.207    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[4])
                                                      2.077    14.284 r  fir_filter_i4/RESIZE0__3/P[4]
                         net (fo=1, routed)           1.324    15.607    fir_filter_i4/RESIZE0__3_n_101
    SLICE_X11Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.731 r  fir_filter_i4/o_data[2]_i_11/O
                         net (fo=1, routed)           0.000    15.731    fir_filter_i4/o_data[2]_i_11_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.263 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.263    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.377 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.377    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.491 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.491    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.605 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.605    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.719 r  fir_filter_i4/o_data_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.719    fir_filter_i4/o_data_reg[14]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.942 r  fir_filter_i4/o_data_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.942    fir_filter_i4/p_0_in[15]
    SLICE_X11Y17         FDCE                                         r  fir_filter_i4/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.443    14.207    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y17         FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
                         clock pessimism              0.322    14.529    
                         clock uncertainty           -0.035    14.494    
    SLICE_X11Y17         FDCE (Setup_fdce_C_D)        0.062    14.556    fir_filter_i4/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -16.942    
  -------------------------------------------------------------------
                         slack                                 -2.387    

Slack (VIOLATED) :        -2.383ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.381ns  (logic 9.419ns (76.074%)  route 2.962ns (23.926%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.552     4.558    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.609     5.623    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.659 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.661    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.179 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.028    12.207    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[4])
                                                      2.077    14.284 r  fir_filter_i4/RESIZE0__3/P[4]
                         net (fo=1, routed)           1.324    15.607    fir_filter_i4/RESIZE0__3_n_101
    SLICE_X11Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.731 r  fir_filter_i4/o_data[2]_i_11/O
                         net (fo=1, routed)           0.000    15.731    fir_filter_i4/o_data[2]_i_11_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.263 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.263    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.377 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.377    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.491 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.491    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.605 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.605    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.939 r  fir_filter_i4/o_data_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.939    fir_filter_i4/p_0_in[12]
    SLICE_X11Y16         FDCE                                         r  fir_filter_i4/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.444    14.208    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  fir_filter_i4/o_data_reg[12]/C
                         clock pessimism              0.322    14.530    
                         clock uncertainty           -0.035    14.495    
    SLICE_X11Y16         FDCE (Setup_fdce_C_D)        0.062    14.557    fir_filter_i4/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -16.939    
  -------------------------------------------------------------------
                         slack                                 -2.383    

Slack (VIOLATED) :        -2.362ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.360ns  (logic 9.398ns (76.033%)  route 2.962ns (23.967%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.552     4.558    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.609     5.623    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.659 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.661    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.179 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.028    12.207    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[4])
                                                      2.077    14.284 r  fir_filter_i4/RESIZE0__3/P[4]
                         net (fo=1, routed)           1.324    15.607    fir_filter_i4/RESIZE0__3_n_101
    SLICE_X11Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.731 r  fir_filter_i4/o_data[2]_i_11/O
                         net (fo=1, routed)           0.000    15.731    fir_filter_i4/o_data[2]_i_11_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.263 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.263    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.377 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.377    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.491 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.491    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.605 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.605    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.918 r  fir_filter_i4/o_data_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.918    fir_filter_i4/p_0_in[14]
    SLICE_X11Y16         FDCE                                         r  fir_filter_i4/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.444    14.208    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
                         clock pessimism              0.322    14.530    
                         clock uncertainty           -0.035    14.495    
    SLICE_X11Y16         FDCE (Setup_fdce_C_D)        0.062    14.557    fir_filter_i4/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -16.918    
  -------------------------------------------------------------------
                         slack                                 -2.362    

Slack (VIOLATED) :        -2.288ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.286ns  (logic 9.324ns (75.889%)  route 2.962ns (24.111%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.552     4.558    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.609     5.623    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.659 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.661    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.179 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.028    12.207    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[4])
                                                      2.077    14.284 r  fir_filter_i4/RESIZE0__3/P[4]
                         net (fo=1, routed)           1.324    15.607    fir_filter_i4/RESIZE0__3_n_101
    SLICE_X11Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.731 r  fir_filter_i4/o_data[2]_i_11/O
                         net (fo=1, routed)           0.000    15.731    fir_filter_i4/o_data[2]_i_11_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.263 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.263    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.377 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.377    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.491 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.491    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.605 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.605    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.844 r  fir_filter_i4/o_data_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.844    fir_filter_i4/p_0_in[13]
    SLICE_X11Y16         FDCE                                         r  fir_filter_i4/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.444    14.208    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  fir_filter_i4/o_data_reg[13]/C
                         clock pessimism              0.322    14.530    
                         clock uncertainty           -0.035    14.495    
    SLICE_X11Y16         FDCE (Setup_fdce_C_D)        0.062    14.557    fir_filter_i4/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -16.844    
  -------------------------------------------------------------------
                         slack                                 -2.288    

Slack (VIOLATED) :        -2.272ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.270ns  (logic 9.308ns (75.857%)  route 2.962ns (24.143%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.552     4.558    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.609     5.623    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.659 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.661    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.179 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.028    12.207    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[4])
                                                      2.077    14.284 r  fir_filter_i4/RESIZE0__3/P[4]
                         net (fo=1, routed)           1.324    15.607    fir_filter_i4/RESIZE0__3_n_101
    SLICE_X11Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.731 r  fir_filter_i4/o_data[2]_i_11/O
                         net (fo=1, routed)           0.000    15.731    fir_filter_i4/o_data[2]_i_11_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.263 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.263    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.377 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.377    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.491 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.491    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.605 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.605    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.828 r  fir_filter_i4/o_data_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.828    fir_filter_i4/p_0_in[11]
    SLICE_X11Y16         FDCE                                         r  fir_filter_i4/o_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.444    14.208    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  fir_filter_i4/o_data_reg[11]/C
                         clock pessimism              0.322    14.530    
                         clock uncertainty           -0.035    14.495    
    SLICE_X11Y16         FDCE (Setup_fdce_C_D)        0.062    14.557    fir_filter_i4/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -16.828    
  -------------------------------------------------------------------
                         slack                                 -2.272    

Slack (VIOLATED) :        -2.268ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.267ns  (logic 9.305ns (75.851%)  route 2.962ns (24.149%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.552     4.558    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.609     5.623    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.659 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.661    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.179 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.028    12.207    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[4])
                                                      2.077    14.284 r  fir_filter_i4/RESIZE0__3/P[4]
                         net (fo=1, routed)           1.324    15.607    fir_filter_i4/RESIZE0__3_n_101
    SLICE_X11Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.731 r  fir_filter_i4/o_data[2]_i_11/O
                         net (fo=1, routed)           0.000    15.731    fir_filter_i4/o_data[2]_i_11_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.263 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.263    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.377 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.377    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.491 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.491    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.825 r  fir_filter_i4/o_data_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.825    fir_filter_i4/p_0_in[8]
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X11Y15         FDCE (Setup_fdce_C_D)        0.062    14.558    fir_filter_i4/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -16.825    
  -------------------------------------------------------------------
                         slack                                 -2.268    

Slack (VIOLATED) :        -2.247ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.246ns  (logic 9.284ns (75.810%)  route 2.962ns (24.190%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.552     4.558    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.609     5.623    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.659 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.661    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.179 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.028    12.207    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[4])
                                                      2.077    14.284 r  fir_filter_i4/RESIZE0__3/P[4]
                         net (fo=1, routed)           1.324    15.607    fir_filter_i4/RESIZE0__3_n_101
    SLICE_X11Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.731 r  fir_filter_i4/o_data[2]_i_11/O
                         net (fo=1, routed)           0.000    15.731    fir_filter_i4/o_data[2]_i_11_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.263 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.263    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.377 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.377    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.491 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.491    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.804 r  fir_filter_i4/o_data_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.804    fir_filter_i4/p_0_in[10]
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X11Y15         FDCE (Setup_fdce_C_D)        0.062    14.558    fir_filter_i4/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -16.804    
  -------------------------------------------------------------------
                         slack                                 -2.247    

Slack (VIOLATED) :        -2.173ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.172ns  (logic 9.210ns (75.663%)  route 2.962ns (24.337%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.552     4.558    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.609     5.623    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.659 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.661    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.179 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.028    12.207    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[4])
                                                      2.077    14.284 r  fir_filter_i4/RESIZE0__3/P[4]
                         net (fo=1, routed)           1.324    15.607    fir_filter_i4/RESIZE0__3_n_101
    SLICE_X11Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.731 r  fir_filter_i4/o_data[2]_i_11/O
                         net (fo=1, routed)           0.000    15.731    fir_filter_i4/o_data[2]_i_11_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.263 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.263    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.377 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.377    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.491 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.491    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.730 r  fir_filter_i4/o_data_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.730    fir_filter_i4/p_0_in[9]
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[9]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X11Y15         FDCE (Setup_fdce_C_D)        0.062    14.558    fir_filter_i4/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -16.730    
  -------------------------------------------------------------------
                         slack                                 -2.173    

Slack (VIOLATED) :        -2.157ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.156ns  (logic 9.194ns (75.631%)  route 2.962ns (24.369%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.552     4.558    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.609     5.623    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.659 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.661    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.179 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.028    12.207    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[4])
                                                      2.077    14.284 r  fir_filter_i4/RESIZE0__3/P[4]
                         net (fo=1, routed)           1.324    15.607    fir_filter_i4/RESIZE0__3_n_101
    SLICE_X11Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.731 r  fir_filter_i4/o_data[2]_i_11/O
                         net (fo=1, routed)           0.000    15.731    fir_filter_i4/o_data[2]_i_11_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.263 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.263    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.377 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.377    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.491 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.491    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.714 r  fir_filter_i4/o_data_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.714    fir_filter_i4/p_0_in[7]
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X11Y15         FDCE (Setup_fdce_C_D)        0.062    14.558    fir_filter_i4/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -16.714    
  -------------------------------------------------------------------
                         slack                                 -2.157    

Slack (VIOLATED) :        -2.153ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 9.191ns (75.625%)  route 2.962ns (24.375%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.552     4.558    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  fir_filter_i4/p_data_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  fir_filter_i4/p_data_reg[4][13]/Q
                         net (fo=18, routed)          0.609     5.623    fir_filter_i4/p_data_reg[4][13]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036     9.659 r  fir_filter_i4/RESIZE0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.661    fir_filter_i4/RESIZE0__1_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.179 r  fir_filter_i4/RESIZE0__2/P[22]
                         net (fo=26, routed)          1.028    12.207    fir_filter_i4/RESIZE0__2_n_83
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[4])
                                                      2.077    14.284 r  fir_filter_i4/RESIZE0__3/P[4]
                         net (fo=1, routed)           1.324    15.607    fir_filter_i4/RESIZE0__3_n_101
    SLICE_X11Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.731 r  fir_filter_i4/o_data[2]_i_11/O
                         net (fo=1, routed)           0.000    15.731    fir_filter_i4/o_data[2]_i_11_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.263 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.263    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.377 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.377    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.711 r  fir_filter_i4/o_data_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.711    fir_filter_i4/p_0_in[4]
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.446    14.210    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X11Y14         FDCE (Setup_fdce_C_D)        0.062    14.559    fir_filter_i4/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -16.711    
  -------------------------------------------------------------------
                         slack                                 -2.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.497%)  route 0.213ns (56.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.391    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  dds_sine_i3/r_nco_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.164     1.555 r  dds_sine_i3/r_nco_reg[21]/Q
                         net (fo=4, routed)           0.213     1.768    dds_sine_i3/sel[2]
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.873     1.947    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.446    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.629    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.774%)  route 0.219ns (57.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.391    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  dds_sine_i3/r_nco_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.164     1.555 r  dds_sine_i3/r_nco_reg[22]/Q
                         net (fo=4, routed)           0.219     1.774    dds_sine_i3/sel[3]
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.873     1.947    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.446    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.629    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.594%)  route 0.221ns (57.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.391    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  dds_sine_i3/r_nco_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.164     1.555 r  dds_sine_i3/r_nco_reg[25]/Q
                         net (fo=4, routed)           0.221     1.776    dds_sine_i3/sel[6]
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.873     1.947    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.446    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.629    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.457%)  route 0.222ns (57.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.391    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  dds_sine_i3/r_nco_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.164     1.555 r  dds_sine_i3/r_nco_reg[23]/Q
                         net (fo=4, routed)           0.222     1.777    dds_sine_i3/sel[4]
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.873     1.947    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.446    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.629    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.561     1.388    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y16         FDCE                                         r  fir_filter_i4/p_data_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.141     1.529 r  fir_filter_i4/p_data_reg[0][3]/Q
                         net (fo=1, routed)           0.112     1.641    fir_filter_i4/p_data_reg[0][3]
    SLICE_X13Y15         FDCE                                         r  fir_filter_i4/p_data_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.830     1.903    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y15         FDCE                                         r  fir_filter_i4/p_data_reg[1][3]/C
                         clock pessimism             -0.500     1.403    
    SLICE_X13Y15         FDCE (Hold_fdce_C_D)         0.066     1.469    fir_filter_i4/p_data_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.563     1.390    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  fir_filter_i4/p_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.141     1.531 r  fir_filter_i4/p_data_reg[2][0]/Q
                         net (fo=2, routed)           0.122     1.653    fir_filter_i4/p_data_reg[2][0]
    SLICE_X13Y11         FDCE                                         r  fir_filter_i4/p_data_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.834     1.907    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y11         FDCE                                         r  fir_filter_i4/p_data_reg[3][0]/C
                         clock pessimism             -0.500     1.407    
    SLICE_X13Y11         FDCE (Hold_fdce_C_D)         0.070     1.477    fir_filter_i4/p_data_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.562     1.389    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  dds_sine_i3/o_sine_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_fdce_C_Q)         0.164     1.553 r  dds_sine_i3/o_sine_reg[2]/Q
                         net (fo=1, routed)           0.117     1.669    fir_filter_i4/D[2]
    SLICE_X9Y15          FDCE                                         r  fir_filter_i4/p_data_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.830     1.903    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y15          FDCE                                         r  fir_filter_i4/p_data_reg[0][2]/C
                         clock pessimism             -0.480     1.423    
    SLICE_X9Y15          FDCE (Hold_fdce_C_D)         0.070     1.493    fir_filter_i4/p_data_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[4][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.289%)  route 0.139ns (49.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.553     1.380    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  fir_filter_i4/p_data_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141     1.521 r  fir_filter_i4/p_data_reg[4][7]/Q
                         net (fo=1, routed)           0.139     1.660    fir_filter_i4/p_data_reg[4][7]
    SLICE_X11Y24         FDCE                                         r  fir_filter_i4/p_data_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.820     1.893    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y24         FDCE                                         r  fir_filter_i4/p_data_reg[5][7]/C
                         clock pessimism             -0.480     1.413    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.070     1.483    fir_filter_i4/p_data_reg[5][7]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.327%)  route 0.219ns (59.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.391    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  dds_sine_i3/r_nco_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.148     1.539 r  dds_sine_i3/r_nco_reg[26]/Q
                         net (fo=4, routed)           0.219     1.758    dds_sine_i3/sel[7]
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.873     1.947    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.446    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130     1.576    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.266%)  route 0.220ns (59.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.391    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  dds_sine_i3/r_nco_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.148     1.539 r  dds_sine_i3/r_nco_reg[29]/Q
                         net (fo=4, routed)           0.220     1.758    dds_sine_i3/sel[10]
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.873     1.947    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.446    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129     1.575    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    dds_sine_i3/lut_addr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    dds_sine_i3/lut_addr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    dds_sine_i3/lut_addr_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    dds_sine_i3/lut_addr_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y13   fir_filter_i4/o_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y15   fir_filter_i4/o_data_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y26   fir_filter_i4/p_data_reg[4][4]_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y26    fir_filter_i4/p_data_reg[4][7]_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y29   fir_filter_i4/p_data_reg[4][12]_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y29   fir_filter_i4/p_data_reg[4][12]_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   fir_filter_i4/p_data_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   fir_filter_i4/p_data_reg[0][8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y18   fir_filter_i4/p_data_reg[1][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y19   fir_filter_i4/p_data_reg[1][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y27   fir_filter_i4/p_data_reg[4][10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y27    fir_filter_i4/p_data_reg[4][11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y27    fir_filter_i4/p_data_reg[4][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y27   fir_filter_i4/p_data_reg[4][8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y27   fir_filter_i4/p_data_reg[4][9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y10   fir_filter_i4/p_data_reg[2][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y10   fir_filter_i4/p_data_reg[2][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y10   fir_filter_i4/p_data_reg[2][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y9    fir_filter_i4/p_data_reg[2][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y11   fir_filter_i4/p_data_reg[3][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y10   fir_filter_i4/p_data_reg[3][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y9    fir_filter_i4/p_data_reg[3][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y10   fir_filter_i4/p_data_reg[3][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y11   fir_filter_i4/p_data_reg[3][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y10   fir_filter_i4/p_data_reg[3][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.761ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 1.055ns (12.917%)  route 7.112ns (87.083%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.638     4.569    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.693 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          3.474     8.167    dds_sine_i3/start_phase[31]
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.447    14.211    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[25]/C
                         clock pessimism              0.000    14.211    
                         clock uncertainty           -0.025    14.186    
    SLICE_X9Y11          FDCE (Setup_fdce_C_D)       -0.058    14.128    dds_sine_i3/r_start_phase_reg[25]
  -------------------------------------------------------------------
                         required time                         14.128    
                         arrival time                          -8.167    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 1.055ns (12.999%)  route 7.060ns (87.001%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.638     4.569    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.693 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          3.422     8.115    dds_sine_i3/start_phase[31]
    SLICE_X7Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.514    14.278    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[27]/C
                         clock pessimism              0.000    14.278    
                         clock uncertainty           -0.025    14.253    
    SLICE_X7Y11          FDCE (Setup_fdce_C_D)       -0.058    14.195    dds_sine_i3/r_start_phase_reg[27]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 1.055ns (13.223%)  route 6.923ns (86.777%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.638     4.569    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.693 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          3.285     7.977    dds_sine_i3/start_phase[31]
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.447    14.211    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[23]/C
                         clock pessimism              0.000    14.211    
                         clock uncertainty           -0.025    14.186    
    SLICE_X9Y11          FDCE (Setup_fdce_C_D)       -0.061    14.125    dds_sine_i3/r_start_phase_reg[23]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -7.977    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.926ns  (logic 1.055ns (13.309%)  route 6.871ns (86.691%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.638     4.569    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.693 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          3.233     7.926    dds_sine_i3/start_phase[31]
    SLICE_X7Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.514    14.278    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[24]/C
                         clock pessimism              0.000    14.278    
                         clock uncertainty           -0.025    14.253    
    SLICE_X7Y11          FDCE (Setup_fdce_C_D)       -0.061    14.192    dds_sine_i3/r_start_phase_reg[24]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 1.055ns (13.544%)  route 6.733ns (86.456%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.638     4.569    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.693 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          3.096     7.788    dds_sine_i3/start_phase[31]
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.447    14.211    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[22]/C
                         clock pessimism              0.000    14.211    
                         clock uncertainty           -0.025    14.186    
    SLICE_X9Y11          FDCE (Setup_fdce_C_D)       -0.089    14.097    dds_sine_i3/r_start_phase_reg[22]
  -------------------------------------------------------------------
                         required time                         14.097    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 1.055ns (13.544%)  route 6.733ns (86.456%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.638     4.569    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.693 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          3.096     7.788    dds_sine_i3/start_phase[31]
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.447    14.211    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[29]/C
                         clock pessimism              0.000    14.211    
                         clock uncertainty           -0.025    14.186    
    SLICE_X9Y11          FDCE (Setup_fdce_C_D)       -0.077    14.109    dds_sine_i3/r_start_phase_reg[29]
  -------------------------------------------------------------------
                         required time                         14.109    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.736ns  (logic 1.055ns (13.635%)  route 6.682ns (86.365%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.638     4.569    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.693 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          3.044     7.736    dds_sine_i3/start_phase[31]
    SLICE_X7Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.514    14.278    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[20]/C
                         clock pessimism              0.000    14.278    
                         clock uncertainty           -0.025    14.253    
    SLICE_X7Y11          FDCE (Setup_fdce_C_D)       -0.089    14.164    dds_sine_i3/r_start_phase_reg[20]
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.736ns  (logic 1.055ns (13.635%)  route 6.682ns (86.365%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.638     4.569    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.693 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          3.044     7.736    dds_sine_i3/start_phase[31]
    SLICE_X7Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.514    14.278    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000    14.278    
                         clock uncertainty           -0.025    14.253    
    SLICE_X7Y11          FDCE (Setup_fdce_C_D)       -0.077    14.176    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 1.055ns (13.882%)  route 6.544ns (86.118%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.638     4.569    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.693 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.906     7.599    dds_sine_i3/start_phase[31]
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.447    14.211    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[21]/C
                         clock pessimism              0.000    14.211    
                         clock uncertainty           -0.025    14.186    
    SLICE_X9Y11          FDCE (Setup_fdce_C_D)       -0.075    14.111    dds_sine_i3/r_start_phase_reg[21]
  -------------------------------------------------------------------
                         required time                         14.111    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.524ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 1.055ns (13.882%)  route 6.544ns (86.118%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           3.638     4.569    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.693 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          2.906     7.599    dds_sine_i3/start_phase[31]
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.447    14.211    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[26]/C
                         clock pessimism              0.000    14.211    
                         clock uncertainty           -0.025    14.186    
    SLICE_X9Y11          FDCE (Setup_fdce_C_D)       -0.063    14.123    dds_sine_i3/r_start_phase_reg[26]
  -------------------------------------------------------------------
                         required time                         14.123    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  6.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.205ns (7.418%)  route 2.559ns (92.582%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.297     1.457    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.502 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.262     2.764    dds_sine_i3/start_phase[31]
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.834     1.907    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[26]/C
                         clock pessimism              0.000     1.907    
                         clock uncertainty            0.025     1.932    
    SLICE_X9Y11          FDCE (Hold_fdce_C_D)         0.071     2.003    dds_sine_i3/r_start_phase_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.205ns (7.418%)  route 2.559ns (92.582%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.297     1.457    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.502 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.262     2.764    dds_sine_i3/start_phase[31]
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.834     1.907    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[21]/C
                         clock pessimism              0.000     1.907    
                         clock uncertainty            0.025     1.932    
    SLICE_X9Y11          FDCE (Hold_fdce_C_D)         0.067     1.999    dds_sine_i3/r_start_phase_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.205ns (7.333%)  route 2.591ns (92.667%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.297     1.457    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.502 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.295     2.796    dds_sine_i3/start_phase[31]
    SLICE_X7Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[28]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X7Y11          FDCE (Hold_fdce_C_D)         0.071     2.031    dds_sine_i3/r_start_phase_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.205ns (7.333%)  route 2.591ns (92.667%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.297     1.457    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.502 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.295     2.796    dds_sine_i3/start_phase[31]
    SLICE_X7Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[19]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X7Y11          FDCE (Hold_fdce_C_D)         0.067     2.027    dds_sine_i3/r_start_phase_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 0.205ns (7.260%)  route 2.619ns (92.740%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.297     1.457    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.502 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.323     2.824    dds_sine_i3/start_phase[31]
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.834     1.907    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[29]/C
                         clock pessimism              0.000     1.907    
                         clock uncertainty            0.025     1.932    
    SLICE_X9Y11          FDCE (Hold_fdce_C_D)         0.066     1.998    dds_sine_i3/r_start_phase_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 0.205ns (7.260%)  route 2.619ns (92.740%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.297     1.457    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.502 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.323     2.824    dds_sine_i3/start_phase[31]
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.834     1.907    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[22]/C
                         clock pessimism              0.000     1.907    
                         clock uncertainty            0.025     1.932    
    SLICE_X9Y11          FDCE (Hold_fdce_C_D)         0.063     1.995    dds_sine_i3/r_start_phase_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.205ns (7.178%)  route 2.652ns (92.822%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.297     1.457    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.502 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.355     2.857    dds_sine_i3/start_phase[31]
    SLICE_X7Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X7Y11          FDCE (Hold_fdce_C_D)         0.066     2.026    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.205ns (7.192%)  route 2.646ns (92.808%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.297     1.457    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.502 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.349     2.851    dds_sine_i3/start_phase[31]
    SLICE_X6Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  dds_sine_i3/r_start_phase_reg[30]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.059     2.019    dds_sine_i3/r_start_phase_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.205ns (7.178%)  route 2.652ns (92.822%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.297     1.457    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.502 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.355     2.857    dds_sine_i3/start_phase[31]
    SLICE_X7Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[20]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.025     1.960    
    SLICE_X7Y11          FDCE (Hold_fdce_C_D)         0.063     2.023    dds_sine_i3/r_start_phase_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.205ns (7.108%)  route 2.680ns (92.892%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.297     1.457    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.502 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.383     2.885    dds_sine_i3/start_phase[31]
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.834     1.907    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[23]/C
                         clock pessimism              0.000     1.907    
                         clock uncertainty            0.025     1.932    
    SLICE_X9Y11          FDCE (Hold_fdce_C_D)         0.070     2.002    dds_sine_i3/r_start_phase_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.883    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.928ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 3.063ns (58.432%)  route 2.179ns (41.568%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456     5.026 r  fir_filter_i4/o_data_reg[0]/Q
                         net (fo=1, routed)           2.179     7.205    sine_out_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         2.607     9.813 r  sine_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.813    sine_out[0]
    U15                                                               r  sine_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 3.063ns (58.441%)  route 2.178ns (41.559%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456     5.026 r  fir_filter_i4/o_data_reg[2]/Q
                         net (fo=1, routed)           2.178     7.204    sine_out_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         2.607     9.811 r  sine_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.811    sine_out[2]
    W13                                                               r  sine_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 3.055ns (58.294%)  route 2.185ns (41.706%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDCE (Prop_fdce_C_Q)         0.456     5.026 r  fir_filter_i4/o_data_reg[3]/Q
                         net (fo=1, routed)           2.185     7.211    sine_out_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.599     9.810 r  sine_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.810    sine_out[3]
    W15                                                               r  sine_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 3.054ns (58.390%)  route 2.176ns (41.610%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456     5.026 r  fir_filter_i4/o_data_reg[1]/Q
                         net (fo=1, routed)           2.176     7.202    sine_out_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598     9.799 r  sine_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.799    sine_out[1]
    W14                                                               r  sine_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 3.070ns (58.844%)  route 2.147ns (41.156%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDCE (Prop_fdce_C_Q)         0.456     5.026 r  fir_filter_i4/o_data_reg[4]/Q
                         net (fo=1, routed)           2.147     7.173    sine_out_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.614     9.787 r  sine_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.787    sine_out[4]
    V15                                                               r  sine_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 3.068ns (59.114%)  route 2.122ns (40.886%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDCE (Prop_fdce_C_Q)         0.456     5.026 r  fir_filter_i4/o_data_reg[6]/Q
                         net (fo=1, routed)           2.122     7.148    sine_out_OBUF[6]
    W16                  OBUF (Prop_obuf_I_O)         2.612     9.759 r  sine_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.759    sine_out[6]
    W16                                                               r  sine_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 3.065ns (59.051%)  route 2.126ns (40.949%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.562     4.568    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.456     5.024 r  fir_filter_i4/o_data_reg[8]/Q
                         net (fo=1, routed)           2.126     7.149    sine_out_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         2.609     9.759 r  sine_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.759    sine_out[8]
    V16                                                               r  sine_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 3.052ns (58.972%)  route 2.124ns (41.028%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDCE (Prop_fdce_C_Q)         0.456     5.026 r  fir_filter_i4/o_data_reg[5]/Q
                         net (fo=1, routed)           2.124     7.149    sine_out_OBUF[5]
    W17                  OBUF (Prop_obuf_I_O)         2.596     9.746 r  sine_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.746    sine_out[5]
    W17                                                               r  sine_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 3.056ns (59.316%)  route 2.096ns (40.684%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.562     4.568    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.456     5.024 r  fir_filter_i4/o_data_reg[10]/Q
                         net (fo=1, routed)           2.096     7.120    sine_out_OBUF[10]
    U17                  OBUF (Prop_obuf_I_O)         2.600     9.720 r  sine_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.720    sine_out[10]
    U17                                                               r  sine_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[15]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 3.058ns (59.425%)  route 2.088ns (40.575%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.560     4.566    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y17         FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.456     5.022 r  fir_filter_i4/o_data_reg[15]/Q
                         net (fo=1, routed)           2.088     7.110    sine_out_OBUF[15]
    V19                  OBUF (Prop_obuf_I_O)         2.602     9.712 r  sine_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.712    sine_out[15]
    V19                                                               r  sine_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  0.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.928ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 1.254ns (81.428%)  route 0.286ns (18.572%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.840    lopt_12
    R19                  OBUF (Prop_obuf_I_O)         1.113     2.953 r  sine_in_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.953    sine_in[8]
    R19                                                               r  sine_in[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.943ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 1.270ns (81.613%)  route 0.286ns (18.387%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.839    lopt_11
    M19                  OBUF (Prop_obuf_I_O)         1.129     2.968 r  sine_in_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.968    sine_in[7]
    M19                                                               r  sine_in[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.948ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 1.244ns (79.565%)  route 0.319ns (20.435%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  dds_sine_i3/o_sine_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.319     1.870    lopt_8
    N17                  OBUF (Prop_obuf_I_O)         1.103     2.973 r  sine_in_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.973    sine_in[4]
    N17                                                               r  sine_in[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.962ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 1.252ns (79.488%)  route 0.323ns (20.512%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  dds_sine_i3/o_sine_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.877    lopt_5
    R18                  OBUF (Prop_obuf_I_O)         1.111     2.987 r  sine_in_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.987    sine_in[1]
    R18                                                               r  sine_in[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.964ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 1.252ns (79.494%)  route 0.323ns (20.506%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.587     1.414    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  dds_sine_i3/o_sine_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  dds_sine_i3/o_sine_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.878    lopt
    U19                  OBUF (Prop_obuf_I_O)         1.111     2.989 r  sine_in_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.989    sine_in[0]
    U19                                                               r  sine_in[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.989ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[11]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 1.247ns (77.797%)  route 0.356ns (22.203%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y28          FDCE                                         r  dds_sine_i3/o_sine_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.356     1.909    lopt_2
    N18                  OBUF (Prop_obuf_I_O)         1.106     3.014 r  sine_in_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.014    sine_in[11]
    N18                                                               r  sine_in[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.991ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 1.248ns (77.834%)  route 0.355ns (22.166%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  dds_sine_i3/o_sine_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.355     1.909    lopt_7
    P17                  OBUF (Prop_obuf_I_O)         1.107     3.016 r  sine_in_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.016    sine_in[3]
    P17                                                               r  sine_in[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             2.997ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 1.282ns (79.448%)  route 0.332ns (20.552%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.582     1.409    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  dds_sine_i3/o_sine_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.141     1.550 r  dds_sine_i3/o_sine_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.332     1.881    lopt_10
    L17                  OBUF (Prop_obuf_I_O)         1.141     3.022 r  sine_in_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.022    sine_in[6]
    L17                                                               r  sine_in[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  2.997    

Slack (MET) :             2.997ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 1.265ns (78.597%)  route 0.344ns (21.403%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  dds_sine_i3/o_sine_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.344     1.898    lopt_6
    P18                  OBUF (Prop_obuf_I_O)         1.124     3.022 r  sine_in_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.022    sine_in[2]
    P18                                                               r  sine_in[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  2.997    

Slack (MET) :             3.003ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 1.248ns (77.212%)  route 0.368ns (22.788%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.368     1.921    lopt_13
    P19                  OBUF (Prop_obuf_I_O)         1.107     3.028 r  sine_in_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.028    sine_in[9]
    P19                                                               r  sine_in[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  3.003    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.719ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.880ns  (logic 1.058ns (9.727%)  route 9.822ns (90.273%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.253     4.187    fir_filter_i4/rstb_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124     4.311 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         6.569    10.880    fir_filter_i4/rstb
    SLICE_X11Y32         FDCE                                         f  fir_filter_i4/p_data_reg[5][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.443    14.207    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y32         FDCE                                         r  fir_filter_i4/p_data_reg[5][9]/C
                         clock pessimism              0.000    14.207    
                         clock uncertainty           -0.035    14.172    
    SLICE_X11Y32         FDCE (Recov_fdce_C_CLR)     -0.405    13.767    fir_filter_i4/p_data_reg[5][9]
  -------------------------------------------------------------------
                         required time                         13.767    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[13]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.926ns  (logic 1.058ns (9.685%)  route 9.868ns (90.315%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.253     4.187    fir_filter_i4/rstb_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124     4.311 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         6.615    10.926    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X0Y31          FDCE                                         f  dds_sine_i3/o_sine_reg[13]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.509    14.273    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  dds_sine_i3/o_sine_reg[13]_lopt_replica/C
                         clock pessimism              0.000    14.273    
                         clock uncertainty           -0.035    14.238    
    SLICE_X0Y31          FDCE (Recov_fdce_C_CLR)     -0.405    13.833    dds_sine_i3/o_sine_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.741ns  (logic 1.058ns (9.852%)  route 9.683ns (90.148%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.253     4.187    fir_filter_i4/rstb_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124     4.311 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         6.430    10.741    fir_filter_i4/rstb
    SLICE_X11Y31         FDCE                                         f  fir_filter_i4/p_data_reg[5][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.441    14.205    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  fir_filter_i4/p_data_reg[5][13]/C
                         clock pessimism              0.000    14.205    
                         clock uncertainty           -0.035    14.170    
    SLICE_X11Y31         FDCE (Recov_fdce_C_CLR)     -0.405    13.765    fir_filter_i4/p_data_reg[5][13]
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.741ns  (logic 1.058ns (9.852%)  route 9.683ns (90.148%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.253     4.187    fir_filter_i4/rstb_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124     4.311 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         6.430    10.741    fir_filter_i4/rstb
    SLICE_X11Y31         FDCE                                         f  fir_filter_i4/p_data_reg[5][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.441    14.205    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  fir_filter_i4/p_data_reg[5][5]/C
                         clock pessimism              0.000    14.205    
                         clock uncertainty           -0.035    14.170    
    SLICE_X11Y31         FDCE (Recov_fdce_C_CLR)     -0.405    13.765    fir_filter_i4/p_data_reg[5][5]
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.032ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.730ns  (logic 1.058ns (9.862%)  route 9.672ns (90.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.253     4.187    fir_filter_i4/rstb_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124     4.311 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         6.419    10.730    fir_filter_i4/rstb
    SLICE_X9Y30          FDCE                                         f  fir_filter_i4/p_data_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.439    14.203    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y30          FDCE                                         r  fir_filter_i4/p_data_reg[5][0]/C
                         clock pessimism              0.000    14.203    
                         clock uncertainty           -0.035    14.168    
    SLICE_X9Y30          FDCE (Recov_fdce_C_CLR)     -0.405    13.763    fir_filter_i4/p_data_reg[5][0]
  -------------------------------------------------------------------
                         required time                         13.763    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                  3.032    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_coeff_reg[5][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.593ns  (logic 1.058ns (9.990%)  route 9.535ns (90.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.253     4.187    fir_filter_i4/rstb_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124     4.311 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         6.282    10.593    fir_filter_i4/rstb
    SLICE_X11Y30         FDCE                                         f  fir_filter_i4/r_coeff_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  fir_filter_i4/r_coeff_reg[5][0]/C
                         clock pessimism              0.000    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405    13.764    fir_filter_i4/r_coeff_reg[5][0]
  -------------------------------------------------------------------
                         required time                         13.764    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_coeff_reg[5][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.593ns  (logic 1.058ns (9.990%)  route 9.535ns (90.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.253     4.187    fir_filter_i4/rstb_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124     4.311 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         6.282    10.593    fir_filter_i4/rstb
    SLICE_X11Y30         FDCE                                         f  fir_filter_i4/r_coeff_reg[5][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  fir_filter_i4/r_coeff_reg[5][2]/C
                         clock pessimism              0.000    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405    13.764    fir_filter_i4/r_coeff_reg[5][2]
  -------------------------------------------------------------------
                         required time                         13.764    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_coeff_reg[5][3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.593ns  (logic 1.058ns (9.990%)  route 9.535ns (90.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.253     4.187    fir_filter_i4/rstb_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124     4.311 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         6.282    10.593    fir_filter_i4/rstb
    SLICE_X11Y30         FDCE                                         f  fir_filter_i4/r_coeff_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  fir_filter_i4/r_coeff_reg[5][3]/C
                         clock pessimism              0.000    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405    13.764    fir_filter_i4/r_coeff_reg[5][3]
  -------------------------------------------------------------------
                         required time                         13.764    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[8]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.647ns  (logic 1.058ns (9.939%)  route 9.589ns (90.061%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.253     4.187    fir_filter_i4/rstb_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124     4.311 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         6.336    10.647    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X0Y29          FDCE                                         f  dds_sine_i3/o_sine_reg[8]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.508    14.272    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                         clock pessimism              0.000    14.272    
                         clock uncertainty           -0.035    14.237    
    SLICE_X0Y29          FDCE (Recov_fdce_C_CLR)     -0.405    13.832    dds_sine_i3/o_sine_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.832    
                         arrival time                         -10.647    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.555ns  (logic 1.058ns (10.026%)  route 9.497ns (89.974%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.253     4.187    fir_filter_i4/rstb_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124     4.311 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         6.244    10.555    fir_filter_i4/rstb
    SLICE_X9Y15          FDCE                                         f  fir_filter_i4/p_data_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.444    14.208    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y15          FDCE                                         r  fir_filter_i4/p_data_reg[0][2]/C
                         clock pessimism              0.000    14.208    
                         clock uncertainty           -0.035    14.173    
    SLICE_X9Y15          FDCE (Recov_fdce_C_CLR)     -0.405    13.768    fir_filter_i4/p_data_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  3.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_sync_reset_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.208ns (8.023%)  route 2.389ns (91.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.295     1.458    fir_filter_i4/rstb_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.503 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         1.094     2.598    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X0Y7           FDPE                                         f  dds_sine_i3/r_sync_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.865     1.938    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y7           FDPE                                         r  dds_sine_i3/r_sync_reset_reg/C
                         clock pessimism              0.000     1.938    
                         clock uncertainty            0.035     1.973    
    SLICE_X0Y7           FDPE (Remov_fdpe_C_PRE)     -0.095     1.878    dds_sine_i3/r_sync_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.208ns (7.600%)  route 2.534ns (92.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.295     1.458    fir_filter_i4/rstb_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.503 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         1.239     2.742    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X6Y11          FDCE                                         f  dds_sine_i3/r_nco_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  dds_sine_i3/r_nco_reg[19]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.035     1.970    
    SLICE_X6Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.903    dds_sine_i3/r_nco_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[20]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.208ns (7.600%)  route 2.534ns (92.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.295     1.458    fir_filter_i4/rstb_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.503 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         1.239     2.742    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X6Y11          FDCE                                         f  dds_sine_i3/r_nco_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  dds_sine_i3/r_nco_reg[20]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.035     1.970    
    SLICE_X6Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.903    dds_sine_i3/r_nco_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[24]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.208ns (7.600%)  route 2.534ns (92.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.295     1.458    fir_filter_i4/rstb_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.503 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         1.239     2.742    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X6Y11          FDCE                                         f  dds_sine_i3/r_nco_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  dds_sine_i3/r_nco_reg[24]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.035     1.970    
    SLICE_X6Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.903    dds_sine_i3/r_nco_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[27]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.208ns (7.600%)  route 2.534ns (92.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.295     1.458    fir_filter_i4/rstb_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.503 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         1.239     2.742    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X6Y11          FDCE                                         f  dds_sine_i3/r_nco_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  dds_sine_i3/r_nco_reg[27]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.035     1.970    
    SLICE_X6Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.903    dds_sine_i3/r_nco_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[28]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.208ns (7.600%)  route 2.534ns (92.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.295     1.458    fir_filter_i4/rstb_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.503 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         1.239     2.742    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X6Y11          FDCE                                         f  dds_sine_i3/r_nco_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  dds_sine_i3/r_nco_reg[28]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.035     1.970    
    SLICE_X6Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.903    dds_sine_i3/r_nco_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.208ns (7.600%)  route 2.534ns (92.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.295     1.458    fir_filter_i4/rstb_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.503 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         1.239     2.742    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X6Y11          FDCE                                         f  dds_sine_i3/r_nco_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  dds_sine_i3/r_nco_reg[31]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.035     1.970    
    SLICE_X6Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.903    dds_sine_i3/r_nco_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.208ns (7.600%)  route 2.534ns (92.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.295     1.458    fir_filter_i4/rstb_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.503 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         1.239     2.742    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X7Y11          FDCE                                         f  dds_sine_i3/r_start_phase_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[19]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.035     1.970    
    SLICE_X7Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.878    dds_sine_i3/r_start_phase_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[20]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.208ns (7.600%)  route 2.534ns (92.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.295     1.458    fir_filter_i4/rstb_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.503 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         1.239     2.742    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X7Y11          FDCE                                         f  dds_sine_i3/r_start_phase_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[20]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.035     1.970    
    SLICE_X7Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.878    dds_sine_i3/r_start_phase_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[24]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.208ns (7.600%)  route 2.534ns (92.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.295     1.458    fir_filter_i4/rstb_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.503 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=212, routed)         1.239     2.742    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X7Y11          FDCE                                         f  dds_sine_i3/r_start_phase_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.935    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  dds_sine_i3/r_start_phase_reg[24]/C
                         clock pessimism              0.000     1.935    
                         clock uncertainty            0.035     1.970    
    SLICE_X7Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.878    dds_sine_i3/r_start_phase_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.864    





