// Seed: 3619638374
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    output logic id_2,
    output wor id_3
    , id_39,
    input uwire id_4,
    input tri0 id_5,
    input supply0 id_6,
    output tri1 id_7,
    input logic id_8,
    output wand id_9,
    output uwire id_10,
    output supply0 id_11,
    output tri1 id_12,
    input tri1 id_13,
    input wand id_14,
    output uwire id_15,
    input supply1 id_16,
    input tri1 id_17,
    output logic id_18,
    input supply1 id_19,
    input uwire id_20
    , id_40,
    output uwire id_21,
    input uwire id_22,
    input wire id_23,
    output tri0 id_24,
    input supply0 id_25,
    output tri1 id_26,
    input tri id_27,
    input supply0 id_28,
    input tri id_29,
    input wor id_30,
    input wire id_31,
    input tri id_32,
    input logic id_33,
    input tri1 id_34,
    output tri1 id_35,
    output wand id_36,
    output tri id_37
);
  always @(posedge 1 or negedge id_13)
    if (id_29) begin : LABEL_0
      disable id_41;
      if (1)
        if (id_5) begin : LABEL_0
          begin : LABEL_0
            begin : LABEL_0
              id_2 <= id_8;
            end
          end
        end else begin : LABEL_0
          id_18 <= id_33;
        end
    end
  assign id_39 = id_37++;
  module_0 modCall_1 (
      id_41,
      id_40,
      id_41,
      id_41,
      id_39,
      id_39,
      id_41
  );
endmodule
