peak:0.0377865233773
delay:0.0349879795332
circuits:0.025158173063
ga:0.0217167060909
eff:0.0172194090107
powers:0.0170400271901
dissipation:0.0151349557172
circuit:0.0149899720453
combinational:0.0137114359137
gate:0.0125516299309
sustainable:0.0116791598311
psf:0.0111417018907
switching:0.010628337699
opt:0.00944020085522
cmos:0.00855454018799
power:0.00829869378842
optimized:0.00785428784066
cycle:0.00741018028674
capacitive:0.00688776360428
activity:0.00677857968174
estimation:0.00658485959796
population:0.0063574016845
gates:0.00611112297992
am2910:0.00594004841939
estimates:0.00583078861751
dev:0.00582877530878
fanouts:0.00575769124528
vlsi:0.00555859281555
sequential:0.00526279359898
iscas85:0.00510522732018
impr:0.00445668075627
rnd:0.00424696721132
deviated:0.00424696721132
vectors:0.00423107923871
var:0.00413373336077
fitness:0.00398493918164
glitches:0.00395107944269
atg:0.00394243621767
s713:0.00394243621767
hazards:0.00393231933177
delays:0.00391042749007
399:0.0035927303358
div16:0.00356402905163
v1:0.00355610590001
636:0.00333072874788
522:0.00323256725407
v2:0.00319173372008
crossover:0.00318795134531
s526:0.00318522540849
measures:0.00311285489451
individuals:0.003081279841
362:0.00303216286234
simulations:0.00294882958885
dissipated:0.00287884562264
c432:0.00287884562264
iscas89:0.00287884562264
estimated:0.00272062874094
proc16:0.00262829081178
nicolici:0.00262829081178
deviations:0.00251032598618
dm:0.0024650238728
clock:0.00242222652494
c1355:0.00237601936776
s641:0.00237601936776
bashir:0.00237601936776
mult16:0.00237601936776
hashimi:0.00237601936776
sustain:0.00230113126987
sensitive:0.00229772412164
microprogram:0.00222834037814
825:0.00222834037814
toggles:0.00222834037814
currents:0.00222834037814
toggled:0.00222834037814
capacitance:0.00222370702267
deviation:0.00220036623854
synthesized:0.00218666037064
scan:0.00217950851918
g1:0.00217743005369
genetic:0.00217500560409
europe:0.00214102089014
985:0.00212348360566
simulated:0.00211009220135
flops:0.00205769768318
c2670:0.00204209092807
707:0.00204209092807
estimating:0.00204159481211
flip:0.00202279273674
c7552:0.00191923041509
stg:0.00191923041509
g3:0.00187041747559
676:0.00182732997718
offspring:0.00182732997718
correlations:0.00178926261541
driving:0.00176705268758
tournament:0.00175384132067
toggle:0.00172194090107
effects:0.00172179758263
833:0.00169257388812
occasions:0.00164001436339
consistently:0.00160947637707
unit:0.00158339259863
automation:0.00154646276414
sustained:0.00153408751324
cap:0.00153408751324
cycles:0.00151699274636
transition:0.0015071130846
mutation:0.00148247134845
nicola:0.00148247134845
internal:0.00147285393944
lakes:0.00146672991752
373:0.00143709213432
inputs:0.00142520639864
bdd:0.0014096112512
k2:0.00139658407852
voltage:0.00138398927096
nodes:0.00137620925566
750:0.00134852849116
counts:0.00133407345133
durations:0.00131608310585
4440:0.00131414540589
kamakoti:0.00131414540589
3828:0.00131414540589
sically:0.00131414540589
devanathan:0.00131414540589
packag:0.00131414540589
s382:0.00131414540589
6252:0.00131414540589
devi:0.00131414540589
hratch:0.00131414540589
s298:0.00131414540589
mangassarian:0.00131414540589
primary:0.00129307870858
synchronizing:0.00127669348803
frequency:0.00126829401536
238:0.00126744456607
benchmark:0.00126543961578
drops:0.00126271902277
tuple:0.00125717425227
sequences:0.00124194625253
cal:0.00124095463377
improvements:0.00123959396934
density:0.00122076771422
parents:0.00120046010554
251:0.00119284174361
s444:0.00118800968388
safarpour:0.00118800968388
j200:0.00118800968388
impracti:0.00118800968388
backtrace:0.00118800968388
s1238:0.00118800968388
overheating:0.00118800968388
randomly:0.0011720350599
france:0.00116401177027
near:0.00116275061514
resolving:0.00114999492665
bit:0.00114786505509
s400:0.00111417018907
042:0.00111417018907
952:0.00111417018907
widened:0.00111417018907
najm:0.00111417018907
veneris:0.00111417018907
000:0.00111119792645
accounted:0.00110524521918
evolutionary:0.00109924342066
ravikumar:0.00106174180283
abadir:0.00106174180283
c3540:0.00106174180283
821:0.00106174180283
3043:0.00106174180283
magdy:0.00106174180283
089:0.00106174180283
chromosomes:0.00106174180283
181:0.00104891120614
farid:0.00102104546404
maggiore:0.00102104546404
722:0.00102104546404
italicized:0.00102104546404
035:0.00102104546404
slight:0.00100389104943
random:0.00099081881785
sequencer:0.000987769860672
s5378:0.000987769860672
lago:0.000987769860672
788:0.000987769860672
721:0.000987769860672
0069:0.000987769860672
032:0.000987769860672
stresa:0.000987769860672
events:0.000978746018529
huge:0.00097238175645
surpass:0.000959615207546
cle:0.000959615207546
pulses:0.000959615207546
trends:0.000942878492195
trend:0.000938827626291
squeeze:0.000935208737794
805:0.000935208737794
fanins:0.000935208737794
delay models:0.0582654055056
peak power:0.0518571724858
delay model:0.048987361779
zero delay:0.036764319912
variable delay:0.0328596085354
the ga:0.0260707040993
peak powers:0.0259285862429
power dissipation:0.0191164939724
power estimation:0.0187281660554
ga based:0.0178299642474
opt eff:0.0172857241619
n cycle:0.0170869964384
unit delay:0.016715591482
sequential circuits:0.0159408842123
type 1:0.0151455221209
peak single:0.0144047701349
eff opt:0.0144047701349
the peak:0.0141632382017
1 variable:0.0134370555625
switching activity:0.0132605102072
four delay:0.0129642931214
cycle power:0.0129642931214
single cycle:0.0115694149238
vectors optimized:0.011523816108
random simulations:0.011523816108
type 2:0.011085138007
2 variable:0.0103282933241
peak n:0.0100833390945
three delay:0.0100833390945
of capacitive:0.0100833390945
gate delays:0.00992477981434
combinational circuits:0.00974165146308
vlsi circuits:0.00947239689679
the circuit:0.00928785767775
various delay:0.00920069038992
the zero:0.00894793967942
near peak:0.00868418233754
power estimates:0.00868418233754
sustainable power:0.00864286208096
and sustainable:0.00864286208096
capacitive nodes:0.00864286208096
different delay:0.00831757979947
based technique:0.00805087787863
power under:0.0078863060485
based estimates:0.0078863060485
optimized under:0.0078863060485
optimized peak:0.00720238506747
average improvements:0.00720238506747
3 399:0.00720238506747
underlying delay:0.00720238506747
iscas85 combinational:0.00720238506747
the delay:0.00718540012356
in cmos:0.00702685100138
powers are:0.00688552888271
of peak:0.00668623659279
peak or:0.00657192170708
psf s:0.00657192170708
maximum power:0.00620298738396
unit type:0.00594112842819
9 ga:0.00576190805398
model dm:0.00576190805398
optimized vectors:0.00576190805398
cycle switching:0.00576190805398
zero unit:0.00576190805398
peak sustainable:0.00576190805398
399 2:0.00576190805398
2 522:0.00576190805398
rnd 9:0.00576190805398
power measures:0.00576190805398
2 362:0.00576190805398
for peak:0.00576190805398
powers estimated:0.00576190805398
the eff:0.00576190805398
circuit single:0.00576190805398
models are:0.00575564335748
sequential circuit:0.0056830758031
the unit:0.00568284459432
the optimized:0.00557992920245
for sequential:0.00556194895984
non zero:0.00540992517538
and type:0.00537268141588
cmos vlsi:0.00530967423398
dissipation in:0.00530967423398
2 var:0.00525753736567
delay vectors:0.00525753736567
636 0:0.00525753736567
0 636:0.00525753736567
of fanouts:0.00525753736567
vector sequences:0.00525753736567
vectors on:0.00510615554333
synthesized circuits:0.00496238990717
1 var:0.00496238990717
estimation of:0.00495202675935
sensitive to:0.00488474521794
average power:0.00479894841519
simulated using:0.00479894841519
cycle and:0.00478133166859
dissipation can:0.00475290274256
activity in:0.00475077343157
execution times:0.00466998911953
of cmos:0.00459035258847
effects of:0.00455233841307
primary inputs:0.00451967192467
in circuits:0.00445749106186
switching density:0.00432143104048
produce peak:0.00432143104048
sustainable powers:0.00432143104048
ga framework:0.00432143104048
n sustain:0.00432143104048
the dev:0.00432143104048
frequency per:0.00432143104048
node psf:0.00432143104048
peak switching:0.00432143104048
ga optimized:0.00432143104048
circuits estimation:0.00432143104048
cycle able:0.00432143104048
ga rnd:0.00432143104048
atg based:0.00432143104048
for iscas85:0.00432143104048
362 2:0.00432143104048
power cycles:0.00432143104048
circuit activity:0.00432143104048
random estimates:0.00432143104048
maximum transition:0.00432143104048
for power:0.00416416791865
in vlsi:0.00413193390135
the population:0.00413193390135
circuits for:0.00410078136956
estimates are:0.00409828428736
the combinational:0.00408492443467
the gate:0.00407063937838
of primary:0.00404144374197
the fitness:0.00401534342936
the vectors:0.00397912837619
the power:0.0039630248408
sequence length:0.00395179782077
cycle cycle:0.00394315302425
vector sequence:0.00394315302425
u v1:0.00394315302425
iscas89 sequential:0.00394315302425
and hazards:0.00394315302425
other delay:0.00394315302425
g1 is:0.00394315302425
circuits power:0.00394315302425
switching frequency:0.00394315302425
powers under:0.00394315302425
best random:0.00394315302425
of power:0.00393303429892
estimates obtained:0.00383915873215
in combinational:0.00383915873215
v1 v2:0.00378871720207
or near:0.00376916681248
internal nodes:0.00374793259524
of gate:0.00374151510299
power dissipated:0.00372179243038
circuit during:0.00372179243038
delay assumption:0.00372179243038
delay assumptions:0.00372179243038
dissipated in:0.00372179243038
circuits circuit:0.00372179243038
glitches and:0.00372179243038
cmos combinational:0.00372179243038
optimized for:0.0035933835595
transition counts:0.00356467705692
powers for:0.00356467705692
every gate:0.00356467705692
output capacitance:0.00356467705692
single n:0.00356467705692
benchmark circuits:0.00354241871385
input vectors:0.00354241871385
individual the:0.00344276444136
average deviation:0.00344276444136
at internal:0.00344276444136
are simulated:0.00341455337454
power for:0.00338576325765
over various:0.0033431182964
entire circuit:0.0033431182964
in sequential:0.00333133433492
various time:0.00325883801241
under non:0.00325883801241
circuits are:0.00325651150271
the estimates:0.00320408844161
circuits the:0.00318853097283
extremely sensitive:0.00318580454039
population size:0.00318580454039
simulations are:0.00310657165344
the average:0.00307122610526
models as:0.00306873287649
flip flops:0.003063693326
lower power:0.003063693326
clock cycle:0.00303271416467
dissipation of:0.00301150757202
of delay:0.00299834607619
the powers:0.00296384836558
nicola nicolici:0.00288095402699
maximum switching:0.00288095402699
counts at:0.00288095402699
power produced:0.00288095402699
2 750:0.00288095402699
gates cap:0.00288095402699
the zero delay:0.020826024762
type 1 variable:0.0196884385148
the ga based:0.0180492214604
non zero delay:0.0152724181588
peak single cycle:0.0151449527037
eff opt eff:0.0151449527037
opt eff opt:0.0151449527037
1 variable delay:0.0151449527037
delay models are:0.0138849046383
zero delay model:0.013884016508
four delay models:0.0136304574333
variable delay models:0.0136304574333
type 2 variable:0.0136304574333
the unit delay:0.0131462336385
zero delay models:0.0121159621629
variable delay model:0.0121159621629
unit delay model:0.0118316102746
ga based technique:0.0106014668926
2 variable delay:0.0106014668926
three delay models:0.0106014668926
the peak power:0.0106014668926
peak n cycle:0.0106014668926
various delay models:0.0106014668926
in the circuit:0.00913997290821
peak power under:0.0090869716222
n cycle and:0.0090869716222
peak power dissipation:0.0090869716222
ga based estimates:0.0090869716222
cycle and sustainable:0.0090869716222
of capacitive nodes:0.00757247635184
of peak power:0.00757247635184
the underlying delay:0.00757247635184
underlying delay model:0.00757247635184
peak or near:0.00757247635184
or near peak:0.00757247635184
peak power estimation:0.00757247635184
single cycle power:0.00757247635184
the vectors optimized:0.00757247635184
delay models the:0.00757247635184
the delay model:0.00713065059576
switching activity in:0.00696219166989
and type 1:0.006942008254
delay models for:0.006942008254
cmos vlsi circuits:0.00657311681923
for sequential circuits:0.00646797081624
peak sustainable power:0.00605798108147
delay model dm:0.00605798108147
effects of delay:0.00605798108147
rnd 9 ga:0.00605798108147
zero unit type:0.00605798108147
number of capacitive:0.00605798108147
the peak powers:0.00605798108147
when the optimized:0.00605798108147
delay model are:0.00605798108147
vectors optimized for:0.00605798108147
3 399 2:0.00605798108147
type 1 var:0.00605798108147
type 2 var:0.00605798108147
vectors optimized under:0.00605798108147
peak power measures:0.00605798108147
all four delay:0.00605798108147
the four delay:0.00605798108147
n cycle power:0.00605798108147
the peak single:0.00605798108147
number of fanouts:0.00605798108147
delay vectors on:0.00605798108147
unit type 1:0.00605798108147
peak powers are:0.00605798108147
of primary inputs:0.00580182639158
power dissipation in:0.00568019211544
number of primary:0.00557287707771
delay models as:0.0055536066032
by the ga:0.0055536066032
0 636 0:0.0055536066032
activity in combinational:0.0055536066032
of delay models:0.00525849345539
under the zero:0.00525849345539
power dissipation can:0.00504905623209
sensitive to the:0.00488982206871
delay model the:0.00475376706384
in vlsi circuits:0.00475376706384
delay model is:0.00464146111326
in sequential circuits:0.00454415369235
for the zero:0.00454415369235
zero delay assumption:0.0045434858111
9 ga rnd:0.0045434858111
circuit single n:0.0045434858111
produce peak or:0.0045434858111
peak powers for:0.0045434858111
other delay models:0.0045434858111
cycle cycle able:0.0045434858111
the optimized peak:0.0045434858111
four different delay:0.0045434858111
for iscas85 combinational:0.0045434858111
the output capacitance:0.0045434858111
cycle power dissipation:0.0045434858111
near peak powers:0.0045434858111
vlsi circuits estimation:0.0045434858111
best random estimates:0.0045434858111
the random simulations:0.0045434858111
2 362 2:0.0045434858111
glitches and hazards:0.0045434858111
iscas85 combinational circuits:0.0045434858111
delay and type:0.0045434858111
and sustainable powers:0.0045434858111
capacitive nodes in:0.0045434858111
of maximum transition:0.0045434858111
single cycle switching:0.0045434858111
unit and type:0.0045434858111
ga rnd 9:0.0045434858111
maximum power cycles:0.0045434858111
single n sustain:0.0045434858111
the ga optimized:0.0045434858111
circuits estimation of:0.0045434858111
near peak power:0.0045434858111
peak powers estimated:0.0045434858111
frequency per node:0.0045434858111
per node psf:0.0045434858111
peak power estimates:0.0045434858111
the gate delays:0.0045434858111
optimized peak powers:0.0045434858111
the average improvements:0.0045434858111
will not vary:0.0045434858111
z u v1:0.0045434858111
random simulations are:0.0045434858111
over various time:0.0045434858111
different delay model:0.0045434858111
other three delay:0.0045434858111
of random simulations:0.0045434858111
switching frequency per:0.0045434858111
power estimation of:0.0045434858111
different delay models:0.0045434858111
under non zero:0.0045434858111
u v1 v2:0.0045434858111
power dissipated in:0.0045434858111
peak powers under:0.0045434858111
optimized for the:0.00445830166216
to the underlying:0.00441439867999
based estimates are:0.0041652049524
in cmos combinational:0.0041652049524
a different delay:0.0041652049524
optimized under the:0.0041652049524
cmos combinational circuits:0.0041652049524
the n cycle:0.0041652049524
the variable delay:0.0041652049524
circuits power estimation:0.0041652049524
every gate in:0.0041652049524
the vector sequence:0.0041652049524
psf s are:0.0041652049524
the best random:0.0041652049524
in cmos vlsi:0.0041652049524
to the delay:0.00413602936099
for the unit:0.00408566728326
for the ga:0.00394387009154
and type 2:0.00394387009154
the power dissipated:0.00394387009154
delay models and:0.00394387009154
is a 16:0.00394387009154
the circuit during:0.00394387009154
at internal nodes:0.00394387009154
simulated using the:0.00378679217407
for the n:0.0036836184995
the type 1:0.0036649234561
compared with the:0.00358739858058
the non zero:0.00357881864036
the entire circuit:0.00356532529788
the estimates obtained:0.00348109583495
power dissipation of:0.00348109583495
the power dissipation:0.00348109583495
extremely sensitive to:0.00340811526926
of the peak:0.00340811526926
the number of:0.00335782302351
the execution times:0.00329774615952
gate in the:0.00328611434422
for each circuit:0.00323398540812
for all four:0.00318638388291
test in europe:0.00308169477469
design automation and:0.00308169477469
automation and test:0.00308169477469
and test in:0.00306929092939
of the table:0.00306929092939
a 16 bit:0.00306425046245
c432 0 636:0.00302899054073
8 27 4:0.00302899054073
27 4 38:0.00302899054073
extreme delay sensitivity:0.00302899054073
cycle power for:0.00302899054073
cmos circuits under:0.00302899054073
model consistently gave:0.00302899054073
measured psf is:0.00302899054073
from randomly generated:0.00302899054073
variable delay the:0.00302899054073
several synthesized circuits:0.00302899054073
on effects of:0.00302899054073
maximum transition counts:0.00302899054073
dissipation in the:0.00302899054073
unit delay and:0.00302899054073
randomly generated vector:0.00302899054073
for estimating power:0.00302899054073
circuit gates cap:0.00302899054073
