### Hi there ðŸ‘‹, My name is Jason Xu

- ðŸ˜„ Pronouns: He/Him
- I'm a third-year Computer Engineering student at University of Waterloo
- I enjoy working on ASIC and FPGA designs with SystemVerilog
- I also enjoy low-level programming and systems programming, including device driver and firmware development, and operating system kernel development
- I design PCB with KiCAD

## Programming languages that I use:
- C
- C++
- Rust
- x86 and RISC-V Assembly Language

## Hardware description languages that I use:
- Verilog
- SystemVerilog
- VHDL

![](https://github-readme-stats.vercel.app/api?username=JasonBrave&show_icons=true&count_private=true&role=OWNER,COLLABORATOR,ORGANIZATION_MEMBER)
![](https://github-readme-stats.vercel.app/api/top-langs/?username=JasonBrave&layout=compact&langs_count=10&role=OWNER,COLLABORATOR)
