# Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 21:43:05 on Jan 27,2026
# vlog -reportprogress 300 -sv -f rtl_sv.f 
# -- Compiling interface chnl_intf
# -- Compiling module chnl_initiator
# -- Compiling module chnl_generator
# -- Compiling module tb1
# 
# Top level modules:
# 	tb1
# End time: 21:43:06 on Jan 27,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 21:43:06 on Jan 27,2026
# vlog -reportprogress 300 -sv -f rtl_v.f 
# -- Compiling module arbiter
# -- Compiling module mcdt
# -- Compiling module slave_fifo
# 
# Top level modules:
# 	mcdt
# End time: 21:43:06 on Jan 27,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
