// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.436600,HLS_SYN_LAT=32903,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=5,HLS_SYN_FF=2930,HLS_SYN_LUT=2647}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_Addr_A,
        a_0_EN_A,
        a_0_WEN_A,
        a_0_Din_A,
        a_0_Dout_A,
        a_0_Clk_A,
        a_0_Rst_A,
        a_1_Addr_A,
        a_1_EN_A,
        a_1_WEN_A,
        a_1_Din_A,
        a_1_Dout_A,
        a_1_Clk_A,
        a_1_Rst_A,
        b_0_Addr_A,
        b_0_EN_A,
        b_0_WEN_A,
        b_0_Din_A,
        b_0_Dout_A,
        b_0_Clk_A,
        b_0_Rst_A,
        b_1_Addr_A,
        b_1_EN_A,
        b_1_WEN_A,
        b_1_Din_A,
        b_1_Dout_A,
        b_1_Clk_A,
        b_1_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A
);

parameter    ap_ST_fsm_state1 = 34'b1;
parameter    ap_ST_fsm_pp0_stage0 = 34'b10;
parameter    ap_ST_fsm_pp0_stage1 = 34'b100;
parameter    ap_ST_fsm_pp0_stage2 = 34'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 34'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 34'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 34'b1000000;
parameter    ap_ST_fsm_pp0_stage6 = 34'b10000000;
parameter    ap_ST_fsm_pp0_stage7 = 34'b100000000;
parameter    ap_ST_fsm_pp0_stage8 = 34'b1000000000;
parameter    ap_ST_fsm_pp0_stage9 = 34'b10000000000;
parameter    ap_ST_fsm_pp0_stage10 = 34'b100000000000;
parameter    ap_ST_fsm_pp0_stage11 = 34'b1000000000000;
parameter    ap_ST_fsm_pp0_stage12 = 34'b10000000000000;
parameter    ap_ST_fsm_pp0_stage13 = 34'b100000000000000;
parameter    ap_ST_fsm_pp0_stage14 = 34'b1000000000000000;
parameter    ap_ST_fsm_pp0_stage15 = 34'b10000000000000000;
parameter    ap_ST_fsm_pp0_stage16 = 34'b100000000000000000;
parameter    ap_ST_fsm_pp0_stage17 = 34'b1000000000000000000;
parameter    ap_ST_fsm_pp0_stage18 = 34'b10000000000000000000;
parameter    ap_ST_fsm_pp0_stage19 = 34'b100000000000000000000;
parameter    ap_ST_fsm_pp0_stage20 = 34'b1000000000000000000000;
parameter    ap_ST_fsm_pp0_stage21 = 34'b10000000000000000000000;
parameter    ap_ST_fsm_pp0_stage22 = 34'b100000000000000000000000;
parameter    ap_ST_fsm_pp0_stage23 = 34'b1000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage24 = 34'b10000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage25 = 34'b100000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage26 = 34'b1000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage27 = 34'b10000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage28 = 34'b100000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage29 = 34'b1000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage30 = 34'b10000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage31 = 34'b100000000000000000000000000000000;
parameter    ap_ST_fsm_state168 = 34'b1000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv7_20 = 7'b100000;
parameter    ap_const_lv8_60 = 8'b1100000;
parameter    ap_const_lv8_A0 = 8'b10100000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv9_E0 = 9'b11100000;
parameter    ap_const_lv9_120 = 9'b100100000;
parameter    ap_const_lv9_160 = 9'b101100000;
parameter    ap_const_lv10_1E0 = 10'b111100000;
parameter    ap_const_lv11_400 = 11'b10000000000;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv54_0 = 54'b000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv10_2 = 10'b10;
parameter    ap_const_lv58_1 = 58'b1;
parameter    ap_const_lv10_3 = 10'b11;
parameter    ap_const_lv10_4 = 10'b100;
parameter    ap_const_lv58_2 = 58'b10;
parameter    ap_const_lv10_5 = 10'b101;
parameter    ap_const_lv10_6 = 10'b110;
parameter    ap_const_lv58_3 = 58'b11;
parameter    ap_const_lv10_7 = 10'b111;
parameter    ap_const_lv10_8 = 10'b1000;
parameter    ap_const_lv58_4 = 58'b100;
parameter    ap_const_lv10_9 = 10'b1001;
parameter    ap_const_lv10_A = 10'b1010;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv58_5 = 58'b101;
parameter    ap_const_lv10_B = 10'b1011;
parameter    ap_const_lv10_C = 10'b1100;
parameter    ap_const_lv58_6 = 58'b110;
parameter    ap_const_lv10_D = 10'b1101;
parameter    ap_const_lv10_E = 10'b1110;
parameter    ap_const_lv58_7 = 58'b111;
parameter    ap_const_lv10_F = 10'b1111;
parameter    ap_const_lv32_21 = 32'b100001;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_0_Addr_A;
output   a_0_EN_A;
output  [3:0] a_0_WEN_A;
output  [31:0] a_0_Din_A;
input  [31:0] a_0_Dout_A;
output   a_0_Clk_A;
output   a_0_Rst_A;
output  [31:0] a_1_Addr_A;
output   a_1_EN_A;
output  [3:0] a_1_WEN_A;
output  [31:0] a_1_Din_A;
input  [31:0] a_1_Dout_A;
output   a_1_Clk_A;
output   a_1_Rst_A;
output  [31:0] b_0_Addr_A;
output   b_0_EN_A;
output  [3:0] b_0_WEN_A;
output  [31:0] b_0_Din_A;
input  [31:0] b_0_Dout_A;
output   b_0_Clk_A;
output   b_0_Rst_A;
output  [31:0] b_1_Addr_A;
output   b_1_EN_A;
output  [3:0] b_1_WEN_A;
output  [31:0] b_1_Din_A;
input  [31:0] b_1_Dout_A;
output   b_1_Clk_A;
output   b_1_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_0_EN_A;
reg a_1_EN_A;
reg b_0_EN_A;
reg b_1_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [10:0] indvar_flatten_reg_688;
reg   [5:0] i_reg_700;
reg   [5:0] j_reg_711;
wire   [11:0] grp_fu_722_p2;
reg   [7:0] reg_733;
wire   [0:0] ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_1482;
wire   [0:0] ap_CS_fsm_pp0_stage3;
reg   [10:0] indvar_flatten_next_reg_738;
wire   [0:0] ap_CS_fsm_pp0_stage4;
reg   [5:0] j_1_reg_757;
wire   [0:0] ap_CS_fsm_pp0_stage5;
reg   [9:0] reg_764;
wire   [0:0] ap_CS_fsm_pp0_stage6;
wire   [0:0] ap_CS_fsm_pp0_stage7;
wire   [0:0] ap_CS_fsm_pp0_stage9;
reg   [8:0] tmp_46_reg_772;
wire   [0:0] ap_CS_fsm_pp0_stage8;
reg   [11:0] tmp_50_reg_778;
wire   [0:0] ap_CS_fsm_pp0_stage10;
reg   [11:0] ap_pipeline_reg_pp0_iter1_tmp_50_reg_778;
reg   [11:0] ap_pipeline_reg_pp0_iter2_tmp_50_reg_778;
reg   [11:0] ap_pipeline_reg_pp0_iter3_tmp_50_reg_778;
reg   [11:0] ap_pipeline_reg_pp0_iter4_tmp_50_reg_778;
wire   [0:0] ap_CS_fsm_pp0_stage1;
wire   [0:0] ap_CS_fsm_pp0_stage13;
wire   [0:0] ap_CS_fsm_pp0_stage16;
wire   [0:0] ap_CS_fsm_pp0_stage11;
wire   [0:0] ap_CS_fsm_pp0_stage14;
wire   [0:0] ap_CS_fsm_pp0_stage12;
wire   [0:0] ap_CS_fsm_pp0_stage15;
wire   [31:0] grp_fu_887_p2;
reg   [31:0] reg_1025;
wire   [31:0] grp_fu_782_p2;
reg   [31:0] reg_1031;
wire   [0:0] ap_CS_fsm_pp0_stage19;
wire   [0:0] ap_CS_fsm_pp0_stage24;
wire   [0:0] ap_CS_fsm_pp0_stage29;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1482;
reg   [31:0] reg_1036;
wire   [0:0] ap_CS_fsm_pp0_stage17;
wire   [0:0] ap_CS_fsm_pp0_stage22;
wire   [0:0] ap_CS_fsm_pp0_stage27;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] reg_1041;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1482;
wire   [0:0] ap_CS_fsm_pp0_stage20;
wire   [0:0] ap_CS_fsm_pp0_stage25;
wire   [0:0] ap_CS_fsm_pp0_stage30;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1482;
reg   [31:0] reg_1047;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1482;
wire   [0:0] ap_CS_fsm_pp0_stage18;
wire   [0:0] ap_CS_fsm_pp0_stage23;
wire   [0:0] ap_CS_fsm_pp0_stage28;
reg   [31:0] reg_1052;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1482;
wire   [0:0] ap_CS_fsm_pp0_stage21;
wire   [0:0] ap_CS_fsm_pp0_stage26;
wire   [0:0] exitcond_flatten_fu_1057_p2;
wire   [5:0] j_mid2_fu_1069_p3;
reg   [5:0] j_mid2_reg_1486;
wire   [5:0] tmp_mid2_v_fu_1077_p3;
reg   [5:0] tmp_mid2_v_reg_1503;
wire   [9:0] tmp_fu_1085_p3;
reg   [9:0] tmp_reg_1509;
reg   [31:0] a_1_load_reg_1568;
reg   [31:0] b_1_load_reg_1573;
wire   [7:0] tmp_2_cast4_cast_fu_1145_p1;
reg   [7:0] tmp_2_cast4_cast_reg_1588;
reg   [31:0] a_1_load_1_reg_1603;
reg   [31:0] b_1_load_1_reg_1608;
reg   [31:0] a_1_load_2_reg_1633;
reg   [31:0] b_1_load_2_reg_1638;
reg   [31:0] a_1_load_3_reg_1663;
reg   [31:0] b_1_load_3_reg_1668;
reg   [31:0] tmp_6_1_reg_1693;
reg   [31:0] a_1_load_4_reg_1698;
reg   [31:0] b_1_load_4_reg_1703;
wire   [8:0] tmp_2_cast4_fu_1239_p1;
reg   [8:0] tmp_2_cast4_reg_1718;
reg   [31:0] tmp_6_2_reg_1733;
reg   [31:0] a_1_load_5_reg_1738;
reg   [31:0] b_1_load_5_reg_1743;
reg   [31:0] tmp_6_3_reg_1768;
reg   [31:0] a_1_load_6_reg_1773;
reg   [31:0] b_1_load_6_reg_1778;
reg   [31:0] tmp_6_4_reg_1803;
reg   [31:0] a_1_load_7_reg_1808;
reg   [31:0] b_1_load_7_reg_1813;
reg   [31:0] a_1_load_8_reg_1838;
reg   [31:0] b_1_load_8_reg_1843;
reg   [31:0] tmp_6_6_reg_1868;
reg   [31:0] a_1_load_9_reg_1873;
reg   [31:0] b_1_load_9_reg_1878;
reg   [31:0] tmp_6_7_reg_1903;
reg   [31:0] a_1_load_10_reg_1908;
reg   [31:0] b_1_load_10_reg_1913;
reg   [31:0] tmp_6_8_reg_1938;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1938;
reg   [31:0] a_1_load_11_reg_1943;
reg   [31:0] b_1_load_11_reg_1948;
reg   [31:0] tmp_6_9_reg_1973;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1973;
reg   [31:0] a_1_load_12_reg_1978;
reg   [31:0] b_1_load_12_reg_1983;
reg   [31:0] tmp_6_s_reg_2008;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_2008;
reg   [31:0] a_1_load_13_reg_2013;
reg   [31:0] b_1_load_13_reg_2018;
reg   [31:0] tmp_6_10_reg_2043;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_2043;
reg   [31:0] a_1_load_14_reg_2048;
reg   [31:0] b_1_load_14_reg_2053;
reg   [31:0] tmp_6_11_reg_2058;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_11_reg_2058;
reg   [31:0] a_1_load_15_reg_2063;
reg   [31:0] b_1_load_15_reg_2068;
reg   [31:0] tmp_6_12_reg_2073;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_12_reg_2073;
reg   [31:0] tmp_6_13_reg_2078;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_13_reg_2078;
reg   [31:0] tmp_6_14_reg_2083;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_14_reg_2083;
reg   [31:0] tmp_6_15_reg_2088;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_15_reg_2088;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_15_reg_2088;
reg   [31:0] tmp_6_16_reg_2093;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_16_reg_2093;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_16_reg_2093;
reg   [31:0] tmp_6_17_reg_2098;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_17_reg_2098;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_17_reg_2098;
reg   [31:0] tmp_6_18_reg_2103;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_18_reg_2103;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_18_reg_2103;
reg   [31:0] tmp_6_19_reg_2108;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_19_reg_2108;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_19_reg_2108;
reg   [31:0] tmp_6_20_reg_2113;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_20_reg_2113;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_20_reg_2113;
reg   [31:0] tmp_6_21_reg_2118;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_21_reg_2118;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_21_reg_2118;
reg   [31:0] tmp_6_22_reg_2123;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_22_reg_2123;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_22_reg_2123;
reg   [31:0] tmp_6_23_reg_2128;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_23_reg_2128;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_23_reg_2128;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_23_reg_2128;
reg   [31:0] tmp_6_24_reg_2133;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_24_reg_2133;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_24_reg_2133;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_24_reg_2133;
reg   [31:0] tmp_6_25_reg_2138;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_25_reg_2138;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_25_reg_2138;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_25_reg_2138;
reg   [31:0] tmp_6_26_reg_2143;
wire   [0:0] ap_CS_fsm_pp0_stage31;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_26_reg_2143;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_26_reg_2143;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_26_reg_2143;
reg   [31:0] tmp_6_27_reg_2148;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_27_reg_2148;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_27_reg_2148;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_27_reg_2148;
reg   [31:0] tmp_6_28_reg_2153;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_28_reg_2153;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_28_reg_2153;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_28_reg_2153;
reg   [31:0] tmp_6_29_reg_2158;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_29_reg_2158;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_29_reg_2158;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_29_reg_2158;
reg   [31:0] tmp_6_30_reg_2163;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_30_reg_2163;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_30_reg_2163;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_30_reg_2163;
reg   [31:0] tmp_1_29_reg_2168;
reg   [10:0] indvar_flatten_phi_fu_692_p4;
reg   [5:0] i_phi_fu_704_p4;
reg   [5:0] j_phi_fu_715_p4;
wire   [63:0] tmp_3_fu_1093_p1;
wire   [63:0] tmp_2_fu_1099_p1;
wire   [63:0] tmp_5_fu_1110_p3;
wire   [63:0] tmp_37_cast_fu_1124_p1;
wire   [63:0] tmp_8_fu_1135_p3;
wire   [63:0] tmp_37_fu_1149_p3;
wire   [63:0] tmp_10_fu_1163_p3;
wire   [63:0] tmp_39_cast_fu_1173_p1;
wire   [63:0] tmp_12_fu_1184_p3;
wire   [63:0] tmp_39_fu_1194_p3;
wire   [63:0] tmp_14_fu_1208_p3;
wire   [63:0] tmp_41_cast_fu_1218_p1;
wire   [63:0] tmp_16_fu_1229_p3;
wire   [63:0] tmp_41_fu_1243_p3;
wire   [63:0] tmp_18_fu_1257_p3;
wire   [63:0] tmp_43_cast_fu_1267_p1;
wire   [63:0] tmp_20_fu_1278_p3;
wire   [63:0] tmp_43_fu_1288_p3;
wire   [63:0] tmp_22_fu_1302_p3;
wire   [63:0] tmp_45_cast_fu_1316_p1;
wire   [63:0] tmp_24_fu_1327_p3;
wire   [63:0] tmp_45_fu_1353_p3;
wire   [63:0] tmp_26_fu_1367_p3;
wire   [63:0] tmp_47_cast_fu_1377_p1;
wire   [63:0] tmp_28_fu_1388_p3;
wire   [63:0] tmp_47_fu_1398_p3;
wire   [63:0] tmp_30_fu_1412_p3;
wire   [63:0] tmp_49_cast_fu_1426_p1;
wire   [63:0] tmp_32_fu_1437_p3;
wire   [63:0] tmp_48_fu_1447_p3;
wire   [63:0] tmp_34_fu_1461_p3;
wire   [63:0] tmp_51_cast_fu_1471_p1;
wire   [63:0] tmp_52_cast_fu_1477_p1;
reg   [31:0] a_0_Addr_A_orig;
reg   [31:0] b_0_Addr_A_orig;
reg   [31:0] a_1_Addr_A_orig;
reg   [31:0] b_1_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
reg   [11:0] grp_fu_722_p0;
wire   [6:0] tmp_2_cast_fu_1120_p1;
wire   [9:0] tmp_2_cast5_fu_1312_p1;
wire   [11:0] tmp_36_cast_fu_1344_p1;
reg   [11:0] grp_fu_722_p1;
wire   [11:0] tmp_2_cast6_fu_1349_p1;
reg   [31:0] grp_fu_782_p0;
reg   [31:0] grp_fu_782_p1;
reg   [31:0] grp_fu_887_p0;
reg   [31:0] grp_fu_887_p1;
wire   [0:0] exitcond_fu_1063_p2;
wire   [5:0] tmp_mid2_v_fu_1077_p1;
wire   [9:0] tmp_4_fu_1105_p2;
wire   [6:0] tmp_37_cast_fu_1124_p0;
wire   [9:0] tmp_7_fu_1130_p2;
wire   [9:0] tmp_9_fu_1158_p2;
wire   [9:0] tmp_11_fu_1179_p2;
wire   [9:0] tmp_13_fu_1203_p2;
wire   [9:0] tmp_15_fu_1224_p2;
wire   [9:0] tmp_17_fu_1252_p2;
wire   [8:0] tmp_43_cast_fu_1267_p0;
wire   [9:0] tmp_19_fu_1273_p2;
wire   [9:0] tmp_21_fu_1297_p2;
wire   [8:0] tmp_45_cast_fu_1316_p0;
wire   [9:0] tmp_23_fu_1322_p2;
wire   [10:0] tmp_35_fu_1337_p3;
wire   [9:0] tmp_25_fu_1362_p2;
wire   [9:0] tmp_27_fu_1383_p2;
wire   [9:0] tmp_29_fu_1407_p2;
wire  signed [8:0] tmp_49_cast7_fu_1422_p1;
wire   [9:0] tmp_31_fu_1432_p2;
wire   [9:0] tmp_33_fu_1456_p2;
wire   [0:0] ap_CS_fsm_state168;
reg   [33:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 34'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

matmul_hw_fadd_32dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32dEe_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_782_p0),
    .din1(grp_fu_782_p1),
    .ce(1'b1),
    .dout(grp_fu_782_p2)
);

matmul_hw_fmul_32eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32eOg_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_887_p0),
    .din1(grp_fu_887_p1),
    .ce(1'b1),
    .dout(grp_fu_887_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & ~(exitcond_flatten_reg_1482 == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage31) & ~(exitcond_flatten_reg_1482 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_700 <= tmp_mid2_v_reg_1503;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_700 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_688 <= indvar_flatten_next_reg_738;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_688 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_711 <= j_1_reg_757;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_711 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        a_1_load_10_reg_1908 <= a_1_Dout_A;
        b_1_load_10_reg_1913 <= b_1_Dout_A;
        tmp_6_7_reg_1903 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        a_1_load_11_reg_1943 <= a_1_Dout_A;
        b_1_load_11_reg_1948 <= b_1_Dout_A;
        tmp_6_8_reg_1938 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        a_1_load_12_reg_1978 <= a_1_Dout_A;
        b_1_load_12_reg_1983 <= b_1_Dout_A;
        tmp_6_9_reg_1973 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        a_1_load_13_reg_2013 <= a_1_Dout_A;
        b_1_load_13_reg_2018 <= b_1_Dout_A;
        tmp_6_s_reg_2008 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        a_1_load_14_reg_2048 <= a_1_Dout_A;
        b_1_load_14_reg_2053 <= b_1_Dout_A;
        tmp_6_10_reg_2043 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        a_1_load_15_reg_2063 <= a_1_Dout_A;
        b_1_load_15_reg_2068 <= b_1_Dout_A;
        tmp_6_11_reg_2058 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0))) begin
        a_1_load_1_reg_1603 <= a_1_Dout_A;
        b_1_load_1_reg_1608 <= b_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        a_1_load_2_reg_1633 <= a_1_Dout_A;
        b_1_load_2_reg_1638 <= b_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_1_load_3_reg_1663 <= a_1_Dout_A;
        b_1_load_3_reg_1668 <= b_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_1_load_4_reg_1698 <= a_1_Dout_A;
        b_1_load_4_reg_1703 <= b_1_Dout_A;
        j_1_reg_757 <= grp_fu_722_p2;
        tmp_6_1_reg_1693 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        a_1_load_5_reg_1738 <= a_1_Dout_A;
        b_1_load_5_reg_1743 <= b_1_Dout_A;
        tmp_6_2_reg_1733 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        a_1_load_6_reg_1773 <= a_1_Dout_A;
        b_1_load_6_reg_1778 <= b_1_Dout_A;
        tmp_6_3_reg_1768 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        a_1_load_7_reg_1808 <= a_1_Dout_A;
        b_1_load_7_reg_1813 <= b_1_Dout_A;
        tmp_46_reg_772 <= grp_fu_722_p2;
        tmp_6_4_reg_1803 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        a_1_load_8_reg_1838 <= a_1_Dout_A;
        b_1_load_8_reg_1843 <= b_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        a_1_load_9_reg_1873 <= a_1_Dout_A;
        b_1_load_9_reg_1878 <= b_1_Dout_A;
        tmp_50_reg_778 <= grp_fu_722_p2;
        tmp_6_6_reg_1868 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        a_1_load_reg_1568 <= a_1_Dout_A;
        b_1_load_reg_1573 <= b_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1482 <= exitcond_flatten_reg_1482;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1482 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1482;
        ap_pipeline_reg_pp0_iter2_tmp_6_27_reg_2148 <= tmp_6_27_reg_2148;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1482 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1482;
        ap_pipeline_reg_pp0_iter3_tmp_6_27_reg_2148 <= ap_pipeline_reg_pp0_iter2_tmp_6_27_reg_2148;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1482 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1482;
        ap_pipeline_reg_pp0_iter4_tmp_6_27_reg_2148 <= ap_pipeline_reg_pp0_iter3_tmp_6_27_reg_2148;
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1482 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1482;
        exitcond_flatten_reg_1482 <= exitcond_flatten_fu_1057_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
        ap_pipeline_reg_pp0_iter1_tmp_50_reg_778 <= tmp_50_reg_778;
        ap_pipeline_reg_pp0_iter2_tmp_50_reg_778 <= ap_pipeline_reg_pp0_iter1_tmp_50_reg_778;
        ap_pipeline_reg_pp0_iter3_tmp_50_reg_778 <= ap_pipeline_reg_pp0_iter2_tmp_50_reg_778;
        ap_pipeline_reg_pp0_iter4_tmp_50_reg_778 <= ap_pipeline_reg_pp0_iter3_tmp_50_reg_778;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_2043 <= tmp_6_10_reg_2043;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage16)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_11_reg_2058 <= tmp_6_11_reg_2058;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage17)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_12_reg_2073 <= tmp_6_12_reg_2073;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage18)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_13_reg_2078 <= tmp_6_13_reg_2078;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage19)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_14_reg_2083 <= tmp_6_14_reg_2083;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage20)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_15_reg_2088 <= tmp_6_15_reg_2088;
        ap_pipeline_reg_pp0_iter2_tmp_6_15_reg_2088 <= ap_pipeline_reg_pp0_iter1_tmp_6_15_reg_2088;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage21)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_16_reg_2093 <= tmp_6_16_reg_2093;
        ap_pipeline_reg_pp0_iter2_tmp_6_16_reg_2093 <= ap_pipeline_reg_pp0_iter1_tmp_6_16_reg_2093;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage22)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_17_reg_2098 <= tmp_6_17_reg_2098;
        ap_pipeline_reg_pp0_iter2_tmp_6_17_reg_2098 <= ap_pipeline_reg_pp0_iter1_tmp_6_17_reg_2098;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage23)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_18_reg_2103 <= tmp_6_18_reg_2103;
        ap_pipeline_reg_pp0_iter2_tmp_6_18_reg_2103 <= ap_pipeline_reg_pp0_iter1_tmp_6_18_reg_2103;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage24)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_19_reg_2108 <= tmp_6_19_reg_2108;
        ap_pipeline_reg_pp0_iter2_tmp_6_19_reg_2108 <= ap_pipeline_reg_pp0_iter1_tmp_6_19_reg_2108;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage25)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_20_reg_2113 <= tmp_6_20_reg_2113;
        ap_pipeline_reg_pp0_iter2_tmp_6_20_reg_2113 <= ap_pipeline_reg_pp0_iter1_tmp_6_20_reg_2113;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage26)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_21_reg_2118 <= tmp_6_21_reg_2118;
        ap_pipeline_reg_pp0_iter2_tmp_6_21_reg_2118 <= ap_pipeline_reg_pp0_iter1_tmp_6_21_reg_2118;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage27)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_22_reg_2123 <= tmp_6_22_reg_2123;
        ap_pipeline_reg_pp0_iter2_tmp_6_22_reg_2123 <= ap_pipeline_reg_pp0_iter1_tmp_6_22_reg_2123;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage28)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_23_reg_2128 <= tmp_6_23_reg_2128;
        ap_pipeline_reg_pp0_iter2_tmp_6_23_reg_2128 <= ap_pipeline_reg_pp0_iter1_tmp_6_23_reg_2128;
        ap_pipeline_reg_pp0_iter3_tmp_6_23_reg_2128 <= ap_pipeline_reg_pp0_iter2_tmp_6_23_reg_2128;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage29)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_24_reg_2133 <= tmp_6_24_reg_2133;
        ap_pipeline_reg_pp0_iter2_tmp_6_24_reg_2133 <= ap_pipeline_reg_pp0_iter1_tmp_6_24_reg_2133;
        ap_pipeline_reg_pp0_iter3_tmp_6_24_reg_2133 <= ap_pipeline_reg_pp0_iter2_tmp_6_24_reg_2133;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage30)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_25_reg_2138 <= tmp_6_25_reg_2138;
        ap_pipeline_reg_pp0_iter2_tmp_6_25_reg_2138 <= ap_pipeline_reg_pp0_iter1_tmp_6_25_reg_2138;
        ap_pipeline_reg_pp0_iter3_tmp_6_25_reg_2138 <= ap_pipeline_reg_pp0_iter2_tmp_6_25_reg_2138;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_26_reg_2143 <= tmp_6_26_reg_2143;
        ap_pipeline_reg_pp0_iter2_tmp_6_26_reg_2143 <= ap_pipeline_reg_pp0_iter1_tmp_6_26_reg_2143;
        ap_pipeline_reg_pp0_iter3_tmp_6_26_reg_2143 <= ap_pipeline_reg_pp0_iter2_tmp_6_26_reg_2143;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1938 <= tmp_6_8_reg_1938;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1973 <= tmp_6_9_reg_1973;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_2008 <= tmp_6_s_reg_2008;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_28_reg_2153 <= tmp_6_28_reg_2153;
        ap_pipeline_reg_pp0_iter3_tmp_6_28_reg_2153 <= ap_pipeline_reg_pp0_iter2_tmp_6_28_reg_2153;
        ap_pipeline_reg_pp0_iter4_tmp_6_28_reg_2153 <= ap_pipeline_reg_pp0_iter3_tmp_6_28_reg_2153;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_29_reg_2158 <= tmp_6_29_reg_2158;
        ap_pipeline_reg_pp0_iter3_tmp_6_29_reg_2158 <= ap_pipeline_reg_pp0_iter2_tmp_6_29_reg_2158;
        ap_pipeline_reg_pp0_iter4_tmp_6_29_reg_2158 <= ap_pipeline_reg_pp0_iter3_tmp_6_29_reg_2158;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_30_reg_2163 <= tmp_6_30_reg_2163;
        ap_pipeline_reg_pp0_iter3_tmp_6_30_reg_2163 <= ap_pipeline_reg_pp0_iter2_tmp_6_30_reg_2163;
        ap_pipeline_reg_pp0_iter4_tmp_6_30_reg_2163 <= ap_pipeline_reg_pp0_iter3_tmp_6_30_reg_2163;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        indvar_flatten_next_reg_738 <= grp_fu_722_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1057_p2))) begin
        j_mid2_reg_1486 <= j_mid2_fu_1069_p3;
        tmp_reg_1509[9 : 4] <= tmp_fu_1085_p3[9 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1025 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1482)))) begin
        reg_1031 <= grp_fu_782_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1482)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1482)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1482) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1482) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1482) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1482) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2)))) begin
        reg_1036 <= grp_fu_782_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1482)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1482)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1482)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1482) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1482) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1482) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1482)))) begin
        reg_1041 <= grp_fu_782_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1482)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1482)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1482)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1482) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1482) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1482) & (1'b1 == ap_CS_fsm_pp0_stage28)))) begin
        reg_1047 <= grp_fu_782_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1482)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1482)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1482)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1482)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1482) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1482) & (1'b1 == ap_CS_fsm_pp0_stage26)))) begin
        reg_1052 <= grp_fu_782_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_733 <= grp_fu_722_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_764 <= grp_fu_722_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1482) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        tmp_1_29_reg_2168 <= grp_fu_782_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1482 == 1'b0))) begin
        tmp_2_cast4_cast_reg_1588[5 : 0] <= tmp_2_cast4_cast_fu_1145_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_2_cast4_reg_1718[5 : 0] <= tmp_2_cast4_fu_1239_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        tmp_6_12_reg_2073 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        tmp_6_13_reg_2078 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        tmp_6_14_reg_2083 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        tmp_6_15_reg_2088 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        tmp_6_16_reg_2093 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        tmp_6_17_reg_2098 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        tmp_6_18_reg_2103 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        tmp_6_19_reg_2108 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        tmp_6_20_reg_2113 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        tmp_6_21_reg_2118 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        tmp_6_22_reg_2123 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        tmp_6_23_reg_2128 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        tmp_6_24_reg_2133 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        tmp_6_25_reg_2138 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        tmp_6_26_reg_2143 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_6_27_reg_2148 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1482))) begin
        tmp_6_28_reg_2153 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1482))) begin
        tmp_6_29_reg_2158 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1482))) begin
        tmp_6_30_reg_2163 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1057_p2))) begin
        tmp_mid2_v_reg_1503 <= tmp_mid2_v_fu_1077_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            a_0_Addr_A_orig = tmp_34_fu_1461_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            a_0_Addr_A_orig = tmp_32_fu_1437_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            a_0_Addr_A_orig = tmp_30_fu_1412_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            a_0_Addr_A_orig = tmp_28_fu_1388_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            a_0_Addr_A_orig = tmp_26_fu_1367_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            a_0_Addr_A_orig = tmp_24_fu_1327_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            a_0_Addr_A_orig = tmp_22_fu_1302_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            a_0_Addr_A_orig = tmp_20_fu_1278_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_0_Addr_A_orig = tmp_18_fu_1257_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_0_Addr_A_orig = tmp_16_fu_1229_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_0_Addr_A_orig = tmp_14_fu_1208_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_0_Addr_A_orig = tmp_12_fu_1184_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_0_Addr_A_orig = tmp_10_fu_1163_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_0_Addr_A_orig = tmp_8_fu_1135_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_0_Addr_A_orig = tmp_5_fu_1110_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_0_Addr_A_orig = tmp_3_fu_1093_p1;
        end else begin
            a_0_Addr_A_orig = 'bx;
        end
    end else begin
        a_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_0_EN_A = 1'b1;
    end else begin
        a_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            a_1_Addr_A_orig = tmp_34_fu_1461_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            a_1_Addr_A_orig = tmp_32_fu_1437_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            a_1_Addr_A_orig = tmp_30_fu_1412_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            a_1_Addr_A_orig = tmp_28_fu_1388_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            a_1_Addr_A_orig = tmp_26_fu_1367_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            a_1_Addr_A_orig = tmp_24_fu_1327_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            a_1_Addr_A_orig = tmp_22_fu_1302_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            a_1_Addr_A_orig = tmp_20_fu_1278_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_1_Addr_A_orig = tmp_18_fu_1257_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_1_Addr_A_orig = tmp_16_fu_1229_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_1_Addr_A_orig = tmp_14_fu_1208_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_1_Addr_A_orig = tmp_12_fu_1184_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_1_Addr_A_orig = tmp_10_fu_1163_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_1_Addr_A_orig = tmp_8_fu_1135_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_1_Addr_A_orig = tmp_5_fu_1110_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_1_Addr_A_orig = tmp_3_fu_1093_p1;
        end else begin
            a_1_Addr_A_orig = 'bx;
        end
    end else begin
        a_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_1_EN_A = 1'b1;
    end else begin
        a_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state168)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state168)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_0_Addr_A_orig = tmp_51_cast_fu_1471_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_0_Addr_A_orig = tmp_48_fu_1447_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_0_Addr_A_orig = tmp_49_cast_fu_1426_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_0_Addr_A_orig = tmp_47_fu_1398_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_0_Addr_A_orig = tmp_47_cast_fu_1377_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_0_Addr_A_orig = tmp_45_fu_1353_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_0_Addr_A_orig = tmp_45_cast_fu_1316_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_0_Addr_A_orig = tmp_43_fu_1288_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_0_Addr_A_orig = tmp_43_cast_fu_1267_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_0_Addr_A_orig = tmp_41_fu_1243_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_0_Addr_A_orig = tmp_41_cast_fu_1218_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_0_Addr_A_orig = tmp_39_fu_1194_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_0_Addr_A_orig = tmp_39_cast_fu_1173_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_0_Addr_A_orig = tmp_37_fu_1149_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_0_Addr_A_orig = tmp_37_cast_fu_1124_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_0_Addr_A_orig = tmp_2_fu_1099_p1;
        end else begin
            b_0_Addr_A_orig = 'bx;
        end
    end else begin
        b_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_0_EN_A = 1'b1;
    end else begin
        b_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_1_Addr_A_orig = tmp_51_cast_fu_1471_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_1_Addr_A_orig = tmp_48_fu_1447_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_1_Addr_A_orig = tmp_49_cast_fu_1426_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_1_Addr_A_orig = tmp_47_fu_1398_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_1_Addr_A_orig = tmp_47_cast_fu_1377_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_1_Addr_A_orig = tmp_45_fu_1353_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_1_Addr_A_orig = tmp_45_cast_fu_1316_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_1_Addr_A_orig = tmp_43_fu_1288_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_1_Addr_A_orig = tmp_43_cast_fu_1267_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_1_Addr_A_orig = tmp_41_fu_1243_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_1_Addr_A_orig = tmp_41_cast_fu_1218_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_1_Addr_A_orig = tmp_39_fu_1194_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_1_Addr_A_orig = tmp_39_cast_fu_1173_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_1_Addr_A_orig = tmp_37_fu_1149_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_1_Addr_A_orig = tmp_37_cast_fu_1124_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_1_Addr_A_orig = tmp_2_fu_1099_p1;
        end else begin
            b_1_Addr_A_orig = 'bx;
        end
    end else begin
        b_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_1_EN_A = 1'b1;
    end else begin
        b_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1482))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_722_p0 = tmp_36_cast_fu_1344_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_722_p0 = tmp_2_cast5_fu_1312_p1;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_722_p0 = tmp_2_cast4_reg_1718;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_722_p0 = tmp_2_cast4_fu_1239_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_722_p0 = j_mid2_reg_1486;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_722_p0 = indvar_flatten_reg_688;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_722_p0 = tmp_2_cast4_cast_reg_1588;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_722_p0 = tmp_2_cast4_cast_fu_1145_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_722_p0 = tmp_2_cast_fu_1120_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_722_p0 = i_phi_fu_704_p4;
    end else begin
        grp_fu_722_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_722_p1 = tmp_2_cast6_fu_1349_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_722_p1 = ap_const_lv10_1E0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_722_p1 = ap_const_lv9_160;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_722_p1 = ap_const_lv9_120;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_722_p1 = ap_const_lv9_E0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_722_p1 = ap_const_lv11_1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_722_p1 = ap_const_lv8_A0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_722_p1 = ap_const_lv8_60;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_722_p1 = ap_const_lv7_20;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_722_p1 = ap_const_lv6_1;
    end else begin
        grp_fu_722_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_782_p0 = tmp_1_29_reg_2168;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b1 == ap_enable_reg_pp0_iter4)))) begin
        grp_fu_782_p0 = reg_1052;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        grp_fu_782_p0 = reg_1047;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_CS_fsm_pp0_stage31)))) begin
        grp_fu_782_p0 = reg_1041;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter2)))) begin
        grp_fu_782_p0 = reg_1036;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_782_p0 = reg_1031;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_782_p0 = reg_1025;
    end else begin
        grp_fu_782_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_30_reg_2163;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_29_reg_2158;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_28_reg_2153;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_27_reg_2148;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter3_tmp_6_26_reg_2143;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter3_tmp_6_25_reg_2138;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter3_tmp_6_24_reg_2133;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter3_tmp_6_23_reg_2128;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_22_reg_2123;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_21_reg_2118;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_20_reg_2113;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_19_reg_2108;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_18_reg_2103;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_17_reg_2098;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_16_reg_2093;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_15_reg_2088;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_14_reg_2083;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_13_reg_2078;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_12_reg_2073;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_11_reg_2058;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_2043;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_2008;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1973;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_782_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1938;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_782_p1 = tmp_6_7_reg_1903;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_782_p1 = tmp_6_6_reg_1868;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_fu_782_p1 = reg_1025;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_fu_782_p1 = tmp_6_4_reg_1803;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_782_p1 = tmp_6_3_reg_1768;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_782_p1 = tmp_6_2_reg_1733;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_782_p1 = tmp_6_1_reg_1693;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_782_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_782_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_887_p0 = a_1_load_15_reg_2063;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_fu_887_p0 = a_1_load_14_reg_2048;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_fu_887_p0 = a_1_load_13_reg_2013;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_fu_887_p0 = a_1_load_12_reg_1978;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_fu_887_p0 = a_1_load_11_reg_1943;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_fu_887_p0 = a_1_load_10_reg_1908;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_fu_887_p0 = a_1_load_9_reg_1873;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_fu_887_p0 = a_1_load_8_reg_1838;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_887_p0 = a_1_load_7_reg_1808;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_887_p0 = a_1_load_6_reg_1773;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_887_p0 = a_1_load_5_reg_1738;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_887_p0 = a_1_load_4_reg_1698;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_887_p0 = a_1_load_3_reg_1663;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_887_p0 = a_1_load_2_reg_1633;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_887_p0 = a_1_load_1_reg_1603;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_887_p0 = a_1_load_reg_1568;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_887_p0 = a_0_Dout_A;
    end else begin
        grp_fu_887_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_887_p1 = b_1_load_15_reg_2068;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_fu_887_p1 = b_1_load_14_reg_2053;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_fu_887_p1 = b_1_load_13_reg_2018;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_fu_887_p1 = b_1_load_12_reg_1983;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_fu_887_p1 = b_1_load_11_reg_1948;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_fu_887_p1 = b_1_load_10_reg_1913;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_fu_887_p1 = b_1_load_9_reg_1878;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_fu_887_p1 = b_1_load_8_reg_1843;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_887_p1 = b_1_load_7_reg_1813;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_887_p1 = b_1_load_6_reg_1778;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_887_p1 = b_1_load_5_reg_1743;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_887_p1 = b_1_load_4_reg_1703;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_887_p1 = b_1_load_3_reg_1668;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_887_p1 = b_1_load_2_reg_1638;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_887_p1 = b_1_load_1_reg_1608;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_887_p1 = b_1_load_reg_1573;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_887_p1 = b_0_Dout_A;
    end else begin
        grp_fu_887_p1 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_phi_fu_704_p4 = tmp_mid2_v_reg_1503;
    end else begin
        i_phi_fu_704_p4 = i_reg_700;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_phi_fu_692_p4 = indvar_flatten_next_reg_738;
    end else begin
        indvar_flatten_phi_fu_692_p4 = indvar_flatten_reg_688;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1482 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_phi_fu_715_p4 = j_1_reg_757;
    end else begin
        j_phi_fu_715_p4 = j_reg_711;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage1;
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(exitcond_flatten_reg_1482 == 1'b0) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state168;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b1 == ap_enable_reg_pp0_iter4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state168;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
        end
        ap_ST_fsm_pp0_stage7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage8;
        end
        ap_ST_fsm_pp0_stage8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage9;
        end
        ap_ST_fsm_pp0_stage9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage10;
        end
        ap_ST_fsm_pp0_stage10 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage11;
        end
        ap_ST_fsm_pp0_stage11 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage12;
        end
        ap_ST_fsm_pp0_stage12 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage13;
        end
        ap_ST_fsm_pp0_stage13 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage14;
        end
        ap_ST_fsm_pp0_stage14 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage15;
        end
        ap_ST_fsm_pp0_stage15 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage16;
        end
        ap_ST_fsm_pp0_stage16 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage17;
        end
        ap_ST_fsm_pp0_stage17 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage18;
        end
        ap_ST_fsm_pp0_stage18 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage19;
        end
        ap_ST_fsm_pp0_stage19 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage20;
        end
        ap_ST_fsm_pp0_stage20 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage21;
        end
        ap_ST_fsm_pp0_stage21 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage22;
        end
        ap_ST_fsm_pp0_stage22 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage23;
        end
        ap_ST_fsm_pp0_stage23 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage24;
        end
        ap_ST_fsm_pp0_stage24 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage25;
        end
        ap_ST_fsm_pp0_stage25 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage26;
        end
        ap_ST_fsm_pp0_stage26 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage27;
        end
        ap_ST_fsm_pp0_stage27 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage28;
        end
        ap_ST_fsm_pp0_stage28 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage29;
        end
        ap_ST_fsm_pp0_stage29 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage30;
        end
        ap_ST_fsm_pp0_stage30 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage31;
        end
        ap_ST_fsm_pp0_stage31 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state168 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_Addr_A = a_0_Addr_A_orig << ap_const_lv32_2;

assign a_0_Clk_A = ap_clk;

assign a_0_Din_A = ap_const_lv32_0;

assign a_0_Rst_A = ap_rst;

assign a_0_WEN_A = ap_const_lv4_0;

assign a_1_Addr_A = a_1_Addr_A_orig << ap_const_lv32_2;

assign a_1_Clk_A = ap_clk;

assign a_1_Din_A = ap_const_lv32_0;

assign a_1_Rst_A = ap_rst;

assign a_1_WEN_A = ap_const_lv4_0;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[ap_const_lv32_11];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[ap_const_lv32_12];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[ap_const_lv32_13];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[ap_const_lv32_14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[ap_const_lv32_15];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[ap_const_lv32_16];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[ap_const_lv32_17];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[ap_const_lv32_18];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[ap_const_lv32_19];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[ap_const_lv32_1A];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[ap_const_lv32_1B];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[ap_const_lv32_1C];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[ap_const_lv32_1D];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[ap_const_lv32_1E];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[ap_const_lv32_1F];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[ap_const_lv32_20];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state168 = ap_CS_fsm[ap_const_lv32_21];

assign b_0_Addr_A = b_0_Addr_A_orig << ap_const_lv32_2;

assign b_0_Clk_A = ap_clk;

assign b_0_Din_A = ap_const_lv32_0;

assign b_0_Rst_A = ap_rst;

assign b_0_WEN_A = ap_const_lv4_0;

assign b_1_Addr_A = b_1_Addr_A_orig << ap_const_lv32_2;

assign b_1_Clk_A = ap_clk;

assign b_1_Din_A = ap_const_lv32_0;

assign b_1_Rst_A = ap_rst;

assign b_1_WEN_A = ap_const_lv4_0;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = tmp_52_cast_fu_1477_p1;

assign c_Clk_A = ap_clk;

assign c_Din_A = reg_1041;

assign c_Rst_A = ap_rst;

assign exitcond_flatten_fu_1057_p2 = ((indvar_flatten_phi_fu_692_p4 == ap_const_lv11_400) ? 1'b1 : 1'b0);

assign exitcond_fu_1063_p2 = ((j_phi_fu_715_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign grp_fu_722_p2 = (grp_fu_722_p0 + grp_fu_722_p1);

assign j_mid2_fu_1069_p3 = ((exitcond_fu_1063_p2[0:0] === 1'b1) ? ap_const_lv6_0 : j_phi_fu_715_p4);

assign tmp_10_fu_1163_p3 = {{ap_const_lv54_0}, {tmp_9_fu_1158_p2}};

assign tmp_11_fu_1179_p2 = (tmp_reg_1509 | ap_const_lv10_4);

assign tmp_12_fu_1184_p3 = {{ap_const_lv54_0}, {tmp_11_fu_1179_p2}};

assign tmp_13_fu_1203_p2 = (tmp_reg_1509 | ap_const_lv10_5);

assign tmp_14_fu_1208_p3 = {{ap_const_lv54_0}, {tmp_13_fu_1203_p2}};

assign tmp_15_fu_1224_p2 = (tmp_reg_1509 | ap_const_lv10_6);

assign tmp_16_fu_1229_p3 = {{ap_const_lv54_0}, {tmp_15_fu_1224_p2}};

assign tmp_17_fu_1252_p2 = (tmp_reg_1509 | ap_const_lv10_7);

assign tmp_18_fu_1257_p3 = {{ap_const_lv54_0}, {tmp_17_fu_1252_p2}};

assign tmp_19_fu_1273_p2 = (tmp_reg_1509 | ap_const_lv10_8);

assign tmp_20_fu_1278_p3 = {{ap_const_lv54_0}, {tmp_19_fu_1273_p2}};

assign tmp_21_fu_1297_p2 = (tmp_reg_1509 | ap_const_lv10_9);

assign tmp_22_fu_1302_p3 = {{ap_const_lv54_0}, {tmp_21_fu_1297_p2}};

assign tmp_23_fu_1322_p2 = (tmp_reg_1509 | ap_const_lv10_A);

assign tmp_24_fu_1327_p3 = {{ap_const_lv54_0}, {tmp_23_fu_1322_p2}};

assign tmp_25_fu_1362_p2 = (tmp_reg_1509 | ap_const_lv10_B);

assign tmp_26_fu_1367_p3 = {{ap_const_lv54_0}, {tmp_25_fu_1362_p2}};

assign tmp_27_fu_1383_p2 = (tmp_reg_1509 | ap_const_lv10_C);

assign tmp_28_fu_1388_p3 = {{ap_const_lv54_0}, {tmp_27_fu_1383_p2}};

assign tmp_29_fu_1407_p2 = (tmp_reg_1509 | ap_const_lv10_D);

assign tmp_2_cast4_cast_fu_1145_p1 = j_mid2_reg_1486;

assign tmp_2_cast4_fu_1239_p1 = j_mid2_reg_1486;

assign tmp_2_cast5_fu_1312_p1 = j_mid2_reg_1486;

assign tmp_2_cast6_fu_1349_p1 = j_mid2_reg_1486;

assign tmp_2_cast_fu_1120_p1 = j_mid2_reg_1486;

assign tmp_2_fu_1099_p1 = j_mid2_fu_1069_p3;

assign tmp_30_fu_1412_p3 = {{ap_const_lv54_0}, {tmp_29_fu_1407_p2}};

assign tmp_31_fu_1432_p2 = (tmp_reg_1509 | ap_const_lv10_E);

assign tmp_32_fu_1437_p3 = {{ap_const_lv54_0}, {tmp_31_fu_1432_p2}};

assign tmp_33_fu_1456_p2 = (tmp_reg_1509 | ap_const_lv10_F);

assign tmp_34_fu_1461_p3 = {{ap_const_lv54_0}, {tmp_33_fu_1456_p2}};

assign tmp_35_fu_1337_p3 = {{tmp_mid2_v_reg_1503}, {ap_const_lv5_0}};

assign tmp_36_cast_fu_1344_p1 = tmp_35_fu_1337_p3;

assign tmp_37_cast_fu_1124_p0 = grp_fu_722_p2;

assign tmp_37_cast_fu_1124_p1 = tmp_37_cast_fu_1124_p0;

assign tmp_37_fu_1149_p3 = {{ap_const_lv58_1}, {j_mid2_reg_1486}};

assign tmp_39_cast_fu_1173_p1 = reg_733;

assign tmp_39_fu_1194_p3 = {{ap_const_lv58_2}, {j_mid2_reg_1486}};

assign tmp_3_fu_1093_p1 = tmp_fu_1085_p3;

assign tmp_41_cast_fu_1218_p1 = reg_733;

assign tmp_41_fu_1243_p3 = {{ap_const_lv58_3}, {j_mid2_reg_1486}};

assign tmp_43_cast_fu_1267_p0 = reg_764;

assign tmp_43_cast_fu_1267_p1 = tmp_43_cast_fu_1267_p0;

assign tmp_43_fu_1288_p3 = {{ap_const_lv58_4}, {j_mid2_reg_1486}};

assign tmp_45_cast_fu_1316_p0 = reg_764;

assign tmp_45_cast_fu_1316_p1 = tmp_45_cast_fu_1316_p0;

assign tmp_45_fu_1353_p3 = {{ap_const_lv58_5}, {j_mid2_reg_1486}};

assign tmp_47_cast_fu_1377_p1 = tmp_46_reg_772;

assign tmp_47_fu_1398_p3 = {{ap_const_lv58_6}, {j_mid2_reg_1486}};

assign tmp_48_fu_1447_p3 = {{ap_const_lv58_7}, {j_mid2_reg_1486}};

assign tmp_49_cast7_fu_1422_p1 = $signed(reg_733);

assign tmp_49_cast_fu_1426_p1 = $unsigned(tmp_49_cast7_fu_1422_p1);

assign tmp_4_fu_1105_p2 = (tmp_reg_1509 | ap_const_lv10_1);

assign tmp_51_cast_fu_1471_p1 = reg_764;

assign tmp_52_cast_fu_1477_p1 = ap_pipeline_reg_pp0_iter4_tmp_50_reg_778;

assign tmp_5_fu_1110_p3 = {{ap_const_lv54_0}, {tmp_4_fu_1105_p2}};

assign tmp_7_fu_1130_p2 = (tmp_reg_1509 | ap_const_lv10_2);

assign tmp_8_fu_1135_p3 = {{ap_const_lv54_0}, {tmp_7_fu_1130_p2}};

assign tmp_9_fu_1158_p2 = (tmp_reg_1509 | ap_const_lv10_3);

assign tmp_fu_1085_p3 = {{tmp_mid2_v_fu_1077_p3}, {ap_const_lv4_0}};

assign tmp_mid2_v_fu_1077_p1 = grp_fu_722_p2;

assign tmp_mid2_v_fu_1077_p3 = ((exitcond_fu_1063_p2[0:0] === 1'b1) ? tmp_mid2_v_fu_1077_p1 : i_phi_fu_704_p4);

always @ (posedge ap_clk) begin
    tmp_reg_1509[3:0] <= 4'b0000;
    tmp_2_cast4_cast_reg_1588[7:6] <= 2'b00;
    tmp_2_cast4_reg_1718[8:6] <= 3'b000;
end

endmodule //matmul_hw
