cpu_src = $(wildcard *.v ./BRAMModule/*.v)
all:
	iverilog ../2_Simulation/testbench.v $(cpu_src)
