<stg><name>horn_schunck_64_Pipeline_VITIS_LOOP_33_5</name>


<trans_list>

<trans id="383" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %store_forwarded = alloca i32 1

]]></Node>
<StgValue><ssdm name="store_forwarded"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %store_forwarded3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="store_forwarded3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %u, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %v, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %add_ln37_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %add_ln37_1

]]></Node>
<StgValue><ssdm name="add_ln37_1_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %add_ln37_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %add_ln37

]]></Node>
<StgValue><ssdm name="add_ln37_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:7 %y_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %v_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %v_load

]]></Node>
<StgValue><ssdm name="v_load_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %u_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %u_load

]]></Node>
<StgValue><ssdm name="u_load_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i16 %u_load_read, i16 %store_forwarded3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i16 %v_load_read, i16 %store_forwarded

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:12 %store_ln33 = store i6 1, i6 %x

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.body28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body28:0 %x_1 = load i6 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body28:1 %icmp_ln33 = icmp_eq  i6 %x_1, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body28:2 %br_ln33 = br i1 %icmp_ln33, void %for.body28.split, void %for.inc141.exitStub

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.body28.split:2 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %y_read, i6 %x_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="12">
<![CDATA[
for.body28.split:3 %zext_ln40 = zext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body28.split:4 %It64_addr = getelementptr i16 %It64, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="It64_addr"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body28.split:5 %Ix64_addr = getelementptr i16 %Ix64, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="Ix64_addr"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body28.split:6 %Iy64_addr = getelementptr i16 %Iy64, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="Iy64_addr"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.body28.split:7 %tmp_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln37_read, i6 %x_1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="12">
<![CDATA[
for.body28.split:8 %zext_ln37 = zext i12 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body28.split:9 %u_addr = getelementptr i16 %u, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="u_addr"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body28.split:14 %v_addr = getelementptr i16 %v, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="v_addr"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body28.split:20 %add_ln37_2 = add i6 %x_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln37_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.body28.split:21 %tmp_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %y_read, i6 %add_ln37_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="12">
<![CDATA[
for.body28.split:22 %zext_ln37_2 = zext i12 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln37_2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body28.split:23 %u_addr_2 = getelementptr i16 %u, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="u_addr_2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body28.split:24 %v_addr_2 = getelementptr i16 %v, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="v_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="12">
<![CDATA[
for.body28.split:26 %u_load_1 = load i12 %u_addr_2

]]></Node>
<StgValue><ssdm name="u_load_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="12">
<![CDATA[
for.body28.split:30 %u_load_2 = load i12 %u_addr

]]></Node>
<StgValue><ssdm name="u_load_2"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="12">
<![CDATA[
for.body28.split:43 %v_load_1 = load i12 %v_addr_2

]]></Node>
<StgValue><ssdm name="v_load_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="12">
<![CDATA[
for.body28.split:47 %v_load_2 = load i12 %v_addr

]]></Node>
<StgValue><ssdm name="v_load_2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="12">
<![CDATA[
for.body28.split:59 %Ix64_load = load i12 %Ix64_addr

]]></Node>
<StgValue><ssdm name="Ix64_load"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="12">
<![CDATA[
for.body28.split:63 %Iy64_load = load i12 %Iy64_addr

]]></Node>
<StgValue><ssdm name="Iy64_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="12">
<![CDATA[
for.body28.split:69 %It64_load = load i12 %It64_addr

]]></Node>
<StgValue><ssdm name="It64_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body28.split:99 %store_ln33 = store i6 %add_ln37_2, i6 %x

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.body28.split:10 %tmp_20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln37_1_read, i6 %x_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="12">
<![CDATA[
for.body28.split:11 %zext_ln37_1 = zext i12 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body28.split:12 %u_addr_1 = getelementptr i16 %u, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="u_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body28.split:15 %v_addr_1 = getelementptr i16 %v, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="v_addr_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="12">
<![CDATA[
for.body28.split:26 %u_load_1 = load i12 %u_addr_2

]]></Node>
<StgValue><ssdm name="u_load_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="12">
<![CDATA[
for.body28.split:30 %u_load_2 = load i12 %u_addr

]]></Node>
<StgValue><ssdm name="u_load_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="12">
<![CDATA[
for.body28.split:32 %u_load_3 = load i12 %u_addr_1

]]></Node>
<StgValue><ssdm name="u_load_3"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="12">
<![CDATA[
for.body28.split:43 %v_load_1 = load i12 %v_addr_2

]]></Node>
<StgValue><ssdm name="v_load_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="12">
<![CDATA[
for.body28.split:47 %v_load_2 = load i12 %v_addr

]]></Node>
<StgValue><ssdm name="v_load_2"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="12">
<![CDATA[
for.body28.split:49 %v_load_3 = load i12 %v_addr_1

]]></Node>
<StgValue><ssdm name="v_load_3"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="12">
<![CDATA[
for.body28.split:59 %Ix64_load = load i12 %Ix64_addr

]]></Node>
<StgValue><ssdm name="Ix64_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="16">
<![CDATA[
for.body28.split:60 %sext_ln40 = sext i16 %Ix64_load

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="12">
<![CDATA[
for.body28.split:63 %Iy64_load = load i12 %Iy64_addr

]]></Node>
<StgValue><ssdm name="Iy64_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="12">
<![CDATA[
for.body28.split:69 %It64_load = load i12 %It64_addr

]]></Node>
<StgValue><ssdm name="It64_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body28.split:74 %mul_ln41 = mul i32 %sext_ln40, i32 %sext_ln40

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="119" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="12">
<![CDATA[
for.body28.split:32 %u_load_3 = load i12 %u_addr_1

]]></Node>
<StgValue><ssdm name="u_load_3"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="12">
<![CDATA[
for.body28.split:49 %v_load_3 = load i12 %v_addr_1

]]></Node>
<StgValue><ssdm name="v_load_3"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="16">
<![CDATA[
for.body28.split:64 %sext_ln40_2 = sext i16 %Iy64_load

]]></Node>
<StgValue><ssdm name="sext_ln40_2"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body28.split:74 %mul_ln41 = mul i32 %sext_ln40, i32 %sext_ln40

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body28.split:76 %mul_ln41_1 = mul i32 %sext_ln40_2, i32 %sext_ln40_2

]]></Node>
<StgValue><ssdm name="mul_ln41_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="124" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body28.split:74 %mul_ln41 = mul i32 %sext_ln40, i32 %sext_ln40

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body28.split:75 %add_ln41 = add i32 %mul_ln41, i32 1048576

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body28.split:76 %mul_ln41_1 = mul i32 %sext_ln40_2, i32 %sext_ln40_2

]]></Node>
<StgValue><ssdm name="mul_ln41_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="127" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body28.split:75 %add_ln41 = add i32 %mul_ln41, i32 1048576

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body28.split:76 %mul_ln41_1 = mul i32 %sext_ln40_2, i32 %sext_ln40_2

]]></Node>
<StgValue><ssdm name="mul_ln41_1"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="33" op_0_bw="32">
<![CDATA[
for.body28.split:77 %sext_ln41 = sext i32 %add_ln41

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="33" op_0_bw="32">
<![CDATA[
for.body28.split:78 %sext_ln41_1 = sext i32 %mul_ln41_1

]]></Node>
<StgValue><ssdm name="sext_ln41_1"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body28.split:79 %add_ln41_1 = add i33 %sext_ln41, i33 %sext_ln41_1

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body28.split:0 %store_forwarded_load = load i16 %store_forwarded

]]></Node>
<StgValue><ssdm name="store_forwarded_load"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body28.split:1 %store_forwarded3_load = load i16 %store_forwarded3

]]></Node>
<StgValue><ssdm name="store_forwarded3_load"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="16">
<![CDATA[
for.body28.split:25 %sext_ln37 = sext i16 %store_forwarded3_load

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="16">
<![CDATA[
for.body28.split:27 %sext_ln37_1 = sext i16 %u_load_1

]]></Node>
<StgValue><ssdm name="sext_ln37_1"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body28.split:28 %add_ln37_3 = add i17 %sext_ln37_1, i17 %sext_ln37

]]></Node>
<StgValue><ssdm name="add_ln37_3"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="17">
<![CDATA[
for.body28.split:29 %sext_ln37_2 = sext i17 %add_ln37_3

]]></Node>
<StgValue><ssdm name="sext_ln37_2"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="16">
<![CDATA[
for.body28.split:31 %sext_ln37_3 = sext i16 %u_load_2

]]></Node>
<StgValue><ssdm name="sext_ln37_3"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="16">
<![CDATA[
for.body28.split:33 %sext_ln37_4 = sext i16 %u_load_3

]]></Node>
<StgValue><ssdm name="sext_ln37_4"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body28.split:34 %add_ln37_4 = add i18 %sext_ln37_4, i18 %sext_ln37_3

]]></Node>
<StgValue><ssdm name="add_ln37_4"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body28.split:35 %add_ln37_5 = add i18 %add_ln37_4, i18 %sext_ln37_2

]]></Node>
<StgValue><ssdm name="add_ln37_5"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.body28.split:36 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln37_5, i32 17

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body28.split:37 %sub_ln37 = sub i18 0, i18 %add_ln37_5

]]></Node>
<StgValue><ssdm name="sub_ln37"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body28.split:38 %trunc_ln37_1 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln37, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln37_1"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body28.split:39 %sub_ln37_1 = sub i16 0, i16 %trunc_ln37_1

]]></Node>
<StgValue><ssdm name="sub_ln37_1"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body28.split:40 %trunc_ln37_2 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln37_5, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln37_2"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body28.split:41 %u_avg = select i1 %tmp, i16 %sub_ln37_1, i16 %trunc_ln37_2

]]></Node>
<StgValue><ssdm name="u_avg"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="16">
<![CDATA[
for.body28.split:42 %sext_ln38 = sext i16 %store_forwarded_load

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="17" op_0_bw="16">
<![CDATA[
for.body28.split:44 %sext_ln38_1 = sext i16 %v_load_1

]]></Node>
<StgValue><ssdm name="sext_ln38_1"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body28.split:45 %add_ln38 = add i17 %sext_ln38_1, i17 %sext_ln38

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="17">
<![CDATA[
for.body28.split:46 %sext_ln38_2 = sext i17 %add_ln38

]]></Node>
<StgValue><ssdm name="sext_ln38_2"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="16">
<![CDATA[
for.body28.split:48 %sext_ln38_3 = sext i16 %v_load_2

]]></Node>
<StgValue><ssdm name="sext_ln38_3"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="16">
<![CDATA[
for.body28.split:50 %sext_ln38_4 = sext i16 %v_load_3

]]></Node>
<StgValue><ssdm name="sext_ln38_4"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body28.split:51 %add_ln38_1 = add i18 %sext_ln38_4, i18 %sext_ln38_3

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body28.split:52 %add_ln38_2 = add i18 %add_ln38_1, i18 %sext_ln38_2

]]></Node>
<StgValue><ssdm name="add_ln38_2"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.body28.split:53 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln38_2, i32 17

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body28.split:54 %sub_ln38 = sub i18 0, i18 %add_ln38_2

]]></Node>
<StgValue><ssdm name="sub_ln38"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body28.split:55 %trunc_ln38_1 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln38, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln38_1"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body28.split:56 %sub_ln38_1 = sub i16 0, i16 %trunc_ln38_1

]]></Node>
<StgValue><ssdm name="sub_ln38_1"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body28.split:57 %trunc_ln38_2 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln38_2, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln38_2"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body28.split:58 %v_avg = select i1 %tmp_25, i16 %sub_ln38_1, i16 %trunc_ln38_2

]]></Node>
<StgValue><ssdm name="v_avg"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="16">
<![CDATA[
for.body28.split:61 %sext_ln40_1 = sext i16 %u_avg

]]></Node>
<StgValue><ssdm name="sext_ln40_1"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body28.split:62 %mul_ln40 = mul i32 %sext_ln40, i32 %sext_ln40_1

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="16">
<![CDATA[
for.body28.split:65 %sext_ln40_3 = sext i16 %v_avg

]]></Node>
<StgValue><ssdm name="sext_ln40_3"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body28.split:66 %mul_ln40_1 = mul i32 %sext_ln40_2, i32 %sext_ln40_3

]]></Node>
<StgValue><ssdm name="mul_ln40_1"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="33" op_0_bw="32">
<![CDATA[
for.body28.split:67 %sext_ln40_4 = sext i32 %mul_ln40

]]></Node>
<StgValue><ssdm name="sext_ln40_4"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="33" op_0_bw="32">
<![CDATA[
for.body28.split:68 %sext_ln40_5 = sext i32 %mul_ln40_1

]]></Node>
<StgValue><ssdm name="sext_ln40_5"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.body28.split:70 %shl_ln40_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %It64_load, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln40_1"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="33" op_0_bw="26">
<![CDATA[
for.body28.split:71 %sext_ln40_6 = sext i26 %shl_ln40_1

]]></Node>
<StgValue><ssdm name="sext_ln40_6"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body28.split:72 %add_ln40 = add i33 %sext_ln40_4, i33 %sext_ln40_6

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body28.split:73 %add_ln40_1 = add i33 %add_ln40, i33 %sext_ln40_5

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body28.split:79 %add_ln41_1 = add i33 %sext_ln41, i33 %sext_ln41_1

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="53" op_0_bw="53" op_1_bw="33" op_2_bw="20">
<![CDATA[
for.body28.split:80 %shl_ln = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i33.i20, i33 %add_ln40_1, i20 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="53" op_0_bw="33">
<![CDATA[
for.body28.split:81 %sext_ln40_7 = sext i33 %add_ln41_1

]]></Node>
<StgValue><ssdm name="sext_ln40_7"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="57" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0">
<![CDATA[
for.inc141.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="176" st_id="7" stage="56" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="177" st_id="8" stage="55" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="178" st_id="9" stage="54" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="179" st_id="10" stage="53" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="180" st_id="11" stage="52" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="181" st_id="12" stage="51" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="182" st_id="13" stage="50" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="183" st_id="14" stage="49" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="184" st_id="15" stage="48" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="185" st_id="16" stage="47" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="186" st_id="17" stage="46" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="187" st_id="18" stage="45" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="188" st_id="19" stage="44" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="189" st_id="20" stage="43" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="190" st_id="21" stage="42" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="191" st_id="22" stage="41" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="192" st_id="23" stage="40" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="193" st_id="24" stage="39" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="194" st_id="25" stage="38" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="195" st_id="26" stage="37" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="196" st_id="27" stage="36" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="197" st_id="28" stage="35" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="198" st_id="29" stage="34" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="199" st_id="30" stage="33" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="200" st_id="31" stage="32" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="201" st_id="32" stage="31" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="202" st_id="33" stage="30" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="203" st_id="34" stage="29" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="204" st_id="35" stage="28" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="205" st_id="36" stage="27" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="206" st_id="37" stage="26" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="207" st_id="38" stage="25" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="208" st_id="39" stage="24" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="209" st_id="40" stage="23" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="210" st_id="41" stage="22" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="211" st_id="42" stage="21" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="212" st_id="43" stage="20" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="213" st_id="44" stage="19" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="214" st_id="45" stage="18" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="215" st_id="46" stage="17" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="216" st_id="47" stage="16" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="217" st_id="48" stage="15" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="218" st_id="49" stage="14" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="219" st_id="50" stage="13" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="220" st_id="51" stage="12" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="221" st_id="52" stage="11" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="222" st_id="53" stage="10" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="223" st_id="54" stage="9" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="224" st_id="55" stage="8" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="225" st_id="56" stage="7" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="226" st_id="57" stage="6" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="227" st_id="58" stage="5" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="228" st_id="59" stage="4" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="229" st_id="60" stage="3" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="230" st_id="61" stage="2" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="231" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body28.split:13 %u_addr_3 = getelementptr i16 %u, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="u_addr_3"/></StgValue>
</operation>

<operation id="232" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body28.split:16 %v_addr_3 = getelementptr i16 %v, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="v_addr_3"/></StgValue>
</operation>

<operation id="233" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
for.body28.split:17 %specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln35"/></StgValue>
</operation>

<operation id="234" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body28.split:18 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 62, i64 62, i64 62

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="235" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body28.split:19 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="236" st_id="62" stage="1" lat="57">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
for.body28.split:82 %sdiv_ln40 = sdiv i53 %shl_ln, i53 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sdiv_ln40"/></StgValue>
</operation>

<operation id="237" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="53" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body28.split:83 %P = partselect i16 @_ssdm_op_PartSelect.i16.i53.i32.i32, i53 %sdiv_ln40, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="P"/></StgValue>
</operation>

<operation id="238" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="26" op_0_bw="16">
<![CDATA[
for.body28.split:84 %sext_ln43 = sext i16 %P

]]></Node>
<StgValue><ssdm name="sext_ln43"/></StgValue>
</operation>

<operation id="239" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="26" op_0_bw="16">
<![CDATA[
for.body28.split:85 %sext_ln43_1 = sext i16 %Ix64_load

]]></Node>
<StgValue><ssdm name="sext_ln43_1"/></StgValue>
</operation>

<operation id="240" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.body28.split:86 %shl_ln5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %u_avg, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="241" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body28.split:87 %mul_ln43 = mul i26 %sext_ln43, i26 %sext_ln43_1

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>

<operation id="242" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body28.split:88 %sub_ln43 = sub i26 %shl_ln5, i26 %mul_ln43

]]></Node>
<StgValue><ssdm name="sub_ln43"/></StgValue>
</operation>

<operation id="243" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body28.split:89 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln43, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="244" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
for.body28.split:90 %store_ln43 = store i16 %trunc_ln, i12 %u_addr_3

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="245" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="26" op_0_bw="16">
<![CDATA[
for.body28.split:91 %sext_ln44 = sext i16 %Iy64_load

]]></Node>
<StgValue><ssdm name="sext_ln44"/></StgValue>
</operation>

<operation id="246" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.body28.split:92 %shl_ln6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %v_avg, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="247" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body28.split:93 %mul_ln44 = mul i26 %sext_ln43, i26 %sext_ln44

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>

<operation id="248" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body28.split:94 %sub_ln44 = sub i26 %shl_ln6, i26 %mul_ln44

]]></Node>
<StgValue><ssdm name="sub_ln44"/></StgValue>
</operation>

<operation id="249" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body28.split:95 %trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln44, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="250" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
for.body28.split:96 %store_ln44 = store i16 %trunc_ln1, i12 %v_addr_3

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="251" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body28.split:97 %store_ln43 = store i16 %trunc_ln, i16 %store_forwarded3

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="252" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body28.split:98 %store_ln44 = store i16 %trunc_ln1, i16 %store_forwarded

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="253" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
for.body28.split:100 %br_ln33 = br void %for.body28

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
