Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Sep 08 12:23:08 2016
| Host         : ECE400-F6N3KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.444        0.000                      0                   54        0.176        0.000                      0                   54        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.444        0.000                      0                   54        0.176        0.000                      0                   54        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 U_TX/U_CLKENB/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_CLKENB/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 1.863ns (52.846%)  route 1.662ns (47.154%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.719     5.322    U_TX/U_CLKENB/CLK
    SLICE_X4Y85          FDRE                                         r  U_TX/U_CLKENB/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  U_TX/U_CLKENB/q_reg[1]/Q
                         net (fo=2, routed)           0.860     6.638    U_TX/U_CLKENB/q[1]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.294 r  U_TX/U_CLKENB/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.294    U_TX/U_CLKENB/q0_carry_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  U_TX/U_CLKENB/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.408    U_TX/U_CLKENB/q0_carry__0_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.742 r  U_TX/U_CLKENB/q0_carry__1/O[1]
                         net (fo=1, routed)           0.802     8.544    U_TX/U_CLKENB/data0[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303     8.847 r  U_TX/U_CLKENB/q[10]_i_1/O
                         net (fo=1, routed)           0.000     8.847    U_TX/U_CLKENB/q_1[10]
    SLICE_X4Y87          FDRE                                         r  U_TX/U_CLKENB/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.599    15.022    U_TX/U_CLKENB/CLK
    SLICE_X4Y87          FDRE                                         r  U_TX/U_CLKENB/q_reg[10]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.029    15.291    U_TX/U_CLKENB/q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 U_TX/U_CLKENB/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_CLKENB/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.889ns (52.910%)  route 1.681ns (47.090%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.719     5.322    U_TX/U_CLKENB/CLK
    SLICE_X4Y85          FDRE                                         r  U_TX/U_CLKENB/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  U_TX/U_CLKENB/q_reg[1]/Q
                         net (fo=2, routed)           0.860     6.638    U_TX/U_CLKENB/q[1]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.294 r  U_TX/U_CLKENB/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.294    U_TX/U_CLKENB/q0_carry_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  U_TX/U_CLKENB/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.408    U_TX/U_CLKENB/q0_carry__0_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  U_TX/U_CLKENB/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.522    U_TX/U_CLKENB/q0_carry__1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.744 r  U_TX/U_CLKENB/q0_carry__2/O[0]
                         net (fo=1, routed)           0.821     8.565    U_TX/U_CLKENB/data0[13]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.327     8.892 r  U_TX/U_CLKENB/q[13]_i_1/O
                         net (fo=1, routed)           0.000     8.892    U_TX/U_CLKENB/q_1[13]
    SLICE_X4Y87          FDRE                                         r  U_TX/U_CLKENB/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.599    15.022    U_TX/U_CLKENB/CLK
    SLICE_X4Y87          FDRE                                         r  U_TX/U_CLKENB/q_reg[13]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.075    15.337    U_TX/U_CLKENB/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 U_TX/U_CLKENB/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_CLKENB/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 1.749ns (50.576%)  route 1.709ns (49.424%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.719     5.322    U_TX/U_CLKENB/CLK
    SLICE_X4Y85          FDRE                                         r  U_TX/U_CLKENB/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  U_TX/U_CLKENB/q_reg[1]/Q
                         net (fo=2, routed)           0.860     6.638    U_TX/U_CLKENB/q[1]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.294 r  U_TX/U_CLKENB/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.294    U_TX/U_CLKENB/q0_carry_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.628 r  U_TX/U_CLKENB/q0_carry__0/O[1]
                         net (fo=1, routed)           0.849     8.477    U_TX/U_CLKENB/data0[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303     8.780 r  U_TX/U_CLKENB/q[6]_i_1/O
                         net (fo=1, routed)           0.000     8.780    U_TX/U_CLKENB/q_1[6]
    SLICE_X4Y86          FDRE                                         r  U_TX/U_CLKENB/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.598    15.021    U_TX/U_CLKENB/CLK
    SLICE_X4Y86          FDRE                                         r  U_TX/U_CLKENB/q_reg[6]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)        0.029    15.290    U_TX/U_CLKENB/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  6.510    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 U_TX/U_CLKENB/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_CLKENB/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.775ns (51.250%)  route 1.688ns (48.750%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.719     5.322    U_TX/U_CLKENB/CLK
    SLICE_X4Y85          FDRE                                         r  U_TX/U_CLKENB/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  U_TX/U_CLKENB/q_reg[1]/Q
                         net (fo=2, routed)           0.860     6.638    U_TX/U_CLKENB/q[1]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.294 r  U_TX/U_CLKENB/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.294    U_TX/U_CLKENB/q0_carry_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  U_TX/U_CLKENB/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.408    U_TX/U_CLKENB/q0_carry__0_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.630 r  U_TX/U_CLKENB/q0_carry__1/O[0]
                         net (fo=1, routed)           0.828     8.458    U_TX/U_CLKENB/data0[9]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.327     8.785 r  U_TX/U_CLKENB/q[9]_i_1/O
                         net (fo=1, routed)           0.000     8.785    U_TX/U_CLKENB/q_1[9]
    SLICE_X4Y86          FDRE                                         r  U_TX/U_CLKENB/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.598    15.021    U_TX/U_CLKENB/CLK
    SLICE_X4Y86          FDRE                                         r  U_TX/U_CLKENB/q_reg[9]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)        0.075    15.336    U_TX/U_CLKENB/q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 U_TX/U_CLKENB/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_CLKENB/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 1.845ns (54.791%)  route 1.522ns (45.209%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.719     5.322    U_TX/U_CLKENB/CLK
    SLICE_X4Y85          FDRE                                         r  U_TX/U_CLKENB/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  U_TX/U_CLKENB/q_reg[1]/Q
                         net (fo=2, routed)           0.860     6.638    U_TX/U_CLKENB/q[1]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.294 r  U_TX/U_CLKENB/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.294    U_TX/U_CLKENB/q0_carry_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  U_TX/U_CLKENB/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.408    U_TX/U_CLKENB/q0_carry__0_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.721 r  U_TX/U_CLKENB/q0_carry__1/O[3]
                         net (fo=1, routed)           0.662     8.383    U_TX/U_CLKENB/data0[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306     8.689 r  U_TX/U_CLKENB/q[12]_i_1/O
                         net (fo=1, routed)           0.000     8.689    U_TX/U_CLKENB/q_1[12]
    SLICE_X4Y87          FDRE                                         r  U_TX/U_CLKENB/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.599    15.022    U_TX/U_CLKENB/CLK
    SLICE_X4Y87          FDRE                                         r  U_TX/U_CLKENB/q_reg[12]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.031    15.293    U_TX/U_CLKENB/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 U_TX/U_CLKENB/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_CLKENB/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 1.661ns (49.698%)  route 1.681ns (50.302%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.719     5.322    U_TX/U_CLKENB/CLK
    SLICE_X4Y85          FDRE                                         r  U_TX/U_CLKENB/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  U_TX/U_CLKENB/q_reg[1]/Q
                         net (fo=2, routed)           0.860     6.638    U_TX/U_CLKENB/q[1]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.294 r  U_TX/U_CLKENB/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.294    U_TX/U_CLKENB/q0_carry_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.516 r  U_TX/U_CLKENB/q0_carry__0/O[0]
                         net (fo=1, routed)           0.821     8.337    U_TX/U_CLKENB/data0[5]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.327     8.664 r  U_TX/U_CLKENB/q[5]_i_1/O
                         net (fo=1, routed)           0.000     8.664    U_TX/U_CLKENB/q_1[5]
    SLICE_X4Y85          FDRE                                         r  U_TX/U_CLKENB/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.598    15.021    U_TX/U_CLKENB/CLK
    SLICE_X4Y85          FDRE                                         r  U_TX/U_CLKENB/q_reg[5]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.075    15.361    U_TX/U_CLKENB/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.733ns  (required time - arrival time)
  Source:                 U_TX/U_CLKENB/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_CLKENB/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 1.759ns (53.606%)  route 1.522ns (46.394%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.719     5.322    U_TX/U_CLKENB/CLK
    SLICE_X4Y85          FDRE                                         r  U_TX/U_CLKENB/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  U_TX/U_CLKENB/q_reg[1]/Q
                         net (fo=2, routed)           0.860     6.638    U_TX/U_CLKENB/q[1]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.294 r  U_TX/U_CLKENB/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.294    U_TX/U_CLKENB/q0_carry_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.607 r  U_TX/U_CLKENB/q0_carry__0/O[3]
                         net (fo=1, routed)           0.662     8.269    U_TX/U_CLKENB/data0[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.334     8.603 r  U_TX/U_CLKENB/q[8]_i_1/O
                         net (fo=1, routed)           0.000     8.603    U_TX/U_CLKENB/q_1[8]
    SLICE_X4Y86          FDRE                                         r  U_TX/U_CLKENB/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.598    15.021    U_TX/U_CLKENB/CLK
    SLICE_X4Y86          FDRE                                         r  U_TX/U_CLKENB/q_reg[8]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)        0.075    15.336    U_TX/U_CLKENB/q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  6.733    

Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 U_TX/U_CLKENB/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_CLKENB/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.854ns (26.757%)  route 2.338ns (73.243%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.720     5.323    U_TX/U_CLKENB/CLK
    SLICE_X3Y85          FDRE                                         r  U_TX/U_CLKENB/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  U_TX/U_CLKENB/q_reg[0]/Q
                         net (fo=3, routed)           0.993     6.772    U_TX/U_CLKENB/q[0]
    SLICE_X4Y87          LUT6 (Prop_lut6_I5_O)        0.124     6.896 r  U_TX/U_CLKENB/q[13]_i_4/O
                         net (fo=1, routed)           0.575     7.471    U_TX/U_CLKENB/q[13]_i_4_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.595 f  U_TX/U_CLKENB/q[13]_i_2/O
                         net (fo=14, routed)          0.770     8.364    U_TX/U_CLKENB/enb_0
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.150     8.514 r  U_TX/U_CLKENB/q[11]_i_1/O
                         net (fo=1, routed)           0.000     8.514    U_TX/U_CLKENB/q_1[11]
    SLICE_X4Y87          FDRE                                         r  U_TX/U_CLKENB/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.599    15.022    U_TX/U_CLKENB/CLK
    SLICE_X4Y87          FDRE                                         r  U_TX/U_CLKENB/q_reg[11]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.075    15.320    U_TX/U_CLKENB/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             6.846ns  (required time - arrival time)
  Source:                 U_TX/U_CLKENB/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_CLKENB/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.828ns (26.667%)  route 2.277ns (73.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.720     5.323    U_TX/U_CLKENB/CLK
    SLICE_X3Y85          FDRE                                         r  U_TX/U_CLKENB/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  U_TX/U_CLKENB/q_reg[0]/Q
                         net (fo=3, routed)           0.993     6.772    U_TX/U_CLKENB/q[0]
    SLICE_X4Y87          LUT6 (Prop_lut6_I5_O)        0.124     6.896 r  U_TX/U_CLKENB/q[13]_i_4/O
                         net (fo=1, routed)           0.575     7.471    U_TX/U_CLKENB/q[13]_i_4_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.595 f  U_TX/U_CLKENB/q[13]_i_2/O
                         net (fo=14, routed)          0.709     8.304    U_TX/U_CLKENB/enb_0
    SLICE_X4Y85          LUT2 (Prop_lut2_I0_O)        0.124     8.428 r  U_TX/U_CLKENB/q[2]_i_1/O
                         net (fo=1, routed)           0.000     8.428    U_TX/U_CLKENB/q_1[2]
    SLICE_X4Y85          FDRE                                         r  U_TX/U_CLKENB/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.598    15.021    U_TX/U_CLKENB/CLK
    SLICE_X4Y85          FDRE                                         r  U_TX/U_CLKENB/q_reg[2]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.029    15.273    U_TX/U_CLKENB/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                  6.846    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 U_TX/U_CLKENB/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_CLKENB/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.828ns (26.784%)  route 2.263ns (73.216%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.720     5.323    U_TX/U_CLKENB/CLK
    SLICE_X3Y85          FDRE                                         r  U_TX/U_CLKENB/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  U_TX/U_CLKENB/q_reg[0]/Q
                         net (fo=3, routed)           0.993     6.772    U_TX/U_CLKENB/q[0]
    SLICE_X4Y87          LUT6 (Prop_lut6_I5_O)        0.124     6.896 r  U_TX/U_CLKENB/q[13]_i_4/O
                         net (fo=1, routed)           0.575     7.471    U_TX/U_CLKENB/q[13]_i_4_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.595 f  U_TX/U_CLKENB/q[13]_i_2/O
                         net (fo=14, routed)          0.695     8.290    U_TX/U_CLKENB/enb_0
    SLICE_X4Y85          LUT2 (Prop_lut2_I0_O)        0.124     8.414 r  U_TX/U_CLKENB/q[4]_i_1/O
                         net (fo=1, routed)           0.000     8.414    U_TX/U_CLKENB/q_1[4]
    SLICE_X4Y85          FDRE                                         r  U_TX/U_CLKENB/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.598    15.021    U_TX/U_CLKENB/CLK
    SLICE_X4Y85          FDRE                                         r  U_TX/U_CLKENB/q_reg[4]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.031    15.275    U_TX/U_CLKENB/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  6.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_TX/U_COUNTER/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_COUNTER/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.602     1.521    U_TX/U_COUNTER/CLK
    SLICE_X3Y88          FDRE                                         r  U_TX/U_COUNTER/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  U_TX/U_COUNTER/q_reg[0]/Q
                         net (fo=8, routed)           0.133     1.795    U_TX/U_COUNTER/Q[0]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.048     1.843 r  U_TX/U_COUNTER/q[3]_i_2/O
                         net (fo=1, routed)           0.000     1.843    U_TX/U_COUNTER/p_0_in[3]
    SLICE_X2Y88          FDRE                                         r  U_TX/U_COUNTER/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.875     2.040    U_TX/U_COUNTER/CLK
    SLICE_X2Y88          FDRE                                         r  U_TX/U_COUNTER/q_reg[3]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.133     1.667    U_TX/U_COUNTER/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_TX/U_CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.271%)  route 0.123ns (39.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.520    U_TX/U_CLKENB/CLK
    SLICE_X3Y87          FDRE                                         r  U_TX/U_CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  U_TX/U_CLKENB/enb_reg/Q
                         net (fo=7, routed)           0.123     1.784    U_TX/enb
    SLICE_X2Y87          LUT6 (Prop_lut6_I1_O)        0.045     1.829 r  U_TX/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.829    U_TX/FSM_sequential_state[0]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  U_TX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.873     2.038    U_TX/CLK
    SLICE_X2Y87          FDRE                                         r  U_TX/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.120     1.653    U_TX/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U_TX/U_COUNTER/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_COUNTER/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.055%)  route 0.137ns (41.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.602     1.521    U_TX/U_COUNTER/CLK
    SLICE_X3Y88          FDRE                                         r  U_TX/U_COUNTER/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  U_TX/U_COUNTER/q_reg[0]/Q
                         net (fo=8, routed)           0.137     1.799    U_TX/U_COUNTER/Q[0]
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.048     1.847 r  U_TX/U_COUNTER/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.847    U_TX/U_COUNTER/p_0_in[2]
    SLICE_X2Y88          FDRE                                         r  U_TX/U_COUNTER/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.875     2.040    U_TX/U_COUNTER/CLK
    SLICE_X2Y88          FDRE                                         r  U_TX/U_COUNTER/q_reg[2]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.131     1.665    U_TX/U_COUNTER/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_TX/U_COUNTER/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_COUNTER/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.602     1.521    U_TX/U_COUNTER/CLK
    SLICE_X3Y88          FDRE                                         r  U_TX/U_COUNTER/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  U_TX/U_COUNTER/q_reg[0]/Q
                         net (fo=8, routed)           0.137     1.799    U_TX/U_COUNTER/Q[0]
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045     1.844 r  U_TX/U_COUNTER/q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.844    U_TX/U_COUNTER/q[1]_i_1__0_n_0
    SLICE_X2Y88          FDRE                                         r  U_TX/U_COUNTER/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.875     2.040    U_TX/U_COUNTER/CLK
    SLICE_X2Y88          FDRE                                         r  U_TX/U_COUNTER/q_reg[1]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.121     1.655    U_TX/U_COUNTER/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_SINGLE_PULSER/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SINGLE_PULSER/dq2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.415%)  route 0.168ns (50.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.519    U_SINGLE_PULSER/CLK
    SLICE_X2Y85          FDRE                                         r  U_SINGLE_PULSER/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  U_SINGLE_PULSER/dq1_reg/Q
                         net (fo=2, routed)           0.168     1.851    U_SINGLE_PULSER/dq1
    SLICE_X2Y87          FDRE                                         r  U_SINGLE_PULSER/dq2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.873     2.038    U_SINGLE_PULSER/CLK
    SLICE_X2Y87          FDRE                                         r  U_SINGLE_PULSER/dq2_reg/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.060     1.595    U_SINGLE_PULSER/dq2_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_TX/U_CLKENB/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_CLKENB/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.519    U_TX/U_CLKENB/CLK
    SLICE_X3Y85          FDRE                                         r  U_TX/U_CLKENB/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  U_TX/U_CLKENB/q_reg[0]/Q
                         net (fo=3, routed)           0.168     1.829    U_TX/U_CLKENB/q[0]
    SLICE_X3Y85          LUT1 (Prop_lut1_I0_O)        0.045     1.874 r  U_TX/U_CLKENB/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    U_TX/U_CLKENB/q_1[0]
    SLICE_X3Y85          FDRE                                         r  U_TX/U_CLKENB/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    U_TX/U_CLKENB/CLK
    SLICE_X3Y85          FDRE                                         r  U_TX/U_CLKENB/q_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.091     1.610    U_TX/U_CLKENB/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 U_TX/U_COUNTER/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_COUNTER/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.602     1.521    U_TX/U_COUNTER/CLK
    SLICE_X3Y88          FDRE                                         r  U_TX/U_COUNTER/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  U_TX/U_COUNTER/q_reg[0]/Q
                         net (fo=8, routed)           0.202     1.864    U_TX/U_COUNTER/Q[0]
    SLICE_X3Y88          LUT1 (Prop_lut1_I0_O)        0.045     1.909 r  U_TX/U_COUNTER/q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.909    U_TX/U_COUNTER/sel0[0]
    SLICE_X3Y88          FDRE                                         r  U_TX/U_COUNTER/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.875     2.040    U_TX/U_COUNTER/CLK
    SLICE_X3Y88          FDRE                                         r  U_TX/U_COUNTER/q_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.091     1.612    U_TX/U_COUNTER/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 U_TX/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.646%)  route 0.204ns (52.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.602     1.521    U_TX/CLK
    SLICE_X1Y88          FDRE                                         r  U_TX/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  U_TX/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.204     1.867    U_TX/state[1]
    SLICE_X1Y88          LUT4 (Prop_lut4_I1_O)        0.045     1.912 r  U_TX/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.912    U_TX/FSM_sequential_state[2]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  U_TX/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.875     2.040    U_TX/CLK
    SLICE_X1Y88          FDRE                                         r  U_TX/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.092     1.613    U_TX/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 U_TX/U_CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.305%)  route 0.234ns (55.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.520    U_TX/U_CLKENB/CLK
    SLICE_X3Y87          FDRE                                         r  U_TX/U_CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  U_TX/U_CLKENB/enb_reg/Q
                         net (fo=7, routed)           0.234     1.895    U_TX/enb
    SLICE_X1Y88          LUT5 (Prop_lut5_I4_O)        0.045     1.940 r  U_TX/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.940    U_TX/FSM_sequential_state[1]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  U_TX/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.875     2.040    U_TX/CLK
    SLICE_X1Y88          FDRE                                         r  U_TX/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091     1.628    U_TX/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 U_TX/U_CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_COUNTER/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.073%)  route 0.220ns (60.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.520    U_TX/U_CLKENB/CLK
    SLICE_X3Y87          FDRE                                         r  U_TX/U_CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  U_TX/U_CLKENB/enb_reg/Q
                         net (fo=7, routed)           0.220     1.881    U_TX/U_COUNTER/enb
    SLICE_X3Y88          FDRE                                         r  U_TX/U_COUNTER/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.875     2.040    U_TX/U_COUNTER/CLK
    SLICE_X3Y88          FDRE                                         r  U_TX/U_COUNTER/q_reg[0]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X3Y88          FDRE (Hold_fdre_C_CE)       -0.039     1.498    U_TX/U_COUNTER/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.383    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     U_SINGLE_PULSER/dq1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     U_SINGLE_PULSER/dq2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     U_TX/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     U_TX/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     U_TX/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     U_TX/U_CLKENB/enb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     U_TX/U_CLKENB/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y87     U_TX/U_CLKENB/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y87     U_TX/U_CLKENB/q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     U_SINGLE_PULSER/dq1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     U_SINGLE_PULSER/dq2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     U_TX/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     U_TX/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     U_TX/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     U_TX/U_CLKENB/enb_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     U_TX/U_CLKENB/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     U_TX/U_CLKENB/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     U_TX/U_CLKENB/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     U_TX/U_CLKENB/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     U_SINGLE_PULSER/dq1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     U_SINGLE_PULSER/dq1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     U_SINGLE_PULSER/dq2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     U_SINGLE_PULSER/dq2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     U_TX/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     U_TX/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     U_TX/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     U_TX/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     U_TX/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     U_TX/FSM_sequential_state_reg[2]/C



