Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 20 19:52:30 2025
| Host         : DESKTOP-R8IJURE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.562        0.000                      0                 1491        0.097        0.000                      0                 1491        3.500        0.000                       0                   219  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.562        0.000                      0                 1491        0.097        0.000                      0                 1491        3.500        0.000                       0                   219  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 3.076ns (45.875%)  route 3.629ns (54.125%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 13.268 - 8.000 ) 
    Source Clock Delay      (SCD):    5.774ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.700     5.774    uut/CLK
    SLICE_X61Y71         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.419     6.193 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.444     6.637    uut/counter_y_reg_n_0_[8]
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.486 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.486    uut/addr_out_carry_i_11_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.597     8.417    uut/x_new00_in[12]
    SLICE_X61Y75         LUT6 (Prop_lut6_I3_O)        0.303     8.720 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.607     9.327    uut/C[12]
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124     9.451 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.451    uut/addr_out_carry__0_i_7_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.984 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.984    uut/addr_out_carry__0_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.203 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.430    10.633    uut/addr_out[15]
    SLICE_X64Y73         LUT5 (Prop_lut5_I4_O)        0.295    10.928 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.551    12.479    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y13         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.504    13.268    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.323    13.592    
                         clock uncertainty           -0.035    13.556    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.041    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.041    
                         arrival time                         -12.479    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 3.076ns (44.452%)  route 3.844ns (55.548%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 13.403 - 8.000 ) 
    Source Clock Delay      (SCD):    5.774ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.700     5.774    uut/CLK
    SLICE_X61Y71         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.419     6.193 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.444     6.637    uut/counter_y_reg_n_0_[8]
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.486 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.486    uut/addr_out_carry_i_11_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.597     8.417    uut/x_new00_in[12]
    SLICE_X61Y75         LUT6 (Prop_lut6_I3_O)        0.303     8.720 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.607     9.327    uut/C[12]
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124     9.451 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.451    uut/addr_out_carry__0_i_7_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.984 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.984    uut/addr_out_carry__0_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.203 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.430    10.633    uut/addr_out[15]
    SLICE_X64Y73         LUT5 (Prop_lut5_I4_O)        0.295    10.928 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.765    12.693    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X4Y17         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.639    13.403    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.423    13.827    
                         clock uncertainty           -0.035    13.792    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.277    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.277    
                         arrival time                         -12.693    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 3.076ns (46.063%)  route 3.602ns (53.937%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.262ns = ( 13.262 - 8.000 ) 
    Source Clock Delay      (SCD):    5.774ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.700     5.774    uut/CLK
    SLICE_X61Y71         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.419     6.193 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.444     6.637    uut/counter_y_reg_n_0_[8]
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.486 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.486    uut/addr_out_carry_i_11_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.597     8.417    uut/x_new00_in[12]
    SLICE_X61Y75         LUT6 (Prop_lut6_I3_O)        0.303     8.720 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.607     9.327    uut/C[12]
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124     9.451 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.451    uut/addr_out_carry__0_i_7_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.984 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.984    uut/addr_out_carry__0_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.203 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.430    10.633    uut/addr_out[15]
    SLICE_X64Y73         LUT5 (Prop_lut5_I4_O)        0.295    10.928 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.524    12.452    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y14         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.498    13.262    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.323    13.586    
                         clock uncertainty           -0.035    13.550    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.035    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.035    
                         arrival time                         -12.452    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 3.076ns (44.845%)  route 3.783ns (55.155%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 13.405 - 8.000 ) 
    Source Clock Delay      (SCD):    5.774ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.700     5.774    uut/CLK
    SLICE_X61Y71         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.419     6.193 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.444     6.637    uut/counter_y_reg_n_0_[8]
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.486 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.486    uut/addr_out_carry_i_11_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.597     8.417    uut/x_new00_in[12]
    SLICE_X61Y75         LUT6 (Prop_lut6_I3_O)        0.303     8.720 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.607     9.327    uut/C[12]
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124     9.451 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.451    uut/addr_out_carry__0_i_7_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.984 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.984    uut/addr_out_carry__0_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.203 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.430    10.633    uut/addr_out[15]
    SLICE_X64Y73         LUT5 (Prop_lut5_I4_O)        0.295    10.928 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.705    12.633    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X4Y18         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.641    13.405    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y18         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.423    13.829    
                         clock uncertainty           -0.035    13.794    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.279    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.279    
                         arrival time                         -12.633    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 2.979ns (44.367%)  route 3.735ns (55.633%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 13.405 - 8.000 ) 
    Source Clock Delay      (SCD):    5.774ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.700     5.774    uut/CLK
    SLICE_X61Y71         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.419     6.193 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.444     6.637    uut/counter_y_reg_n_0_[8]
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.486 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.486    uut/addr_out_carry_i_11_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.597     8.417    uut/x_new00_in[12]
    SLICE_X61Y75         LUT6 (Prop_lut6_I3_O)        0.303     8.720 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.607     9.327    uut/C[12]
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124     9.451 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.451    uut/addr_out_carry__0_i_7_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.094 r  uut/addr_out_carry__0/O[3]
                         net (fo=1, routed)           0.300    10.394    uut/addr_out[14]
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.307    10.701 r  uut/uuuut_i_3/O
                         net (fo=16, routed)          1.787    12.488    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X4Y18         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.641    13.405    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y18         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.423    13.829    
                         clock uncertainty           -0.035    13.794    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    13.228    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.228    
                         arrival time                         -12.488    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 3.076ns (46.108%)  route 3.595ns (53.892%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 13.336 - 8.000 ) 
    Source Clock Delay      (SCD):    5.774ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.700     5.774    uut/CLK
    SLICE_X61Y71         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.419     6.193 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.444     6.637    uut/counter_y_reg_n_0_[8]
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.486 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.486    uut/addr_out_carry_i_11_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.597     8.417    uut/x_new00_in[12]
    SLICE_X61Y75         LUT6 (Prop_lut6_I3_O)        0.303     8.720 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.607     9.327    uut/C[12]
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124     9.451 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.451    uut/addr_out_carry__0_i_7_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.984 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.984    uut/addr_out_carry__0_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.203 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.430    10.633    uut/addr_out[15]
    SLICE_X64Y73         LUT5 (Prop_lut5_I4_O)        0.295    10.928 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.517    12.445    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X3Y18         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.572    13.336    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.423    13.760    
                         clock uncertainty           -0.035    13.725    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.210    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.210    
                         arrival time                         -12.445    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 2.979ns (46.190%)  route 3.470ns (53.810%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 13.268 - 8.000 ) 
    Source Clock Delay      (SCD):    5.774ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.700     5.774    uut/CLK
    SLICE_X61Y71         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.419     6.193 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.444     6.637    uut/counter_y_reg_n_0_[8]
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.486 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.486    uut/addr_out_carry_i_11_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.597     8.417    uut/x_new00_in[12]
    SLICE_X61Y75         LUT6 (Prop_lut6_I3_O)        0.303     8.720 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.607     9.327    uut/C[12]
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124     9.451 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.451    uut/addr_out_carry__0_i_7_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.094 r  uut/addr_out_carry__0/O[3]
                         net (fo=1, routed)           0.300    10.394    uut/addr_out[14]
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.307    10.701 r  uut/uuuut_i_3/O
                         net (fo=16, routed)          1.522    12.223    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X2Y13         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.504    13.268    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.323    13.592    
                         clock uncertainty           -0.035    13.556    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    12.990    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         12.990    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.676ns  (logic 2.908ns (43.560%)  route 3.768ns (56.440%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 13.405 - 8.000 ) 
    Source Clock Delay      (SCD):    5.774ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.700     5.774    uut/CLK
    SLICE_X61Y71         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.419     6.193 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.444     6.637    uut/counter_y_reg_n_0_[8]
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.486 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.486    uut/addr_out_carry_i_11_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.597     8.417    uut/x_new00_in[12]
    SLICE_X61Y75         LUT6 (Prop_lut6_I3_O)        0.303     8.720 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.607     9.327    uut/C[12]
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124     9.451 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.451    uut/addr_out_carry__0_i_7_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.029 r  uut/addr_out_carry__0/O[2]
                         net (fo=1, routed)           0.287    10.316    uut/addr_out[13]
    SLICE_X61Y72         LUT5 (Prop_lut5_I4_O)        0.301    10.617 r  uut/uuuut_i_4/O
                         net (fo=16, routed)          1.833    12.449    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X4Y18         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.641    13.405    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y18         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.423    13.829    
                         clock uncertainty           -0.035    13.794    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    13.228    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.228    
                         arrival time                         -12.449    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 3.076ns (45.804%)  route 3.640ns (54.196%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 13.399 - 8.000 ) 
    Source Clock Delay      (SCD):    5.774ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.700     5.774    uut/CLK
    SLICE_X61Y71         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.419     6.193 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.444     6.637    uut/counter_y_reg_n_0_[8]
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.486 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.486    uut/addr_out_carry_i_11_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.597     8.417    uut/x_new00_in[12]
    SLICE_X61Y75         LUT6 (Prop_lut6_I3_O)        0.303     8.720 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.607     9.327    uut/C[12]
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124     9.451 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.451    uut/addr_out_carry__0_i_7_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.984 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.984    uut/addr_out_carry__0_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.203 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.430    10.633    uut/addr_out[15]
    SLICE_X64Y73         LUT5 (Prop_lut5_I4_O)        0.295    10.928 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.561    12.489    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X4Y16         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.635    13.399    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.423    13.823    
                         clock uncertainty           -0.035    13.788    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.273    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.273    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 uut/counter_x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 2.643ns (41.272%)  route 3.761ns (58.728%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 13.268 - 8.000 ) 
    Source Clock Delay      (SCD):    5.769ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.695     5.769    uut/CLK
    SLICE_X64Y75         FDCE                                         r  uut/counter_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDCE (Prop_fdce_C_Q)         0.419     6.188 r  uut/counter_x_reg[8]/Q
                         net (fo=5, routed)           0.658     6.845    uut/counter_x_reg_n_0_[8]
    SLICE_X63Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.691 r  uut/addr_out_carry_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.700    uut/addr_out_carry_i_12_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.922 r  uut/addr_out_carry__0_i_14/O[0]
                         net (fo=1, routed)           0.495     8.417    uut/x_new0[11]
    SLICE_X64Y72         LUT6 (Prop_lut6_I5_O)        0.299     8.716 r  uut/addr_out_carry__0_i_12/O
                         net (fo=1, routed)           0.613     9.329    uut/C[11]
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124     9.453 r  uut/addr_out_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.453    uut/addr_out_carry__0_i_8_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.880 r  uut/addr_out_carry__0/O[1]
                         net (fo=1, routed)           0.434    10.315    uut/addr_out[12]
    SLICE_X66Y72         LUT5 (Prop_lut5_I4_O)        0.306    10.621 r  uut/uuuut_i_5/O
                         net (fo=16, routed)          1.552    12.172    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X2Y13         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.504    13.268    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.323    13.592    
                         clock uncertainty           -0.035    13.556    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.990    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         12.990    
                         arrival time                         -12.172    
  -------------------------------------------------------------------
                         slack                                  0.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 rx/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.266%)  route 0.288ns (63.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.608     1.694    rx/clk_125mhz_IBUF_BUFG
    SLICE_X104Y93        FDRE                                         r  rx/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y93        FDRE (Prop_fdre_C_Q)         0.164     1.858 r  rx/rx_data_reg[4]/Q
                         net (fo=3, routed)           0.288     2.146    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X5Y19         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.922     2.265    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.511     1.754    
    RAMB36_X5Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.050    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rx/bit_ticks_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx/bit_ticks_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.605     1.691    rx/clk_125mhz_IBUF_BUFG
    SLICE_X99Y87         FDRE                                         r  rx/bit_ticks_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y87         FDRE (Prop_fdre_C_Q)         0.141     1.832 r  rx/bit_ticks_counter_reg[2]/Q
                         net (fo=6, routed)           0.122     1.955    rx/bit_ticks_counter_reg[2]
    SLICE_X98Y87         LUT5 (Prop_lut5_I3_O)        0.048     2.003 r  rx/bit_ticks_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.003    rx/p_0_in[4]
    SLICE_X98Y87         FDRE                                         r  rx/bit_ticks_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.874     2.216    rx/clk_125mhz_IBUF_BUFG
    SLICE_X98Y87         FDRE                                         r  rx/bit_ticks_counter_reg[4]/C
                         clock pessimism             -0.512     1.704    
    SLICE_X98Y87         FDRE (Hold_fdre_C_D)         0.131     1.835    rx/bit_ticks_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 tx/ticks_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx/ticks_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.595     1.681    tx/CLK
    SLICE_X99Y74         FDCE                                         r  tx/ticks_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y74         FDCE (Prop_fdce_C_Q)         0.141     1.822 r  tx/ticks_counter_reg[8]/Q
                         net (fo=4, routed)           0.121     1.943    tx/ticks_counter_reg[8]
    SLICE_X100Y74        LUT6 (Prop_lut6_I3_O)        0.045     1.988 r  tx/ticks_counter[10]_i_2/O
                         net (fo=1, routed)           0.000     1.988    tx/p_0_in__0[10]
    SLICE_X100Y74        FDCE                                         r  tx/ticks_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.862     2.204    tx/CLK
    SLICE_X100Y74        FDCE                                         r  tx/ticks_counter_reg[10]/C
                         clock pessimism             -0.510     1.694    
    SLICE_X100Y74        FDCE (Hold_fdce_C_D)         0.120     1.814    tx/ticks_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rx/bit_ticks_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx/bit_ticks_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.605     1.691    rx/clk_125mhz_IBUF_BUFG
    SLICE_X99Y87         FDRE                                         r  rx/bit_ticks_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y87         FDRE (Prop_fdre_C_Q)         0.141     1.832 r  rx/bit_ticks_counter_reg[2]/Q
                         net (fo=6, routed)           0.122     1.955    rx/bit_ticks_counter_reg[2]
    SLICE_X98Y87         LUT4 (Prop_lut4_I0_O)        0.045     2.000 r  rx/bit_ticks_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.000    rx/p_0_in[3]
    SLICE_X98Y87         FDRE                                         r  rx/bit_ticks_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.874     2.216    rx/clk_125mhz_IBUF_BUFG
    SLICE_X98Y87         FDRE                                         r  rx/bit_ticks_counter_reg[3]/C
                         clock pessimism             -0.512     1.704    
    SLICE_X98Y87         FDRE (Hold_fdre_C_D)         0.120     1.824    rx/bit_ticks_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rx_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.164ns (21.333%)  route 0.605ns (78.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.603     1.689    clk_125mhz_IBUF_BUFG
    SLICE_X96Y85         FDCE                                         r  rx_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.164     1.853 r  rx_counter_reg[11]/Q
                         net (fo=18, routed)          0.605     2.458    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X4Y20         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.004     2.347    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.261     2.086    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.269    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rx_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.164ns (21.189%)  route 0.610ns (78.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.603     1.689    clk_125mhz_IBUF_BUFG
    SLICE_X96Y85         FDCE                                         r  rx_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.164     1.853 r  rx_counter_reg[10]/Q
                         net (fo=18, routed)          0.610     2.463    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X4Y20         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.004     2.347    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.261     2.086    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.269    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rx_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.164ns (21.164%)  route 0.611ns (78.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.603     1.689    clk_125mhz_IBUF_BUFG
    SLICE_X96Y85         FDCE                                         r  rx_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.164     1.853 r  rx_counter_reg[14]/Q
                         net (fo=19, routed)          0.611     2.464    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X4Y20         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.004     2.347    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.261     2.086    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.269    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rd_en_B_uart_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.341%)  route 0.122ns (42.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.595     1.681    clk_125mhz_IBUF_BUFG
    SLICE_X96Y76         FDCE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y76         FDCE (Prop_fdce_C_Q)         0.164     1.845 r  FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.122     1.967    rd_en_B_uart
    SLICE_X95Y76         FDCE                                         r  rd_en_B_uart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.862     2.204    clk_125mhz_IBUF_BUFG
    SLICE_X95Y76         FDCE                                         r  rd_en_B_uart_reg/C
                         clock pessimism             -0.510     1.694    
    SLICE_X95Y76         FDCE (Hold_fdce_C_D)         0.070     1.764    rd_en_B_uart_reg
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uut/temp_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.018%)  route 0.377ns (66.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.598     1.684    uut/CLK
    SLICE_X91Y80         FDCE                                         r  uut/temp_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDCE (Prop_fdce_C_Q)         0.141     1.825 r  uut/temp_data_reg[5]/Q
                         net (fo=1, routed)           0.213     2.038    uut/temp_data[5]
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.045     2.083 r  uut/uuuut_i_20/O
                         net (fo=2, routed)           0.164     2.248    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X4Y16         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.911     2.254    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.510     1.744    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.040    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rx/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx/currentState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.226ns (64.114%)  route 0.126ns (35.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.606     1.692    rx/clk_125mhz_IBUF_BUFG
    SLICE_X99Y89         FDRE                                         r  rx/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDRE (Prop_fdre_C_Q)         0.128     1.820 f  rx/bit_counter_reg[3]/Q
                         net (fo=3, routed)           0.126     1.947    rx/bit_counter_reg_n_0_[3]
    SLICE_X100Y89        LUT6 (Prop_lut6_I1_O)        0.098     2.045 r  rx/currentState[2]_i_1/O
                         net (fo=1, routed)           0.000     2.045    rx/nextState[2]
    SLICE_X100Y89        FDRE                                         r  rx/currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.876     2.218    rx/clk_125mhz_IBUF_BUFG
    SLICE_X100Y89        FDRE                                         r  rx/currentState_reg[2]/C
                         clock pessimism             -0.510     1.708    
    SLICE_X100Y89        FDRE (Hold_fdre_C_D)         0.121     1.829    rx/currentState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y21  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y21  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y22  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y22  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X5Y17  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X5Y17  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X5Y18  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X5Y18  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X5Y15  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X5Y15  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X96Y76  FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X96Y76  FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y78  FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y78  FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y78  FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y78  FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y78  FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y78  FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y76  FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y76  FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X96Y76  FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X96Y76  FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y78  FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y78  FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y78  FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y78  FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y78  FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y78  FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y76  FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y76  FSM_onehot_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.093ns  (logic 4.277ns (52.850%)  route 3.816ns (47.150%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.770     5.844    tx/CLK
    SLICE_X95Y71         FDPE                                         r  tx/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y71         FDPE (Prop_fdpe_C_Q)         0.456     6.300 r  tx/currentState_reg[0]/Q
                         net (fo=7, routed)           0.703     7.003    tx/currentState[0]
    SLICE_X94Y71         LUT2 (Prop_lut2_I0_O)        0.124     7.127 r  tx/uart_tx_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.616     7.743    tx/uart_tx_OBUF_inst_i_2_n_0
    SLICE_X94Y72         LUT6 (Prop_lut6_I2_O)        0.124     7.867 r  tx/uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.497    10.364    uart_tx_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573    13.937 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.937    uart_tx
    Y19                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.951ns  (logic 4.172ns (52.472%)  route 3.779ns (47.528%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.766     5.840    clk_125mhz_IBUF_BUFG
    SLICE_X96Y76         FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y76         FDPE (Prop_fdpe_C_Q)         0.518     6.358 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           1.862     8.220    FSM_onehot_state_reg_n_0_[0]
    SLICE_X104Y87        LUT1 (Prop_lut1_I0_O)        0.124     8.344 r  LD0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.917    10.260    LD0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530    13.790 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000    13.790    LD0
    R14                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.917ns  (logic 4.231ns (53.441%)  route 3.686ns (46.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.779     5.853    clk_125mhz_IBUF_BUFG
    SLICE_X96Y85         FDCE                                         r  rx_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.478     6.331 r  rx_counter_reg[15]/Q
                         net (fo=35, routed)          3.686    10.017    LD3_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.753    13.770 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000    13.770    LD3
    M14                                                               r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.365ns  (logic 4.090ns (55.539%)  route 3.274ns (44.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.779     5.853    clk_125mhz_IBUF_BUFG
    SLICE_X96Y85         FDCE                                         r  rx_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.518     6.371 r  rx_counter_reg[14]/Q
                         net (fo=19, routed)          3.274     9.645    LD2_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.572    13.218 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000    13.218    LD2
    N16                                                               r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.813ns  (logic 4.206ns (61.736%)  route 2.607ns (38.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.779     5.853    clk_125mhz_IBUF_BUFG
    SLICE_X96Y85         FDCE                                         r  rx_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.478     6.331 r  rx_counter_reg[13]/Q
                         net (fo=19, routed)          2.607     8.938    LD1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.728    12.666 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000    12.666    LD1
    P14                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.459ns (65.657%)  route 0.763ns (34.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.603     1.689    clk_125mhz_IBUF_BUFG
    SLICE_X96Y85         FDCE                                         r  rx_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.148     1.837 r  rx_counter_reg[13]/Q
                         net (fo=19, routed)          0.763     2.600    LD1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.311     3.911 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000     3.911    LD1
    P14                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/tx_bit_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.521ns (64.598%)  route 0.833ns (35.402%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.597     1.683    tx/CLK
    SLICE_X94Y72         FDCE                                         r  tx/tx_bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72         FDCE (Prop_fdce_C_Q)         0.148     1.831 r  tx/tx_bit_counter_reg[3]/Q
                         net (fo=4, routed)           0.115     1.946    tx/in4
    SLICE_X94Y72         LUT6 (Prop_lut6_I5_O)        0.099     2.045 r  tx/uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.719     2.764    uart_tx_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     4.037 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.037    uart_tx
    Y19                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.437ns (56.853%)  route 1.090ns (43.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.603     1.689    clk_125mhz_IBUF_BUFG
    SLICE_X96Y85         FDCE                                         r  rx_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.164     1.853 r  rx_counter_reg[14]/Q
                         net (fo=19, routed)          1.090     2.944    LD2_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.273     4.217 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000     4.217    LD2
    N16                                                               r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.440ns (55.003%)  route 1.178ns (44.997%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.595     1.681    clk_125mhz_IBUF_BUFG
    SLICE_X96Y76         FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y76         FDPE (Prop_fdpe_C_Q)         0.164     1.845 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.702     2.547    FSM_onehot_state_reg_n_0_[0]
    SLICE_X104Y87        LUT1 (Prop_lut1_I0_O)        0.045     2.592 r  LD0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.476     3.068    LD0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     4.299 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     4.299    LD0
    R14                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.758ns  (logic 1.482ns (53.757%)  route 1.275ns (46.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.603     1.689    clk_125mhz_IBUF_BUFG
    SLICE_X96Y85         FDCE                                         r  rx_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         FDCE (Prop_fdce_C_Q)         0.148     1.837 r  rx_counter_reg[15]/Q
                         net (fo=35, routed)          1.275     3.112    LD3_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.334     4.447 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000     4.447    LD3
    M14                                                               r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           383 Endpoints
Min Delay           383 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.503ns  (logic 2.797ns (24.318%)  route 8.705ns (75.682%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          6.081     7.623    uut/SW_IBUF[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.747 r  uut/addr_out_carry_i_8/O
                         net (fo=1, routed)           0.429     8.176    uut/C[10]
    SLICE_X62Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.300 r  uut/addr_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.300    uut/addr_out_carry_i_4_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.676 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.676    uut/addr_out_carry_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.793    uut/addr_out_carry__0_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.012 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.430     9.442    uut/addr_out[15]
    SLICE_X64Y73         LUT5 (Prop_lut5_I4_O)        0.295     9.737 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.765    11.503    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X4Y17         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.639     5.403    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.450ns  (logic 2.795ns (24.412%)  route 8.655ns (75.588%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          6.081     7.623    uut/SW_IBUF[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.747 r  uut/addr_out_carry_i_8/O
                         net (fo=1, routed)           0.429     8.176    uut/C[10]
    SLICE_X62Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.300 r  uut/addr_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.300    uut/addr_out_carry_i_4_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.676 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.676    uut/addr_out_carry_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.999 r  uut/addr_out_carry__0/O[1]
                         net (fo=1, routed)           0.434     9.434    uut/addr_out[12]
    SLICE_X66Y72         LUT5 (Prop_lut5_I4_O)        0.306     9.740 r  uut/uuuut_i_5/O
                         net (fo=16, routed)          1.711    11.450    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X4Y18         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.641     5.405    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y18         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.442ns  (logic 2.797ns (24.447%)  route 8.645ns (75.553%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          6.081     7.623    uut/SW_IBUF[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.747 r  uut/addr_out_carry_i_8/O
                         net (fo=1, routed)           0.429     8.176    uut/C[10]
    SLICE_X62Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.300 r  uut/addr_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.300    uut/addr_out_carry_i_4_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.676 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.676    uut/addr_out_carry_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.793    uut/addr_out_carry__0_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.012 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.430     9.442    uut/addr_out[15]
    SLICE_X64Y73         LUT5 (Prop_lut5_I4_O)        0.295     9.737 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.705    11.442    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X4Y18         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.641     5.405    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y18         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.385ns  (logic 2.788ns (24.490%)  route 8.597ns (75.510%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          6.081     7.623    uut/SW_IBUF[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.747 r  uut/addr_out_carry_i_8/O
                         net (fo=1, routed)           0.429     8.176    uut/C[10]
    SLICE_X62Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.300 r  uut/addr_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.300    uut/addr_out_carry_i_4_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.676 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.676    uut/addr_out_carry_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.991 r  uut/addr_out_carry__0/O[3]
                         net (fo=1, routed)           0.300     9.291    uut/addr_out[14]
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.307     9.598 r  uut/uuuut_i_3/O
                         net (fo=16, routed)          1.787    11.385    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X4Y18         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.641     5.405    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y18         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.341ns  (logic 2.795ns (24.647%)  route 8.546ns (75.353%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          6.081     7.623    uut/SW_IBUF[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.747 r  uut/addr_out_carry_i_8/O
                         net (fo=1, routed)           0.429     8.176    uut/C[10]
    SLICE_X62Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.300 r  uut/addr_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.300    uut/addr_out_carry_i_4_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.676 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.676    uut/addr_out_carry_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.999 r  uut/addr_out_carry__0/O[1]
                         net (fo=1, routed)           0.434     9.434    uut/addr_out[12]
    SLICE_X66Y72         LUT5 (Prop_lut5_I4_O)        0.306     9.740 r  uut/uuuut_i_5/O
                         net (fo=16, routed)          1.602    11.341    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X4Y17         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.639     5.403    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.336ns  (logic 2.706ns (23.874%)  route 8.629ns (76.126%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          6.081     7.623    uut/SW_IBUF[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.747 r  uut/addr_out_carry_i_8/O
                         net (fo=1, routed)           0.429     8.176    uut/C[10]
    SLICE_X62Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.300 r  uut/addr_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.300    uut/addr_out_carry_i_4_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.676 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.676    uut/addr_out_carry_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.915 r  uut/addr_out_carry__0/O[2]
                         net (fo=1, routed)           0.287     9.202    uut/addr_out[13]
    SLICE_X61Y72         LUT5 (Prop_lut5_I4_O)        0.301     9.503 r  uut/uuuut_i_4/O
                         net (fo=16, routed)          1.833    11.336    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X4Y18         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.641     5.405    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y18         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.298ns  (logic 2.797ns (24.758%)  route 8.501ns (75.242%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          6.081     7.623    uut/SW_IBUF[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.747 r  uut/addr_out_carry_i_8/O
                         net (fo=1, routed)           0.429     8.176    uut/C[10]
    SLICE_X62Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.300 r  uut/addr_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.300    uut/addr_out_carry_i_4_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.676 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.676    uut/addr_out_carry_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.793    uut/addr_out_carry__0_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.012 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.430     9.442    uut/addr_out[15]
    SLICE_X64Y73         LUT5 (Prop_lut5_I4_O)        0.295     9.737 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.561    11.298    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X4Y16         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.635     5.399    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.291ns  (logic 2.795ns (24.756%)  route 8.496ns (75.244%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          6.081     7.623    uut/SW_IBUF[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.747 r  uut/addr_out_carry_i_8/O
                         net (fo=1, routed)           0.429     8.176    uut/C[10]
    SLICE_X62Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.300 r  uut/addr_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.300    uut/addr_out_carry_i_4_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.676 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.676    uut/addr_out_carry_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.999 r  uut/addr_out_carry__0/O[1]
                         net (fo=1, routed)           0.434     9.434    uut/addr_out[12]
    SLICE_X66Y72         LUT5 (Prop_lut5_I4_O)        0.306     9.740 r  uut/uuuut_i_5/O
                         net (fo=16, routed)          1.552    11.291    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X2Y13         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.504     5.268    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.288ns  (logic 2.797ns (24.781%)  route 8.491ns (75.219%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          6.081     7.623    uut/SW_IBUF[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.747 r  uut/addr_out_carry_i_8/O
                         net (fo=1, routed)           0.429     8.176    uut/C[10]
    SLICE_X62Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.300 r  uut/addr_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.300    uut/addr_out_carry_i_4_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.676 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.676    uut/addr_out_carry_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.793    uut/addr_out_carry__0_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.012 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.430     9.442    uut/addr_out[15]
    SLICE_X64Y73         LUT5 (Prop_lut5_I4_O)        0.295     9.737 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.551    11.288    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y13         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.504     5.268    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.287ns  (logic 2.706ns (23.976%)  route 8.581ns (76.024%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          6.081     7.623    uut/SW_IBUF[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.747 r  uut/addr_out_carry_i_8/O
                         net (fo=1, routed)           0.429     8.176    uut/C[10]
    SLICE_X62Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.300 r  uut/addr_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.300    uut/addr_out_carry_i_4_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.676 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.676    uut/addr_out_carry_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.915 r  uut/addr_out_carry__0/O[2]
                         net (fo=1, routed)           0.287     9.202    uut/addr_out[13]
    SLICE_X61Y72         LUT5 (Prop_lut5_I4_O)        0.301     9.503 r  uut/uuuut_i_4/O
                         net (fo=16, routed)          1.785    11.287    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X4Y17         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.639     5.403    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/din_buff_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.292ns (23.466%)  route 0.953ns (76.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.953     1.245    rx/uart_rx_IBUF
    SLICE_X100Y88        FDRE                                         r  rx/din_buff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.876     2.218    rx/clk_125mhz_IBUF_BUFG
    SLICE_X100Y88        FDRE                                         r  rx/din_buff_reg/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.337ns (24.538%)  route 1.037ns (75.462%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.037     1.329    rx/uart_rx_IBUF
    SLICE_X100Y88        LUT6 (Prop_lut6_I0_O)        0.045     1.374 r  rx/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.374    rx/nextState[1]
    SLICE_X100Y88        FDRE                                         r  rx/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.876     2.218    rx/clk_125mhz_IBUF_BUFG
    SLICE_X100Y88        FDRE                                         r  rx/currentState_reg[1]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            rx_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.232ns (16.606%)  route 1.165ns (83.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=117, routed)         1.165     1.396    BTN1_IBUF
    SLICE_X96Y85         FDCE                                         f  rx_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.872     2.214    clk_125mhz_IBUF_BUFG
    SLICE_X96Y85         FDCE                                         r  rx_counter_reg[10]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            rx_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.232ns (16.606%)  route 1.165ns (83.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=117, routed)         1.165     1.396    BTN1_IBUF
    SLICE_X96Y85         FDCE                                         f  rx_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.872     2.214    clk_125mhz_IBUF_BUFG
    SLICE_X96Y85         FDCE                                         r  rx_counter_reg[11]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            rx_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.232ns (16.606%)  route 1.165ns (83.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=117, routed)         1.165     1.396    BTN1_IBUF
    SLICE_X96Y85         FDCE                                         f  rx_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.872     2.214    clk_125mhz_IBUF_BUFG
    SLICE_X96Y85         FDCE                                         r  rx_counter_reg[12]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            rx_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.232ns (16.606%)  route 1.165ns (83.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=117, routed)         1.165     1.396    BTN1_IBUF
    SLICE_X96Y85         FDCE                                         f  rx_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.872     2.214    clk_125mhz_IBUF_BUFG
    SLICE_X96Y85         FDCE                                         r  rx_counter_reg[13]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            rx_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.232ns (16.606%)  route 1.165ns (83.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=117, routed)         1.165     1.396    BTN1_IBUF
    SLICE_X96Y85         FDCE                                         f  rx_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.872     2.214    clk_125mhz_IBUF_BUFG
    SLICE_X96Y85         FDCE                                         r  rx_counter_reg[14]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            rx_counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.232ns (16.606%)  route 1.165ns (83.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=117, routed)         1.165     1.396    BTN1_IBUF
    SLICE_X96Y85         FDCE                                         f  rx_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.872     2.214    clk_125mhz_IBUF_BUFG
    SLICE_X96Y85         FDCE                                         r  rx_counter_reg[15]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            rx_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.232ns (16.606%)  route 1.165ns (83.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=117, routed)         1.165     1.396    BTN1_IBUF
    SLICE_X96Y85         FDCE                                         f  rx_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.872     2.214    clk_125mhz_IBUF_BUFG
    SLICE_X96Y85         FDCE                                         r  rx_counter_reg[6]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            rx_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.232ns (16.606%)  route 1.165ns (83.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=117, routed)         1.165     1.396    BTN1_IBUF
    SLICE_X96Y85         FDCE                                         f  rx_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.872     2.214    clk_125mhz_IBUF_BUFG
    SLICE_X96Y85         FDCE                                         r  rx_counter_reg[9]/C





