{"Source Block": ["oh/src/mio/hdl/mtx_io.v@62:80@HdlStmProcess", "   \n   //########################################\n   //# SHIFT REGISTER  (SHIFT DOWN)\n   //########################################\n\n   always @ (posedge io_clk)\n     if(transfer_active & dmode8)//8 bit\n       shiftreg[63:0] <= {8'b0,shiftreg[IOW-8-1:0]};   \n     else if(transfer_active & dmode16)//16 bit\n       shiftreg[63:0] <= {16'b0,shiftreg[IOW-16-1:0]};\n     else if(transfer_active & dmode32)//32 bit\n       shiftreg[63:0] <= {32'b0,shiftreg[IOW-32-1:0]};   \n     else\n       shiftreg[63:0] = io_packet[IOW-1:0];\n   \n   //########################################\n   //# DDR OUTPUT\n   //########################################\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[68, "     if(transfer_active & dmode8)//8 bit\n"], [69, "       shiftreg[63:0] <= {8'b0,shiftreg[IOW-8-1:0]};   \n"], [70, "     else if(transfer_active & dmode16)//16 bit\n"], [71, "       shiftreg[63:0] <= {16'b0,shiftreg[IOW-16-1:0]};\n"], [72, "     else if(transfer_active & dmode32)//32 bit\n"], [73, "       shiftreg[63:0] <= {32'b0,shiftreg[IOW-32-1:0]};   \n"], [74, "     else\n"], [75, "       shiftreg[63:0] = io_packet[IOW-1:0];\n"]], "Add": [[75, "     if(reload)\n"], [75, "       shiftreg[63:0] <= io_packet[IOW-1:0];\n"], [75, "     else if(dmode8)//8 bit\n"], [75, "       shiftreg[63:0] <= {8'b0,shiftreg[IOW-1:8]};   \n"], [75, "     else if(dmode16)//16 bit\n"], [75, "       shiftreg[63:0] <= {16'b0,shiftreg[IOW-1:16]};\n"], [75, "     else if(dmode32)//32 bit\n"], [75, "       shiftreg[63:0] <= {32'b0,shiftreg[IOW-1:32]};   \n"]]}}