
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000664                       # Number of seconds simulated
sim_ticks                                   664334000                       # Number of ticks simulated
final_tick                               2255105829500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               37991688                       # Simulator instruction rate (inst/s)
host_op_rate                                 37991577                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              257575895                       # Simulator tick rate (ticks/s)
host_mem_usage                                 736364                       # Number of bytes of host memory used
host_seconds                                     2.58                       # Real time elapsed on the host
sim_insts                                    97986792                       # Number of instructions simulated
sim_ops                                      97986792                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       111936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       230336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             342272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       111936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        111936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       156096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          156096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         3599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2439                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2439                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    168493559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    346717163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             515210722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    168493559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        168493559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       234966147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            234966147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       234966147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    168493559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    346717163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            750176869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5348                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2439                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5348                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2439                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 340160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  154368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  342272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               156096                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     33                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               87                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     663935000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5348                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2439                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.578087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.357376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   281.382372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          964     46.32%     46.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          539     25.90%     72.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          171      8.22%     80.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           93      4.47%     84.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           70      3.36%     88.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      1.73%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           36      1.73%     91.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      1.11%     92.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          149      7.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2081                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.496552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.892651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.697369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.69%      0.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              7      4.83%      5.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            42     28.97%     34.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            33     22.76%     57.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            18     12.41%     69.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            12      8.28%     77.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            13      8.97%     86.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             5      3.45%     90.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      2.76%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.69%     93.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.69%     94.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.69%     95.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      1.38%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.69%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.69%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.69%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.69%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           145                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.634483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.599558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.116877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              105     72.41%     72.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.76%     75.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24     16.55%     91.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      6.21%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.38%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           145                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     73170500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               172826750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26575000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13766.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32516.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       512.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       232.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    515.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    234.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4048                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1596                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.44                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      85261.98                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7854840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4285875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19843200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9558000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            367092540                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             75243750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              527105805                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            796.122596                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    122675250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     517329750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7877520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4298250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21598200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6071760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            398339370                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             47838000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              529250700                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            799.354627                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     77028750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     562982250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                599693000     90.34%     90.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1178500      0.18%     90.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                62959000      9.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            663830500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          433029000     65.23%     65.23% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            230794500     34.77%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18309                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199634                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18309                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.903599                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    26.017883                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   485.982117                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.050816                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.949184                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1181545                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1181545                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133061                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133061                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        59076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59076                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2220                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2220                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2379                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2379                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192137                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192137                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192137                       # number of overall hits
system.cpu.dcache.overall_hits::total          192137                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26506                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26506                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67170                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67170                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          397                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          397                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        93676                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93676                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        93676                       # number of overall misses
system.cpu.dcache.overall_misses::total         93676                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    679676992                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    679676992                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1823965003                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1823965003                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      7158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      7158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   2503641995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2503641995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   2503641995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2503641995                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       159567                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159567                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126246                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126246                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2379                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2379                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285813                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285813                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285813                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285813                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.166112                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.166112                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.532056                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.532056                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.151700                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.151700                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.327753                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.327753                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.327753                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.327753                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 25642.382555                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25642.382555                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 27154.458880                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27154.458880                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 18031.486146                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 18031.486146                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 26726.610818                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26726.610818                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 26726.610818                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26726.610818                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        76147                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4620                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.482035                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13032                       # number of writebacks
system.cpu.dcache.writebacks::total             13032                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17517                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17517                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58071                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58071                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          174                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          174                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        75588                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75588                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        75588                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75588                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8989                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8989                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9099                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9099                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          223                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          223                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18088                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18088                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18088                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18088                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    220117005                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    220117005                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    251608299                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    251608299                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4260000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4260000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    471725304                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    471725304                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    471725304                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    471725304                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056334                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056334                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.085212                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.085212                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063286                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063286                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063286                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063286                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 24487.374013                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24487.374013                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 27652.302341                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27652.302341                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 19103.139013                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19103.139013                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 26079.461743                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26079.461743                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 26079.461743                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26079.461743                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10397                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.870899                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              362958                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10397                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.909878                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    22.836718                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   489.034182                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.044603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.955145                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            333090                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           333090                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       149386                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          149386                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       149386                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           149386                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       149386                       # number of overall hits
system.cpu.icache.overall_hits::total          149386                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        11960                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11960                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        11960                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11960                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        11960                       # number of overall misses
system.cpu.icache.overall_misses::total         11960                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    301969211                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    301969211                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    301969211                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    301969211                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    301969211                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    301969211                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161346                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161346                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161346                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161346                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161346                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161346                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.074126                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074126                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.074126                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074126                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.074126                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074126                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 25248.261789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25248.261789                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 25248.261789                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25248.261789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 25248.261789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25248.261789                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2227                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                78                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.551282                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1562                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1562                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1562                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1562                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1562                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1562                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10398                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10398                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10398                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10398                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10398                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10398                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    243534271                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    243534271                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    243534271                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    243534271                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    243534271                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    243534271                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.064445                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.064445                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.064445                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.064445                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.064445                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.064445                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 23421.260916                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23421.260916                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 23421.260916                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23421.260916                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 23421.260916                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23421.260916                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      5376                       # number of replacements
system.l2.tags.tagsinuse                 16197.172054                       # Cycle average of tags in use
system.l2.tags.total_refs                       24954                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5376                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.641741                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7949.634589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       3024.126654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3291.328043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1183.517347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   748.565421                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.485207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.184578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.200887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.072236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.045689                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988597                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          371                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3635                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3895                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          999                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978882                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    682247                       # Number of tag accesses
system.l2.tags.data_accesses                   682247                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         8646                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7575                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16221                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13032                       # number of Writeback hits
system.l2.Writeback_hits::total                 13032                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         7135                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7135                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          8646                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         14710                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23356                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         8646                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        14710                       # number of overall hits
system.l2.overall_hits::total                   23356                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1749                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1634                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3383                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1966                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1966                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1749                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3600                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5349                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1749                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3600                       # number of overall misses
system.l2.overall_misses::total                  5349                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    142103750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    134145750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       276249500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    165677000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     165677000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    142103750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    299822750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        441926500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    142103750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    299822750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       441926500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10395                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9209                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19604                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13032                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13032                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9101                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10395                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18310                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28705                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10395                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18310                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28705                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.168254                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.177435                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.172567                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.216020                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.216020                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.168254                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.196614                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.186344                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.168254                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.196614                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.186344                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81248.570612                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 82096.542228                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81658.143659                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 84271.108850                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84271.108850                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81248.570612                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83284.097222                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82618.526827                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81248.570612                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83284.097222                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82618.526827                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2439                       # number of writebacks
system.l2.writebacks::total                      2439                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1749                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1634                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3383                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1966                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1966                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5349                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5349                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    120201750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    113803750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    234005500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    141350000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    141350000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    120201750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    255153750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    375355500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    120201750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    255153750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    375355500                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       214500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.168254                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.177435                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.172567                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.216020                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.216020                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.168254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.196614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.186344                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.168254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.196614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.186344                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68725.986278                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 69647.337821                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69171.002069                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 71897.253306                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71897.253306                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68725.986278                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70876.041667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70173.022995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68725.986278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70876.041667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70173.022995                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       214500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       214500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                3383                       # Transaction distribution
system.membus.trans_dist::ReadResp               3382                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              2439                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1966                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1966                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        13139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       498368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       498376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  498376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7789                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    7789    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7789                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            19150500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           28350000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          232157                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       192011                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11109                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       164232                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           80949                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     49.289420                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14162                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          423                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               182015                       # DTB read hits
system.switch_cpus.dtb.read_misses               3052                       # DTB read misses
system.switch_cpus.dtb.read_acv                    20                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            59654                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136327                       # DTB write hits
system.switch_cpus.dtb.write_misses              1223                       # DTB write misses
system.switch_cpus.dtb.write_acv                   56                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25168                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318342                       # DTB hits
system.switch_cpus.dtb.data_misses               4275                       # DTB misses
system.switch_cpus.dtb.data_acv                    76                       # DTB access violations
system.switch_cpus.dtb.data_accesses            84822                       # DTB accesses
system.switch_cpus.itb.fetch_hits               57582                       # ITB hits
system.switch_cpus.itb.fetch_misses              1307                       # ITB misses
system.switch_cpus.itb.fetch_acv                   20                       # ITB acv
system.switch_cpus.itb.fetch_accesses           58889                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1328668                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       354696                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1248508                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              232157                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        95111                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                766185                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31886                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          684                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        51360                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          130                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161350                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          6943                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1188998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.050051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.399154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           956981     80.49%     80.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14412      1.21%     81.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            27771      2.34%     84.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17828      1.50%     85.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            43923      3.69%     89.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10316      0.87%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18079      1.52%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8180      0.69%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91508      7.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1188998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.174729                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.939669                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           276844                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        712858                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152279                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         32410                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14606                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11080                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1379                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1069962                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4302                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14606                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           294687                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          199681                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       341157                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            166041                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        172825                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1015957                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1531                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          26050                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          11255                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         102623                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       679680                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1302004                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1298789                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2798                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493906                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           185766                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31749                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3600                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            218882                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       190351                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       146643                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34800                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21477                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             927626                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        26915                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            871936                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1606                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       227227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       131349                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18176                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1188998                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.733337                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.422688                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       834517     70.19%     70.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       138515     11.65%     81.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        71667      6.03%     87.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        58158      4.89%     92.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        43995      3.70%     96.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        22053      1.85%     98.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13419      1.13%     99.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4538      0.38%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2136      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1188998                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1347      4.73%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15612     54.81%     59.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11526     40.46%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        515721     59.15%     59.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          750      0.09%     59.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1246      0.14%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194610     22.32%     81.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139588     16.01%     97.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         871936                       # Type of FU issued
system.switch_cpus.iq.rate                   0.656248                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               28485                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.032669                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2954262                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1178204                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       826466                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8698                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4490                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4117                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         895421                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4540                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7308                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        51977                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          963                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        17833                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16826                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14606                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          101889                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         61761                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       974408                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4486                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        190351                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       146643                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21550                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1147                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         60322                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          963                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3724                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10144                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13868                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        858820                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        186246                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13115                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19867                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324220                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117116                       # Number of branches executed
system.switch_cpus.iew.exec_stores             137974                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.646377                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 838194                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                830583                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            403159                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            542327                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.625125                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.743387                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       222736                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8739                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12553                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1150342                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.645012                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.630985                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       880537     76.55%     76.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       126044     10.96%     87.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49677      4.32%     91.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19683      1.71%     93.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        23152      2.01%     95.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7769      0.68%     96.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         7844      0.68%     96.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6068      0.53%     97.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29568      2.57%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1150342                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741984                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741984                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267184                       # Number of memory references committed
system.switch_cpus.commit.loads                138374                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98746                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712759                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433632     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142562     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129156     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741984                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29568                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2068281                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1968527                       # The number of ROB writes
system.switch_cpus.timesIdled                    4956                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  139670                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727309                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727309                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.826827                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.826827                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.547397                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.547397                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1142118                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          573341                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2694                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2486                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25421                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15008                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19607                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19606                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13032                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9101                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9101                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       665280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2005832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2671112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               3                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41742                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41742    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41742                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33903500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15930224                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          28024245                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.058234                       # Number of seconds simulated
sim_ticks                                 58234362500                       # Number of ticks simulated
final_tick                               2313936963000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 798384                       # Simulator instruction rate (inst/s)
host_op_rate                                   798384                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              185849790                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741484                       # Number of bytes of host memory used
host_seconds                                   313.34                       # Real time elapsed on the host
sim_insts                                   250166583                       # Number of instructions simulated
sim_ops                                     250166583                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       552576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     23017152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23569728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       552576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        552576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     23783424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23783424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         8634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       359643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              368277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        371616                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             371616                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      9488831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    395250347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             404739178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      9488831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9488831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       408408764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            408408764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       408408764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      9488831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    395250347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            813147942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      368277                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     413280                       # Number of write requests accepted
system.mem_ctrls.readBursts                    368277                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   413280                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               23564032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24671936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23569728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26449920                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     89                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 27780                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           61                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             23077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             22900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             23115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             23093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             23030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            23609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            22638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23926                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       107                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   58236578500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                368277                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               413280                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  108242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   98212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   85579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   76132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    259                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       118549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    406.901990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   237.141735                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   379.805257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        36270     30.59%     30.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25713     21.69%     52.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10024      8.46%     60.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4923      4.15%     64.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5591      4.72%     69.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3482      2.94%     72.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5584      4.71%     77.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3307      2.79%     80.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23655     19.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       118549                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.380269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.232895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          20583     97.16%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           505      2.38%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            58      0.27%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           15      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            5      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21185                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.196790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.679921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     24.343936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         20969     98.98%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            18      0.08%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            20      0.09%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            10      0.05%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            13      0.06%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           11      0.05%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           10      0.05%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           18      0.08%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           17      0.08%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           17      0.08%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           17      0.08%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            2      0.01%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            1      0.00%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            5      0.02%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            2      0.01%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            1      0.00%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            3      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            1      0.00%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           10      0.05%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            2      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            5      0.02%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           13      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            3      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            6      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21185                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  12334232782                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             19237757782                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1840940000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     33499.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52249.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       404.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       423.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    404.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    454.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.07                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   326777                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  308366                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.99                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      74513.54                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                463541400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                252924375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1463248800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1275600960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           3885906960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          21533807700                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          16807692750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            45682722945                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            767.841429                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  27524751500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1944800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   28769642000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                459390960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                250659750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1482850200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1249408800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           3885906960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          21709724805                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          16653379500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            45691320975                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            767.985946                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  27360841186                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1944800000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   28935597314                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      150                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      99585                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     7780     44.75%     44.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.30%     45.05% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      60      0.35%     45.39% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9494     54.61%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17386                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7779     49.64%     49.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.33%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       60      0.38%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7779     49.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 15670                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              56402378500     96.85%     96.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                27447500      0.05%     96.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                28942000      0.05%     96.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1775972500      3.05%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          58234740500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999871                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.819360                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.901300                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.34%      0.34% # number of syscalls executed
system.cpu.kern.syscall::3                        162     55.10%     55.44% # number of syscalls executed
system.cpu.kern.syscall::4                          6      2.04%     57.48% # number of syscalls executed
system.cpu.kern.syscall::6                          2      0.68%     58.16% # number of syscalls executed
system.cpu.kern.syscall::17                       109     37.07%     95.24% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.34%     95.58% # number of syscalls executed
system.cpu.kern.syscall::45                         1      0.34%     95.92% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.34%     96.26% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.34%     96.60% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.34%     96.94% # number of syscalls executed
system.cpu.kern.syscall::71                         6      2.04%     98.98% # number of syscalls executed
system.cpu.kern.syscall::144                        1      0.34%     99.32% # number of syscalls executed
system.cpu.kern.syscall::256                        1      0.34%     99.66% # number of syscalls executed
system.cpu.kern.syscall::257                        1      0.34%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    294                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   199      0.36%      0.36% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.37% # number of callpals executed
system.cpu.kern.callpal::swpipl                 14294     25.87%     26.25% # number of callpals executed
system.cpu.kern.callpal::rdps                     330      0.60%     26.84% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     26.84% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     26.85% # number of callpals executed
system.cpu.kern.callpal::rti                     2980      5.39%     32.24% # number of callpals executed
system.cpu.kern.callpal::callsys                  317      0.57%     32.81% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     32.82% # number of callpals executed
system.cpu.kern.callpal::rdunique               37118     67.18%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  55252                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              3132                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2906                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  47                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2922                      
system.cpu.kern.mode_good::user                  2906                      
system.cpu.kern.mode_good::idle                    16                      
system.cpu.kern.mode_switch_good::kernel     0.932950                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.340426                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.960394                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        13560640000     23.29%     23.29% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          31281818000     53.72%     77.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          13392282500     23.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      199                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements            581354                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50716326                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            581354                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.238285                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         223288578                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        223288578                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data     34811390                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34811390                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     17439965                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17439965                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       101962                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       101962                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       105268                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       105268                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     52251355                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         52251355                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     52251355                       # number of overall hits
system.cpu.dcache.overall_hits::total        52251355                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       297411                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        297411                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2915950                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2915950                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         4860                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4860                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      3213361                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3213361                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      3213361                       # number of overall misses
system.cpu.dcache.overall_misses::total       3213361                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  14108336343                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14108336343                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 227074771885                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 227074771885                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     72838999                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     72838999                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 241183108228                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 241183108228                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 241183108228                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 241183108228                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     35108801                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35108801                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     20355915                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     20355915                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       106822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       106822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       105268                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       105268                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     55464716                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     55464716                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     55464716                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     55464716                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.008471                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008471                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.143248                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143248                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.045496                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.045496                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.057935                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057935                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.057935                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057935                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 47437.170592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47437.170592                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 77873.342096                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77873.342096                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 14987.448354                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14987.448354                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 75056.337656                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75056.337656                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 75056.337656                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75056.337656                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     14328917                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          250                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            183982                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    77.882168                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    83.333333                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       526117                       # number of writebacks
system.cpu.dcache.writebacks::total            526117                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       159892                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       159892                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2474812                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2474812                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         2135                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         2135                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2634704                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2634704                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2634704                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2634704                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       137519                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       137519                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       441138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       441138                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         2725                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2725                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       578657                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       578657                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       578657                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       578657                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         1131                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1131                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1041                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1041                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         2172                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2172                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   3803581493                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3803581493                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  36383881115                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  36383881115                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     40402501                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     40402501                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  40187462608                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40187462608                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  40187462608                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40187462608                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    229059000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    229059000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    190894000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    190894000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    419953000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    419953000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003917                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003917                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.021671                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021671                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.025510                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.025510                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.010433                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010433                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.010433                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010433                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 27658.588944                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27658.588944                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 82477.322550                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82477.322550                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 14826.605872                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14826.605872                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 69449.540242                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69449.540242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 69449.540242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69449.540242                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 202527.851459                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 202527.851459                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 183375.600384                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 183375.600384                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 193348.526703                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 193348.526703                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            119159                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.845772                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22489279                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            119159                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            188.733365                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.845772                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999699                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999699                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45458972                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45458972                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst     22543506                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22543506                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     22543506                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22543506                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     22543506                       # number of overall hits
system.cpu.icache.overall_hits::total        22543506                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       126386                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        126386                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       126386                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         126386                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       126386                       # number of overall misses
system.cpu.icache.overall_misses::total        126386                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   2335603840                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2335603840                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   2335603840                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2335603840                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   2335603840                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2335603840                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     22669892                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22669892                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     22669892                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22669892                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     22669892                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22669892                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.005575                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005575                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.005575                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005575                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.005575                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005575                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 18479.925308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18479.925308                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 18479.925308                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18479.925308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 18479.925308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18479.925308                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          824                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.413793                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         7198                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7198                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         7198                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7198                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         7198                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7198                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       119188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       119188                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       119188                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       119188                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       119188                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       119188                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2012731778                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2012731778                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2012731778                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2012731778                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2012731778                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2012731778                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.005258                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005258                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.005258                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005258                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.005258                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005258                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 16887.033745                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16887.033745                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 16887.033745                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16887.033745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 16887.033745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16887.033745                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 322                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2666496                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        329                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1226                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1226                       # Transaction distribution
system.iobus.trans_dist::WriteReq               42705                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1041                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        41664                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          384                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1888                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        83518                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        83518                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   87862                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3916                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2667256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2667256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2671172                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               332000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               84000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1195000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1560000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           243965849                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3303000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            41874059                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                41759                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                41759                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               375831                       # Number of tag accesses
system.iocache.tags.data_accesses              375831                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           95                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               95                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        41664                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        41664                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           95                       # number of demand (read+write) misses
system.iocache.demand_misses::total                95                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           95                       # number of overall misses
system.iocache.overall_misses::total               95                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     11494960                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     11494960                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   9111168830                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   9111168830                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     11494960                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     11494960                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     11494960                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     11494960                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           95                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             95                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        41664                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        41664                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           95                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              95                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           95                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             95                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120999.578947                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120999.578947                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 218682.047571                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 218682.047571                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120999.578947                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120999.578947                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120999.578947                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120999.578947                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         85929                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                12501                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.873770                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           41664                       # number of writebacks
system.iocache.writebacks::total                41664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           95                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           95                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        41664                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        41664                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           95                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           95                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           95                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           95                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      6514960                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      6514960                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   6944522948                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   6944522948                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      6514960                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      6514960                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      6514960                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      6514960                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68578.526316                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68578.526316                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 166679.218222                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 166679.218222                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68578.526316                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68578.526316                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68578.526316                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68578.526316                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    363720                       # number of replacements
system.l2.tags.tagsinuse                 15346.529354                       # Cycle average of tags in use
system.l2.tags.total_refs                      721441                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    363720                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.983507                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10141.197272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        746.441886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        696.857801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1703.805416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  2058.226979                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.618970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.045559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.042533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.103992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.125624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.936678                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          425                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10517                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1214                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995422                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20436119                       # Number of tag accesses
system.l2.tags.data_accesses                 20436119                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       110516                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       113199                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  223715                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           526117                       # number of Writeback hits
system.l2.Writeback_hits::total                526117                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       108465                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                108465                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        110516                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        221664                       # number of demand (read+write) hits
system.l2.demand_hits::total                   332180                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       110516                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       221664                       # number of overall hits
system.l2.overall_hits::total                  332180                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         8634                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        27025                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35659                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 20                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       332666                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              332666                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         8634                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       359691                       # number of demand (read+write) misses
system.l2.demand_misses::total                 368325                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         8634                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       359691                       # number of overall misses
system.l2.overall_misses::total                368325                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    730362750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   2501548240                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3231910990                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        31499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        31499                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  34730346459                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   34730346459                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    730362750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  37231894699                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37962257449                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    730362750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  37231894699                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37962257449                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       119150                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       140224                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              259374                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       526117                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            526117                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               27                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       441131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            441131                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       119150                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       581355                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               700505                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       119150                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       581355                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              700505                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.072463                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.192727                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.137481                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.740741                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.740741                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.754121                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.754121                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.072463                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.618711                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.525799                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.072463                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.618711                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.525799                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 84591.469771                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 92564.227197                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 90633.808856                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  1574.950000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1574.950000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 104400.048274                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104400.048274                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84591.469771                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 103510.776469                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103067.284189                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84591.469771                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 103510.776469                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103067.284189                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               329952                       # number of writebacks
system.l2.writebacks::total                    329952                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         8634                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        27025                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            35659                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            20                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       332666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         332666                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         8634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       359691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            368325                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         8634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       359691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           368325                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         1131                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1131                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1041                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1041                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         2172                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2172                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    622002250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   2166098260                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2788100510                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       361016                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       361016                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  30634425041                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30634425041                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    622002250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  32800523301                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33422525551                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    622002250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  32800523301                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33422525551                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    213225000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    213225000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    177361000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    177361000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    390586000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    390586000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.072463                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.192727                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.137481                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.740741                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.740741                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.754121                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.754121                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.072463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.618711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.525799                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.072463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.618711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.525799                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72041.029650                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 80151.646994                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 78187.849070                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18050.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18050.800000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 92087.634567                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92087.634567                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72041.029650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 91190.836860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90741.941359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72041.029650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 91190.836860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90741.941359                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 188527.851459                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 188527.851459                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 170375.600384                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 170375.600384                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 179827.808471                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 179827.808471                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               36885                       # Transaction distribution
system.membus.trans_dist::ReadResp              36884                       # Transaction distribution
system.membus.trans_dist::WriteReq               1041                       # Transaction distribution
system.membus.trans_dist::WriteResp              1041                       # Transaction distribution
system.membus.trans_dist::Writeback            371616                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        41664                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        41664                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               61                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              61                       # Transaction distribution
system.membus.trans_dist::ReadExReq            332625                       # Transaction distribution
system.membus.trans_dist::ReadExResp           332625                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       125087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       125087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1066634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1070980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1196067                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5332992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5332992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     44686656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     44690572                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                50023564                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              101                       # Total snoops (count)
system.membus.snoop_fanout::samples            783999                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  783999    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              783999                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3779000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2538569737                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42217941                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1927466933                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        29601229                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     22015690                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       190584                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     15001494                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        12855003                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     85.691485                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         2674665                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         5672                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             36418341                       # DTB read hits
system.switch_cpus.dtb.read_misses              38711                       # DTB read misses
system.switch_cpus.dtb.read_acv                    34                       # DTB read access violations
system.switch_cpus.dtb.read_accesses         35043391                       # DTB read accesses
system.switch_cpus.dtb.write_hits            21157366                       # DTB write hits
system.switch_cpus.dtb.write_misses            227219                       # DTB write misses
system.switch_cpus.dtb.write_acv                   63                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        18175623                       # DTB write accesses
system.switch_cpus.dtb.data_hits             57575707                       # DTB hits
system.switch_cpus.dtb.data_misses             265930                       # DTB misses
system.switch_cpus.dtb.data_acv                    97                       # DTB access violations
system.switch_cpus.dtb.data_accesses         53219014                       # DTB accesses
system.switch_cpus.itb.fetch_hits            21113875                       # ITB hits
system.switch_cpus.itb.fetch_misses             56285                       # ITB misses
system.switch_cpus.itb.fetch_acv                  342                       # ITB acv
system.switch_cpus.itb.fetch_accesses        21170160                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 89894335                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     25385659                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              180139807                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            29601229                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     15529668                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              60451896                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          690092                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                681                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         6369                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      2534895                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        23938                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          22669893                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         94667                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     88748566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.029777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.032524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         55117732     62.11%     62.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          4329827      4.88%     66.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1678573      1.89%     68.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2578310      2.91%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          4112274      4.63%     76.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4376873      4.93%     81.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1819135      2.05%     83.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2417103      2.72%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12318739     13.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     88748566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.329289                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.003906                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         22871784                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      33687877                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          30663998                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1184829                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         340078                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      4333643                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          5015                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      175896431                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         15549                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         340078                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         23397229                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        15692243                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      9572024                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          31314016                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       8432976                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      174110904                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          9171                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         133804                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        1428602                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        5764883                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    113493984                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     224375083                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    223079435                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      1292588                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     106986238                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          6507750                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       902049                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       118796                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           6512328                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     36856121                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     21786332                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       688998                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1025481                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          159054555                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       888827                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         157696371                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        46951                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      8477845                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      3672856                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       601657                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     88748566                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.776889                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.170109                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     39301526     44.28%     44.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     12603494     14.20%     58.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     10592725     11.94%     70.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      6566157      7.40%     77.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7012110      7.90%     85.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      5062294      5.70%     91.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      4388576      4.94%     96.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1255882      1.42%     97.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1965802      2.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     88748566                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1456321     26.83%     26.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             2      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult           12      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv        365465      6.73%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1578327     29.07%     62.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2028784     37.37%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           77      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      98415305     62.41%     62.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       164241      0.10%     62.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       220906      0.14%     62.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp           49      0.00%     62.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          139      0.00%     62.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult          156      0.00%     62.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       109670      0.07%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     36787230     23.33%     86.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     21424200     13.59%     99.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess       574398      0.36%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      157696371                       # Type of FU issued
system.switch_cpus.iq.rate                   1.754241                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             5428912                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034426                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    405411984                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    165894315                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    155125335                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      4205188                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      2538871                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1643273                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      160793373                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         2331833                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      1196478                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      2064621                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          388                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        12257                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      1321128                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1201                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       141181                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         340078                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         3008354                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      12524656                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    172544143                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        98330                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      36856121                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     21786332                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       758784                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          16447                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      12499834                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        12257                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        95791                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       202430                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       298221                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     157278056                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      36503588                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       418316                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              12600761                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             57888961                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         27117729                       # Number of branches executed
system.switch_cpus.iew.exec_stores           21385373                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.749588                       # Inst execution rate
system.switch_cpus.iew.wb_sent              157113090                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             156768608                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          81524243                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         112957375                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.743921                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.721726                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      8886079                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       287170                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       285201                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     87447282                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.869472                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.646631                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     44414802     50.79%     50.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     11966583     13.68%     64.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      6083241      6.96%     71.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      5497377      6.29%     77.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      5257463      6.01%     83.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2398085      2.74%     86.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1628128      1.86%     88.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1546856      1.77%     90.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      8654747      9.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     87447282                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    163480209                       # Number of instructions committed
system.switch_cpus.commit.committedOps      163480209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               55256703                       # Number of memory references committed
system.switch_cpus.commit.loads              34791499                       # Number of loads committed
system.switch_cpus.commit.membars              116815                       # Number of memory barriers committed
system.switch_cpus.commit.branches           26245765                       # Number of branches committed
system.switch_cpus.commit.fp_insts            1373773                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         148935692                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2573398                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass     12014751      7.35%      7.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     95021775     58.12%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       161630      0.10%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       220630      0.13%     65.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp           36      0.00%     65.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          128      0.00%     65.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult          139      0.00%     65.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       109600      0.07%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     34908314     21.35%     87.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     20468808     12.52%     99.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess       574398      0.35%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    163480209                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       8654747                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads            250582380                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           346039000                       # The number of ROB writes
system.switch_cpus.timesIdled                   58368                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1145769                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             26574390                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts           151465535                       # Number of Instructions Simulated
system.switch_cpus.committedOps             151465535                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.593497                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.593497                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.684929                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.684929                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        218188206                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       109763145                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           1201094                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1206441                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         3446781                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         491394                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             260638                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            260582                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1041                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1041                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           526117                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        41736                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              27                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             27                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           441131                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          441131                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       238338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1693265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1931603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      7625600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     70884620                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               78510220                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           41909                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1270690                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.032920                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.178427                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1228859     96.71%     96.71% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  41831      3.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1270690                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1141067000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            60000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         180786222                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         909303562                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.009088                       # Number of seconds simulated
sim_ticks                                1009088053000                       # Number of ticks simulated
final_tick                               3323025016000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 468330                       # Simulator instruction rate (inst/s)
host_op_rate                                   468330                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              146314739                       # Simulator tick rate (ticks/s)
host_mem_usage                                 769132                       # Number of bytes of host memory used
host_seconds                                  6896.69                       # Real time elapsed on the host
sim_insts                                  3229929373                       # Number of instructions simulated
sim_ops                                    3229929373                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       526848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    101588928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          102115776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       526848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        526848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     55419136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        55419136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         8232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1587327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1595559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        865924                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             865924                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       522103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    100673997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             101196100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       522103                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           522103                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        54920020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             54920020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        54920020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       522103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    100673997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            156116120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1595559                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     865924                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1595559                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   865924                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              102038976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   76800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                55419648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               102115776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             55419136                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1200                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          127                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            103641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            101518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            108099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            104833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             92367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            103662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             95846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            100783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             97839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             98904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           109432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            99514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            87868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           103407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             55723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             54656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             50758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             56678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             49788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             54052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             55881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            48429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            60774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            51917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            53726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            48060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            60596                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1009088049500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1595559                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               865924                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  997524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  361308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  178574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   56813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  47244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  51509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  51783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  53316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  55067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  59823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1070533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    147.083787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.735495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   182.808384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       656681     61.34%     61.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       269204     25.15%     86.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        55969      5.23%     91.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27071      2.53%     94.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16997      1.59%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8838      0.83%     96.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10063      0.94%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5525      0.52%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20185      1.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1070533                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        51409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.013441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.420682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              29      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            771      1.50%      1.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         14577     28.35%     29.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         16956     32.98%     62.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         10888     21.18%     84.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4759      9.26%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1569      3.05%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           492      0.96%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           221      0.43%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           186      0.36%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           150      0.29%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           146      0.28%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          133      0.26%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111          125      0.24%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           88      0.17%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           80      0.16%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           57      0.11%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           44      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           46      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159           30      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167           18      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175           10      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183           12      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191           10      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         51409                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        51409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.843977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.808999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.103107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31227     60.74%     60.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              793      1.54%     62.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16283     31.67%     93.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2518      4.90%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              493      0.96%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               74      0.14%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         51409                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  25987665750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             55881897000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 7971795000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16299.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35049.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       101.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        54.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    101.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     54.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1156388                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  233363                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                26.95                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     409951.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    56.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4536612360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2475334125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              7787083200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4077831600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          69794265840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         346872638160                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         336872210250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           772415975535                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            722.845119                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 530425822250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   33695480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  444961298250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4479201720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2444008875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              7594158000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4057886160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          69794265840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         339993286785                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         342906744750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           771269552130                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            721.772252                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 540761696000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   33695480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  434625189000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    5399337                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    18587     35.17%     35.17% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    1033      1.95%     37.12% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   33235     62.88%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                52855                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     18587     48.65%     48.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     1033      2.70%     51.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    18587     48.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 38207                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             1001739153000     99.27%     99.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               380948500      0.04%     99.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              6967734500      0.69%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         1009087836000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.559260                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.722864                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         32     26.02%     26.02% # number of syscalls executed
system.cpu.kern.syscall::71                        32     26.02%     52.03% # number of syscalls executed
system.cpu.kern.syscall::73                        27     21.95%     73.98% # number of syscalls executed
system.cpu.kern.syscall::74                        32     26.02%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    123                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  2825      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                 45195      0.86%      0.91% # number of callpals executed
system.cpu.kern.callpal::rdps                    2112      0.04%      0.95% # number of callpals executed
system.cpu.kern.callpal::rti                     6627      0.13%      1.08% # number of callpals executed
system.cpu.kern.callpal::callsys                 5014      0.10%      1.17% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%      1.17% # number of callpals executed
system.cpu.kern.callpal::rdunique             5202279     98.83%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5264054                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              9452                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6618                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                6618                      
system.cpu.kern.mode_good::user                  6618                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.700169                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.823647                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        13119707000      1.30%      1.30% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         995968129000     98.70%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     2825                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           2906191                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           965160497                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2906191                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            332.104978                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          263                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3894639575                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3894639575                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    730170695                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       730170695                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    215483933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      215483933                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      9232808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      9232808                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      8541809                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      8541809                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    945654628                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        945654628                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    945654628                       # number of overall hits
system.cpu.dcache.overall_hits::total       945654628                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      7018023                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7018023                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2213126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2213126                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data       272952                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total       272952                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      9231149                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9231149                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      9231149                       # number of overall misses
system.cpu.dcache.overall_misses::total       9231149                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 355977064746                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 355977064746                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 160892477305                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 160892477305                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data  14769799498                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total  14769799498                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 516869542051                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 516869542051                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 516869542051                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 516869542051                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    737188718                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    737188718                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    217697059                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    217697059                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      9505760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      9505760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      8541809                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      8541809                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    954885777                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    954885777                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    954885777                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    954885777                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.009520                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009520                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.010166                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010166                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.028714                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.028714                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.009667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009667                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.009667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009667                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 50723.268468                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50723.268468                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 72699.194400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72699.194400                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 54111.343745                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 54111.343745                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 55991.896789                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55991.896789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 55991.896789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55991.896789                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     11483893                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        48986                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            197774                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             538                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.065737                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    91.052045                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1371474                       # number of writebacks
system.cpu.dcache.writebacks::total           1371474                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      4583241                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4583241                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1797703                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1797703                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data       216815                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total       216815                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      6380944                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6380944                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      6380944                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6380944                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2434782                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2434782                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       415423                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       415423                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        56137                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        56137                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2850205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2850205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2850205                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2850205                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1033                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1033                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         1033                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1033                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 119727671015                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 119727671015                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  30427912371                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30427912371                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data   2536177252                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   2536177252                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 150155583386                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 150155583386                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 150155583386                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 150155583386                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    231131000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    231131000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    231131000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    231131000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001908                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001908                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.005906                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005906                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002985                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002985                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002985                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002985                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 49173.877175                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49173.877175                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 73245.613197                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73245.613197                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 45178.353884                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45178.353884                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 52682.380175                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52682.380175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 52682.380175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52682.380175                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223747.337851                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223747.337851                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 223747.337851                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 223747.337851                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            392970                       # number of replacements
system.cpu.icache.tags.tagsinuse           500.810532                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           578876034                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            392970                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1473.079456                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   500.810532                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.978146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           91                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1168074904                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1168074904                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    583427496                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       583427496                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    583427496                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        583427496                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    583427496                       # number of overall hits
system.cpu.icache.overall_hits::total       583427496                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       413391                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        413391                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       413391                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         413391                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       413391                       # number of overall misses
system.cpu.icache.overall_misses::total        413391                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   5960188170                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5960188170                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   5960188170                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5960188170                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   5960188170                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5960188170                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    583840887                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    583840887                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    583840887                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    583840887                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    583840887                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    583840887                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000708                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000708                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000708                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000708                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000708                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000708                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 14417.798573                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14417.798573                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 14417.798573                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14417.798573                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 14417.798573                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14417.798573                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          353                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.090909                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        20260                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        20260                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        20260                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        20260                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        20260                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        20260                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       393131                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       393131                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       393131                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       393131                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       393131                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       393131                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   5152907003                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5152907003                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   5152907003                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5152907003                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   5152907003                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5152907003                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000673                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000673                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000673                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000673                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000673                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000673                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 13107.353536                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13107.353536                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 13107.353536                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13107.353536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 13107.353536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13107.353536                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                1033                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1033                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2066                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2066                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2066                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         8264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     8264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2066000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1033000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1595679                       # number of replacements
system.l2.tags.tagsinuse                 16358.395338                       # Cycle average of tags in use
system.l2.tags.total_refs                     2485174                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1595679                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.557440                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1299.424236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.196950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          5.365615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   368.249551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 14683.158987                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.079311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.022476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.896189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998437                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16367                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1392                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8394                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5860                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          581                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998962                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  76743725                       # Number of tag accesses
system.l2.tags.data_accesses                 76743725                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       384729                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      1215848                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1600577                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1371474                       # number of Writeback hits
system.l2.Writeback_hits::total               1371474                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   25                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       103010                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                103010                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        384729                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1318858                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1703587                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       384729                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1318858                       # number of overall hits
system.l2.overall_hits::total                 1703587                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         8232                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      1274860                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1283092                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data          121                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                121                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       312478                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              312478                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         8232                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1587338                       # number of demand (read+write) misses
system.l2.demand_misses::total                1595570                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         8232                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1587338                       # number of overall misses
system.l2.overall_misses::total               1595570                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    710287000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 106795760000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    107506047000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data      1339457                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1339457                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  28875034494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28875034494                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    710287000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 135670794494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     136381081494                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    710287000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 135670794494                       # number of overall miss cycles
system.l2.overall_miss_latency::total    136381081494                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       392961                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      2490708                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2883669                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1371474                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1371474                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          146                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              146                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       415488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            415488                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       392961                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2906196                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3299157                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       392961                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2906196                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3299157                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.020949                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.511846                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.444951                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.828767                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.828767                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.752075                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.752075                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.020949                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.546191                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.483630                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.020949                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.546191                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.483630                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 86283.649174                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83770.578730                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83786.701967                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 11069.892562                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11069.892562                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 92406.615807                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92406.615807                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 86283.649174                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 85470.639835                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85474.834381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 86283.649174                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 85470.639835                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85474.834381                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               865924                       # number of writebacks
system.l2.writebacks::total                    865924                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         8232                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      1274860                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1283092                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          121                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           121                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       312478                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         312478                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         8232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1587338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1595570                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         8232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1587338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1595570                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1033                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1033                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         1033                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1033                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    606792000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  90978041500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  91584833500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      2142120                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2142120                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  25008292506                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25008292506                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    606792000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 115986334006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 116593126006                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    606792000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 115986334006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 116593126006                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    217700500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    217700500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    217700500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    217700500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.020949                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.511846                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.444951                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.828767                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.828767                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.752075                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.752075                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.020949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.546191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.483630                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.020949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.546191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.483630                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73711.370262                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71363.162622                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71378.228140                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17703.471074                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17703.471074                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 80032.170284                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80032.170284                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 73711.370262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 73069.714205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73073.024691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 73711.370262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 73069.714205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73073.024691                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210745.885770                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210745.885770                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210745.885770                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210745.885770                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             1283092                       # Transaction distribution
system.membus.trans_dist::ReadResp            1283087                       # Transaction distribution
system.membus.trans_dist::WriteReq               1033                       # Transaction distribution
system.membus.trans_dist::WriteResp              1033                       # Transaction distribution
system.membus.trans_dist::Writeback            865924                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              127                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             127                       # Transaction distribution
system.membus.trans_dist::ReadExReq            312472                       # Transaction distribution
system.membus.trans_dist::ReadExResp           312472                       # Transaction distribution
system.membus.trans_dist::BadAddressError            5                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4057296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4059372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4059372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         8264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    157534912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    157543176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               157543176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           2462648                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 2462648    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2462648                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2320000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6393070500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                6500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         8413988374                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       854352327                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    777124485                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     17715352                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    385067811                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       263912732                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     68.536690                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        19590413                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        13721                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            925761692                       # DTB read hits
system.switch_cpus.dtb.read_misses            5212150                       # DTB read misses
system.switch_cpus.dtb.read_acv                    16                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        927966830                       # DTB read accesses
system.switch_cpus.dtb.write_hits           236177811                       # DTB write hits
system.switch_cpus.dtb.write_misses             96872                       # DTB write misses
system.switch_cpus.dtb.write_acv                    7                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       233884029                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1161939503                       # DTB hits
system.switch_cpus.dtb.data_misses            5309022                       # DTB misses
system.switch_cpus.dtb.data_acv                    23                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1161850859                       # DTB accesses
system.switch_cpus.itb.fetch_hits           581725676                       # ITB hits
system.switch_cpus.itb.fetch_misses             16995                       # ITB misses
system.switch_cpus.itb.fetch_acv                 2583                       # ITB acv
system.switch_cpus.itb.fetch_accesses       581742671                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               2018176167                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    602597503                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             4563447473                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           854352327                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    283503145                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1389807732                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        46658652                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                  8                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        39144                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       680935                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         583840887                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      11080609                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2016454685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.263104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.212947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1226587890     60.83%     60.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         36059642      1.79%     62.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        103283182      5.12%     67.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         12740577      0.63%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        141240536      7.00%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         40028363      1.99%     77.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         60716475      3.01%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         13187233      0.65%     81.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        382610787     18.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2016454685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.423329                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.261174                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        481388440                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     818458526                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         654692617                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      38597014                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       23318088                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     35540488                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         12657                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     4237249595                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         17588                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       23318088                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        511266832                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       120096776                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    610627682                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         661401389                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      89743918                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     4099993235                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1460445                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        6188049                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       40557067                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       10763907                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   2883392198                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5010292967                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3902546906                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1107736637                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2311483383                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        571908814                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     32585325                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      8784361                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         225878940                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    961897648                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    247415398                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    235540386                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     78270596                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         3512812091                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded     89482302                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        3379261749                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2368285                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    622531603                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    326302223                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     67089716                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2016454685                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.675843                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.967183                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    861496356     42.72%     42.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    275209998     13.65%     56.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    277470390     13.76%     70.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    278817633     13.83%     83.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    114317551      5.67%     89.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     82635096      4.10%     93.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     64121710      3.18%     96.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     41605480      2.06%     98.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     20780471      1.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2016454685                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2504096      2.61%      2.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          11333      0.01%      2.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      2.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        741076      0.77%      3.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp           494      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     18188694     18.95%     22.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv      23628658     24.62%     46.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt       306015      0.32%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     47.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       35271307     36.75%     84.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      15323447     15.97%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1721084773     50.93%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2248542      0.07%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    269579837      7.98%     58.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     37032837      1.10%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    136182685      4.03%     64.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      8027711      0.24%     64.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      2416509      0.07%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    957717593     28.34%     92.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    238115948      7.05%     99.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      6855314      0.20%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3379261749                       # Type of FU issued
system.switch_cpus.iq.rate                   1.674414                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            95975120                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.028401                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   7188769181                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3098685031                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2530244060                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1684552407                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   1126230767                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    766573387                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2602483384                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       872753485                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads    183662841                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    152066627                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        30073                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        91037                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     21168861                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       714780                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       23318088                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        95756828                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      17180348                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   3984023076                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1091343                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     961897648                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    247415398                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     80893496                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         259955                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      16803501                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        91037                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      9122344                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     15532911                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     24655255                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    3337568534                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     936217674                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     41693215                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             381728683                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1172501924                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        472696148                       # Number of branches executed
system.switch_cpus.iew.exec_stores          236284250                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.653755                       # Inst execution rate
system.switch_cpus.iew.wb_sent             3315265111                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            3296817447                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2227150484                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2736458868                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.633563                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.813880                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    660495969                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls     22392586                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     23103451                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1921801276                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.728317                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.556114                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    972421385     50.60%     50.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    329272427     17.13%     67.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    182693639      9.51%     77.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     50691708      2.64%     79.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     76529247      3.98%     83.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     52277551      2.72%     86.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     42011526      2.19%     88.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     72056701      3.75%     92.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    143847092      7.49%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1921801276                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   3321482371                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3321482371                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             1036077559                       # Number of memory references committed
system.switch_cpus.commit.loads             809831022                       # Number of loads committed
system.switch_cpus.commit.membars             8565857                       # Number of memory barriers committed
system.switch_cpus.commit.branches          445708406                       # Number of branches committed
system.switch_cpus.commit.fp_insts          677156741                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        2534851614                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     17654378                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    341719581     10.29%     10.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1514759097     45.60%     55.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      2107325      0.06%     55.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    242144250      7.29%     63.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     35387825      1.07%     64.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult    124010095      3.73%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      7984530      0.24%     68.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt      1863375      0.06%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    818396879     24.64%     92.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    226254139      6.81%     99.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      6855275      0.21%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3321482371                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     143847092                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           5758172591                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          8058862376                       # The number of ROB writes
system.switch_cpus.timesIdled                  184156                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1721482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2979762790                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2979762790                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.677294                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.677294                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.476463                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.476463                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3652602737                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1888440453                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         885467640                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        718424333                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads      1128448392                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       24927178                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            2883839                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2883833                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1033                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1033                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1371474                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             146                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            146                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           415488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          415488                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            5                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       786091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7186224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7972315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     25149440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    273778824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              298928264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             170                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4671980                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4671980    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4671980                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3707980500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         592610246                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4565182353                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037259                       # Number of seconds simulated
sim_ticks                                 37258750000                       # Number of ticks simulated
final_tick                               3360283766000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               15070870                       # Simulator instruction rate (inst/s)
host_op_rate                                 15070869                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              168550195                       # Simulator tick rate (ticks/s)
host_mem_usage                                 769132                       # Number of bytes of host memory used
host_seconds                                   221.05                       # Real time elapsed on the host
sim_insts                                  3331480733                       # Number of instructions simulated
sim_ops                                    3331480733                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       572608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     20483840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21056448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       572608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        572608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17470720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17470720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         8947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       320060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              329007                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        272980                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             272980                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     15368417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    549772604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             565141021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     15368417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15368417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       468902473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            468902473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       468902473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     15368417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    549772604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034043493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      329007                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     274324                       # Number of write requests accepted
system.mem_ctrls.readBursts                    329007                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   274324                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               21056064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17498432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21056448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17556736                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   900                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             20001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             21003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             21001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            21000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16862                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        12                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   37258352500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                329007                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               274324                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  165235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   72617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   71097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     47                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        99145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    388.878834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   226.925123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.194580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        31312     31.58%     31.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20552     20.73%     52.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9850      9.93%     62.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4896      4.94%     67.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3895      3.93%     71.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3337      3.37%     74.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4498      4.54%     79.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6699      6.76%     85.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14106     14.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        99145                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.678411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.355910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              96      0.57%      0.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4658     27.86%     28.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          9941     59.47%     87.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           628      3.76%     91.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           464      2.78%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           408      2.44%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           251      1.50%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           115      0.69%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            55      0.33%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            33      0.20%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            19      0.11%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            15      0.09%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            5      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            9      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            6      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            5      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16717                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.355387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.322798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.582002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         16551     99.01%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           158      0.95%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::164-167            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16717                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6876077250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             13044846000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1645005000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20899.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39649.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       565.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       469.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    565.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    471.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   288563                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  214716                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.53                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      61754.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4911724440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2680008375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              9058569000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4959876240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          72228234000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         365036647185                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         343297864500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           802172923740                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            725.395329                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  10531272750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1244100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   25489030750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4853973600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2648497500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              8889777000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4948089120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          72228234000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         357754989240                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         349685283750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           801008844210                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            724.342666                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  11115331500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1244100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   24905275000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       14                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      25283                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     8710     48.27%     48.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      14      0.08%     48.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      38      0.21%     48.56% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9283     51.44%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                18045                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8708     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       14      0.08%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       38      0.22%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8708     49.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17468                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              35916782000     96.40%     96.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9141000      0.02%     96.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                21154500      0.06%     96.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1311386000      3.52%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          37258463500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999770                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.938059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.968024                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.52%      0.52% # number of syscalls executed
system.cpu.kern.syscall::3                          2      1.04%      1.55% # number of syscalls executed
system.cpu.kern.syscall::4                          6      3.11%      4.66% # number of syscalls executed
system.cpu.kern.syscall::6                          3      1.55%      6.22% # number of syscalls executed
system.cpu.kern.syscall::17                         1      0.52%      6.74% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.52%      7.25% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.52%      7.77% # number of syscalls executed
system.cpu.kern.syscall::45                         4      2.07%      9.84% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.52%     10.36% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.52%     10.88% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.52%     11.40% # number of syscalls executed
system.cpu.kern.syscall::71                         5      2.59%     13.99% # number of syscalls executed
system.cpu.kern.syscall::73                         5      2.59%     16.58% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.52%     17.10% # number of syscalls executed
system.cpu.kern.syscall::121                      160     82.90%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    193                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   133      0.68%      0.68% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.03%      0.71% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17575     90.27%     90.98% # number of callpals executed
system.cpu.kern.callpal::rdps                     746      3.83%     94.81% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.01%     94.82% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.01%     94.82% # number of callpals executed
system.cpu.kern.callpal::rti                      418      2.15%     96.97% # number of callpals executed
system.cpu.kern.callpal::callsys                  209      1.07%     98.04% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.05%     98.09% # number of callpals executed
system.cpu.kern.callpal::rdunique                 372      1.91%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  19470                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               546                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 398                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   5                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 400                      
system.cpu.kern.mode_good::user                   398                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch_good::kernel     0.732601                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.400000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.842993                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         4004753000     10.75%     10.75% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          32530432000     87.31%     98.06% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            723278500      1.94%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      133                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements            387864                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34793731                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            388376                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             89.587747                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          269                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         144491916                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        144491916                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data     20438150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20438150                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     14133577                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14133577                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        97393                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        97393                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        97921                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        97921                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     34571727                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34571727                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     34571727                       # number of overall hits
system.cpu.dcache.overall_hits::total        34571727                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       990851                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        990851                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       266016                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       266016                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         2105                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2105                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      1256867                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1256867                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      1256867                       # number of overall misses
system.cpu.dcache.overall_misses::total       1256867                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  75469769247                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  75469769247                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  16965087644                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16965087644                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     62573000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62573000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  92434856891                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  92434856891                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  92434856891                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  92434856891                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     21429001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21429001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     14399593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14399593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        99498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        99498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        97921                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        97921                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     35828594                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35828594                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     35828594                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35828594                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.046239                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046239                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.018474                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018474                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.021156                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.021156                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.035080                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035080                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.035080                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035080                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 76166.617632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76166.617632                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 63774.688906                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63774.688906                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 29725.890736                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 29725.890736                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 73543.864936                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73543.864936                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 73543.864936                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73543.864936                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7941252                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          367                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            144788                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.847446                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   122.333333                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       317439                       # number of writebacks
system.cpu.dcache.writebacks::total            317439                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       645011                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       645011                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       225532                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       225532                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          545                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          545                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       870543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       870543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       870543                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       870543                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       345840                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       345840                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        40484                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40484                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         1560                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1560                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       386324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       386324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       386324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       386324                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          541                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          541                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          315                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          315                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          856                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          856                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  27275416754                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27275416754                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   2730292993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2730292993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     41728500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     41728500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  30005709747                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  30005709747                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  30005709747                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30005709747                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    119106000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    119106000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     66240500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     66240500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    185346500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    185346500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.016139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.002811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.015679                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.015679                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.010783                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010783                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.010783                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010783                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 78867.154621                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78867.154621                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 67441.285273                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67441.285273                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 26749.038462                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26749.038462                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 77669.805000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77669.805000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 77669.805000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77669.805000                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 220158.964880                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 220158.964880                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210287.301587                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 210287.301587                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 216526.285047                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 216526.285047                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             71006                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.983055                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            23053355                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             71518                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            322.343396                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.983055                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999967                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999967                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          440                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          37028556                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         37028556                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst     18402470                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18402470                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     18402470                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18402470                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     18402470                       # number of overall hits
system.cpu.icache.overall_hits::total        18402470                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        76294                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         76294                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        76294                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          76294                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        76294                       # number of overall misses
system.cpu.icache.overall_misses::total         76294                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1793145152                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1793145152                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1793145152                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1793145152                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1793145152                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1793145152                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     18478764                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18478764                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     18478764                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18478764                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     18478764                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18478764                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.004129                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004129                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.004129                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004129                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.004129                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004129                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 23503.095289                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23503.095289                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 23503.095289                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23503.095289                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 23503.095289                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23503.095289                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2980                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                58                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.379310                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         5267                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5267                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         5267                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5267                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         5267                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5267                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        71027                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        71027                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        71027                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        71027                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        71027                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        71027                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1509639974                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1509639974                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1509639974                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1509639974                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1509639974                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1509639974                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003844                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003844                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003844                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003844                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 21254.452166                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21254.452166                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 21254.452166                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21254.452166                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 21254.452166                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21254.452166                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    86016                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         12                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  547                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 547                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1659                       # Transaction distribution
system.iobus.trans_dist::WriteResp                315                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1344                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2700                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2700                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4412                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          654                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        86064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        86064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    87464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               106000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 9000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              830000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              156000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             7843273                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1397000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1358504                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1350                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1366                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                12150                       # Number of tag accesses
system.iocache.tags.data_accesses               12150                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            6                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                6                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1344                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1344                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            6                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 6                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            6                       # number of overall misses
system.iocache.overall_misses::total                6                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       717496                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       717496                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    301898273                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    301898273                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       717496                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       717496                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       717496                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       717496                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            6                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              6                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1344                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1344                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            6                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               6                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            6                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              6                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119582.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119582.666667                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 224626.691220                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 224626.691220                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 119582.666667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119582.666667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 119582.666667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119582.666667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3149                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  509                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.186640                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1344                       # number of writebacks
system.iocache.writebacks::total                 1344                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            6                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1344                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1344                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            6                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            6                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       400496                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       400496                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    232002281                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    232002281                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       400496                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       400496                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       400496                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       400496                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 66749.333333                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66749.333333                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 172620.744792                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 172620.744792                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66749.333333                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66749.333333                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66749.333333                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66749.333333                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    329021                       # number of replacements
system.l2.tags.tagsinuse                 16300.354090                       # Cycle average of tags in use
system.l2.tags.total_refs                      788773                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    345086                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.285729                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3361.241410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.194542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          3.003888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   957.357133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 11978.557117                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.205154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.058432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.731113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994895                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16065                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2906                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10788                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.980530                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12790510                       # Number of tag accesses
system.l2.tags.data_accesses                 12790510                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        62060                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        56896                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  118956                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           317439                       # number of Writeback hits
system.l2.Writeback_hits::total                317439                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        10906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10906                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         62060                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         67802                       # number of demand (read+write) hits
system.l2.demand_hits::total                   129862                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        62060                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        67802                       # number of overall hits
system.l2.overall_hits::total                  129862                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         8947                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       290499                       # number of ReadReq misses
system.l2.ReadReq_misses::total                299446                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        29567                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29567                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         8947                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       320066                       # number of demand (read+write) misses
system.l2.demand_misses::total                 329013                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         8947                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       320066                       # number of overall misses
system.l2.overall_misses::total                329013                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    785093750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  26327011250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     27112105000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        31499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        31499                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   2570385748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2570385748                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    785093750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  28897396998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29682490748                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    785093750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  28897396998                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29682490748                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        71007                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       347395                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              418402                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       317439                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            317439                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               16                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        40473                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40473                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        71007                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       387868                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               458875                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        71007                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       387868                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              458875                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.126002                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.836221                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.715690                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.312500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.312500                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.730536                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.730536                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.126002                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.825193                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.716999                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.126002                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.825193                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.716999                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 87749.385269                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 90626.856719                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 90540.882162                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  6299.800000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6299.800000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 86934.276322                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86934.276322                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 87749.385269                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 90285.744184                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90216.771824                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 87749.385269                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 90285.744184                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90216.771824                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               271636                       # number of writebacks
system.l2.writebacks::total                    271636                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         8947                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       290499                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           299446                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        29567                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29567                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         8947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       320066                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            329013                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         8947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       320066                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           329013                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          541                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          541                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          315                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          315                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          856                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          856                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    673014750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  22721024250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  23394039000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        90005                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        90005                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2203163252                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2203163252                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    673014750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  24924187502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25597202252                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    673014750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  24924187502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25597202252                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    111532000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    111532000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     62145500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     62145500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    173677500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    173677500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.126002                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.836221                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.715690                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.312500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.312500                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.730536                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.730536                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.126002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.825193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.716999                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.126002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.825193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.716999                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 75222.392981                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 78213.777844                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 78124.399725                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18001                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74514.264281                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74514.264281                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 75222.392981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 77872.024839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77799.972196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 75222.392981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 77872.024839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77799.972196                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 206158.964880                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 206158.964880                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 197287.301587                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 197287.301587                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 202894.275701                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 202894.275701                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              299993                       # Transaction distribution
system.membus.trans_dist::ReadResp             299989                       # Transaction distribution
system.membus.trans_dist::WriteReq                315                       # Transaction distribution
system.membus.trans_dist::WriteResp               315                       # Transaction distribution
system.membus.trans_dist::Writeback            272980                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1344                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1344                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               7                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29565                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29565                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         4038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         4038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       929664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       931384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 935422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       172032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       172032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     38441152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     38442552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                38614584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoop_fanout::samples            604216                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  604216    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              604216                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1375500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1788948914                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                5500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1380496                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1726072743                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        21206450                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     12242528                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        66279                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     14312991                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        10605053                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     74.093898                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         3919475                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         2740                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             24144424                       # DTB read hits
system.switch_cpus.dtb.read_misses              17552                       # DTB read misses
system.switch_cpus.dtb.read_acv                    40                       # DTB read access violations
system.switch_cpus.dtb.read_accesses         23197040                       # DTB read accesses
system.switch_cpus.dtb.write_hits            14577523                       # DTB write hits
system.switch_cpus.dtb.write_misses              6734                       # DTB write misses
system.switch_cpus.dtb.write_acv                   44                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        13865664                       # DTB write accesses
system.switch_cpus.dtb.data_hits             38721947                       # DTB hits
system.switch_cpus.dtb.data_misses              24286                       # DTB misses
system.switch_cpus.dtb.data_acv                    84                       # DTB access violations
system.switch_cpus.dtb.data_accesses         37062704                       # DTB accesses
system.switch_cpus.itb.fetch_hits            17467868                       # ITB hits
system.switch_cpus.itb.fetch_misses              1674                       # ITB misses
system.switch_cpus.itb.fetch_acv                 1073                       # ITB acv
system.switch_cpus.itb.fetch_accesses        17469542                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 73138767                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     19996395                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              117257716                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            21206450                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     14524528                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              51888597                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          212358                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         6056                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        53988                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         2034                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          18478765                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         36788                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     72053334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.627374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.628925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         45868655     63.66%     63.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3452701      4.79%     68.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          4574591      6.35%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2522703      3.50%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          3522883      4.89%     83.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          3082654      4.28%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1400465      1.94%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1849324      2.57%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5779358      8.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     72053334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.289948                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.603222                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         18001066                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      29066699                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          24243568                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        641211                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         100790                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      4298750                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          5442                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      115724918                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         18447                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         100790                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         18298369                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         8821305                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     15020077                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          24524725                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       5288068                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      115264296                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        427845                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1135072                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        3778976                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         727467                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     72614175                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     136132566                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    136128545                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         3351                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      71125313                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          1488859                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       294730                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       104371                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           3483496                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     23721217                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     14696338                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       948520                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       784294                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          103054076                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       434400                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         103271332                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         7017                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      1937118                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       980980                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       199603                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     72053334                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.433262                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.920450                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     35317853     49.02%     49.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     12210940     16.95%     65.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      7480425     10.38%     76.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      5450134      7.56%     83.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      4011186      5.57%     89.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3740407      5.19%     94.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2511093      3.49%     98.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       714565      0.99%     99.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       616731      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     72053334                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           77284      5.31%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1249170     85.89%     91.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        127934      8.80%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          493      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      64211833     62.18%     62.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14777      0.01%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1703      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            3      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     24306735     23.54%     85.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     14602628     14.14%     99.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess       132912      0.13%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      103271332                       # Type of FU issued
system.switch_cpus.iq.rate                   1.411992                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             1454388                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014083                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    280046130                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    105429652                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    102462194                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        11272                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         5814                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         5336                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      104719346                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            5881                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      2048626                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       385538                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1347                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        10113                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       198091                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3307                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       667688                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         100790                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         2689596                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       5553899                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    114854725                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        60304                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      23721217                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     14696338                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       310771                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          22335                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       5517993                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        10113                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        32950                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        58024                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        90974                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     103125760                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      24165251                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       145571                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              11366249                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             38750027                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         19862673                       # Number of branches executed
system.switch_cpus.iew.exec_stores           14584776                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.410001                       # Inst execution rate
system.switch_cpus.iew.wb_sent              102510521                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             102467530                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          45461717                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          62184423                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.401002                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.731079                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      1965766                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       234797                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        86173                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     71739759                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.572779                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.598916                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     42044383     58.61%     58.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      9972762     13.90%     72.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3516301      4.90%     77.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      3729142      5.20%     82.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2269811      3.16%     85.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       698156      0.97%     86.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1069740      1.49%     88.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1866208      2.60%     90.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      6573256      9.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     71739759                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    112830758                       # Number of instructions committed
system.switch_cpus.commit.committedOps      112830758                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               37833926                       # Number of memory references committed
system.switch_cpus.commit.loads              23335679                       # Number of loads committed
system.switch_cpus.commit.membars              115741                       # Number of memory barriers committed
system.switch_cpus.commit.branches           19707593                       # Number of branches committed
system.switch_cpus.commit.fp_insts               5048                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         100295467                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      3869933                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass     11279890     10.00%     10.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     63451747     56.24%     66.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        13809      0.01%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1683      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            1      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            2      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     23451420     20.78%     87.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     14499049     12.85%     99.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess       132911      0.12%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    112830758                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       6573256                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads            179887405                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           229907246                       # The number of ROB writes
system.switch_cpus.timesIdled                   39906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1085433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              1378733                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts           101551360                       # Number of Instructions Simulated
system.switch_cpus.committedOps             101551360                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.720215                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.720215                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.388475                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.388475                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        135230977                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        71840138                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              3219                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2914                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          333870                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         261632                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             418969                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            418965                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               315                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              315                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           317439                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1351                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             16                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40473                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40473                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            4                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       142035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1094924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1236959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4544512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     45141112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49685624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1382                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           778563                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.001743                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041712                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 777206     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1357      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             778563                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          706199500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108474275                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         638692003                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
