

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Sun Dec  3 19:40:28 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       Col_pipeline_nf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    23.438|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12129|  12129|  12129|  12129|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-------+-------+----------+-----------+-----------+------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop  |  12128|  12128|       379|          -|          -|    32|    no    |
        | + Row_Loop    |    377|    377|        29|          -|          -|    13|    no    |
        |  ++ Col_Loop  |     26|     26|         3|          2|          1|    13|    yes   |
        +---------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    638|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     132|    478|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    152|    -|
|Register         |        -|      -|     141|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     273|   1268|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0| 132|  478|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_1_fu_267_p2     |     *    |      0|  0|  17|           5|           5|
    |mul_ln28_fu_251_p2       |     *    |      0|  0|  17|           5|           5|
    |add_ln13_fu_221_p2       |     +    |      0|  0|  15|           8|           4|
    |add_ln28_1_fu_343_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln28_2_fu_372_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln28_3_fu_389_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln28_4_fu_399_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln28_5_fu_501_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln28_fu_297_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln35_1_fu_798_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln35_fu_408_p2       |     +    |      0|  0|  15|           8|           8|
    |c_fu_279_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_207_p2              |     +    |      0|  0|  15|           6|           1|
    |r_fu_233_p2              |     +    |      0|  0|  13|           4|           1|
    |and_ln28_1_fu_583_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_589_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_674_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_680_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_766_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_6_fu_772_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_475_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_201_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln13_fu_227_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln16_fu_273_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln28_10_fu_730_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_11_fu_736_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_12_fu_748_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_13_fu_754_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_1_fu_463_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_547_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_553_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_565_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_571_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_638_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_644_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_8_fu_656_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_9_fu_662_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_457_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln25_fu_257_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln26_fu_362_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln28_1_fu_559_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_577_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_650_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_4_fu_668_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_5_fu_742_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_6_fu_760_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_7_fu_314_p2      |    or    |      0|  0|   6|           1|           6|
    |or_ln28_8_fu_421_p2      |    or    |      0|  0|   6|           1|           6|
    |or_ln28_fu_469_p2        |    or    |      0|  0|   2|           1|           1|
    |max_pool_1_out_d0        |  select  |      0|  0|  32|           1|          32|
    |select_ln28_1_fu_595_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_686_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_fu_481_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 638|         388|         303|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_183_p4  |   9|          2|    4|          8|
    |c_0_reg_179                   |   9|          2|    4|          8|
    |conv_1_out_address0           |  15|          3|   15|         45|
    |conv_1_out_address1           |  15|          3|   15|         45|
    |f_0_reg_144                   |   9|          2|    6|         12|
    |grp_fu_190_p1                 |  15|          3|   32|         96|
    |grp_fu_196_p1                 |  15|          3|   32|         96|
    |phi_mul_reg_167               |   9|          2|    8|         16|
    |r_0_reg_156                   |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 152|         31|  122|        343|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln13_reg_827         |   8|   0|    8|          0|
    |add_ln28_4_reg_882       |   9|   0|   10|          1|
    |add_ln35_reg_887         |   8|   0|    8|          0|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |c_0_reg_179              |   4|   0|    4|          0|
    |c_reg_857                |   4|   0|    4|          0|
    |f_0_reg_144              |   6|   0|    6|          0|
    |f_reg_811                |   6|   0|    6|          0|
    |icmp_ln16_reg_853        |   1|   0|    1|          0|
    |mul_ln28_1_reg_847       |   9|   0|   10|          1|
    |mul_ln28_reg_841         |   9|   0|   10|          1|
    |phi_mul_reg_167          |   8|   0|    8|          0|
    |r_0_reg_156              |   4|   0|    4|          0|
    |r_reg_836                |   4|   0|    4|          0|
    |select_ln28_1_reg_902    |  32|   0|   32|          0|
    |tmp_17_reg_872           |   9|   0|    9|          0|
    |trunc_ln28_1_reg_867     |   0|   0|    1|          1|
    |zext_ln13_1_reg_821      |   6|   0|   16|         10|
    |zext_ln13_reg_816        |   6|   0|   14|          8|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 141|   0|  163|         22|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |   15|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_address1      | out |   15|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce1           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q1            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |   13|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

