Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Apr 17 20:39:47 2021
| Host         : DESKTOP-KFAJ11H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file adder_timing_summary_routed.rpt -pb adder_timing_summary_routed.pb -rpx adder_timing_summary_routed.rpx -warn_on_violation
| Design       : adder
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.163        0.000                      0                   11        0.190        0.000                      0                   11        0.000        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.078}        2.155           464.037         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.163        0.000                      0                   11        0.190        0.000                      0                   11        0.000        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 save_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Destination:            save_sum_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.155ns  (clk rise@2.155ns - clk rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 1.578ns (79.219%)  route 0.414ns (20.781%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 6.567 - 2.155 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  save_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.234 r  save_b_reg[1]/Q
                         net (fo=1, routed)           0.414     5.647    save_b[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.124     5.771 r  save_sum[3]_i_4/O
                         net (fo=1, routed)           0.000     5.771    save_sum[3]_i_4_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.321 r  save_sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.321    save_sum_reg[3]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.435 r  save_sum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.435    save_sum_reg[7]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.769 r  save_sum_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.769    sum[9]
    SLICE_X0Y66          FDRE                                         r  save_sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.155     2.155 r  
    N15                                               0.000     2.155 r  clk (IN)
                         net (fo=0)                   0.000     2.155    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.971 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.595     6.567    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  save_sum_reg[9]/C
                         clock pessimism              0.339     6.906    
                         clock uncertainty           -0.035     6.870    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)        0.062     6.932    save_sum_reg[9]
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 save_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Destination:            save_sum_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.155ns  (clk rise@2.155ns - clk rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 1.483ns (78.179%)  route 0.414ns (21.821%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 6.567 - 2.155 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  save_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.234 r  save_b_reg[1]/Q
                         net (fo=1, routed)           0.414     5.647    save_b[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.124     5.771 r  save_sum[3]_i_4/O
                         net (fo=1, routed)           0.000     5.771    save_sum[3]_i_4_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.321 r  save_sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.321    save_sum_reg[3]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.435 r  save_sum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.435    save_sum_reg[7]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.674 r  save_sum_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.674    sum[10]
    SLICE_X0Y66          FDRE                                         r  save_sum_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.155     2.155 r  
    N15                                               0.000     2.155 r  clk (IN)
                         net (fo=0)                   0.000     2.155    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.971 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.595     6.567    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  save_sum_reg[10]/C
                         clock pessimism              0.339     6.906    
                         clock uncertainty           -0.035     6.870    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)        0.062     6.932    save_sum_reg[10]
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 save_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Destination:            save_sum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.155ns  (clk rise@2.155ns - clk rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 1.467ns (77.993%)  route 0.414ns (22.007%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 6.567 - 2.155 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  save_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.234 r  save_b_reg[1]/Q
                         net (fo=1, routed)           0.414     5.647    save_b[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.124     5.771 r  save_sum[3]_i_4/O
                         net (fo=1, routed)           0.000     5.771    save_sum[3]_i_4_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.321 r  save_sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.321    save_sum_reg[3]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.435 r  save_sum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.435    save_sum_reg[7]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.658 r  save_sum_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.658    sum[8]
    SLICE_X0Y66          FDRE                                         r  save_sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.155     2.155 r  
    N15                                               0.000     2.155 r  clk (IN)
                         net (fo=0)                   0.000     2.155    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.971 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.595     6.567    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  save_sum_reg[8]/C
                         clock pessimism              0.339     6.906    
                         clock uncertainty           -0.035     6.870    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)        0.062     6.932    save_sum_reg[8]
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 save_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Destination:            save_sum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.155ns  (clk rise@2.155ns - clk rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 1.464ns (77.958%)  route 0.414ns (22.042%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 6.568 - 2.155 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  save_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.234 r  save_b_reg[1]/Q
                         net (fo=1, routed)           0.414     5.647    save_b[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.124     5.771 r  save_sum[3]_i_4/O
                         net (fo=1, routed)           0.000     5.771    save_sum[3]_i_4_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.321 r  save_sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.321    save_sum_reg[3]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.655 r  save_sum_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.655    sum[5]
    SLICE_X0Y65          FDRE                                         r  save_sum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.155     2.155 r  
    N15                                               0.000     2.155 r  clk (IN)
                         net (fo=0)                   0.000     2.155    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.971 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.596     6.568    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  save_sum_reg[5]/C
                         clock pessimism              0.339     6.907    
                         clock uncertainty           -0.035     6.871    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062     6.933    save_sum_reg[5]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 save_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Destination:            save_sum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.155ns  (clk rise@2.155ns - clk rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 1.443ns (77.709%)  route 0.414ns (22.291%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 6.568 - 2.155 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  save_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.234 r  save_b_reg[1]/Q
                         net (fo=1, routed)           0.414     5.647    save_b[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.124     5.771 r  save_sum[3]_i_4/O
                         net (fo=1, routed)           0.000     5.771    save_sum[3]_i_4_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.321 r  save_sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.321    save_sum_reg[3]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.634 r  save_sum_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.634    sum[7]
    SLICE_X0Y65          FDRE                                         r  save_sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.155     2.155 r  
    N15                                               0.000     2.155 r  clk (IN)
                         net (fo=0)                   0.000     2.155    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.971 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.596     6.568    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  save_sum_reg[7]/C
                         clock pessimism              0.339     6.907    
                         clock uncertainty           -0.035     6.871    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062     6.933    save_sum_reg[7]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 save_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Destination:            save_sum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.155ns  (clk rise@2.155ns - clk rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 1.369ns (76.784%)  route 0.414ns (23.217%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 6.568 - 2.155 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  save_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.234 r  save_b_reg[1]/Q
                         net (fo=1, routed)           0.414     5.647    save_b[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.124     5.771 r  save_sum[3]_i_4/O
                         net (fo=1, routed)           0.000     5.771    save_sum[3]_i_4_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.321 r  save_sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.321    save_sum_reg[3]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.560 r  save_sum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.560    sum[6]
    SLICE_X0Y65          FDRE                                         r  save_sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.155     2.155 r  
    N15                                               0.000     2.155 r  clk (IN)
                         net (fo=0)                   0.000     2.155    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.971 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.596     6.568    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  save_sum_reg[6]/C
                         clock pessimism              0.339     6.907    
                         clock uncertainty           -0.035     6.871    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062     6.933    save_sum_reg[6]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 save_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Destination:            save_sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.155ns  (clk rise@2.155ns - clk rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 1.353ns (76.573%)  route 0.414ns (23.427%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 6.568 - 2.155 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  save_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.234 r  save_b_reg[1]/Q
                         net (fo=1, routed)           0.414     5.647    save_b[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.124     5.771 r  save_sum[3]_i_4/O
                         net (fo=1, routed)           0.000     5.771    save_sum[3]_i_4_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.321 r  save_sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.321    save_sum_reg[3]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.544 r  save_sum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.544    sum[4]
    SLICE_X0Y65          FDRE                                         r  save_sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.155     2.155 r  
    N15                                               0.000     2.155 r  clk (IN)
                         net (fo=0)                   0.000     2.155    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.971 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.596     6.568    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  save_sum_reg[4]/C
                         clock pessimism              0.339     6.907    
                         clock uncertainty           -0.035     6.871    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062     6.933    save_sum_reg[4]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 save_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Destination:            save_sum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.155ns  (clk rise@2.155ns - clk rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 1.220ns (74.666%)  route 0.414ns (25.334%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 6.569 - 2.155 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  save_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.234 r  save_b_reg[1]/Q
                         net (fo=1, routed)           0.414     5.647    save_b[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.124     5.771 r  save_sum[3]_i_4/O
                         net (fo=1, routed)           0.000     5.771    save_sum[3]_i_4_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.411 r  save_sum_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.411    sum[3]
    SLICE_X0Y64          FDRE                                         r  save_sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.155     2.155 r  
    N15                                               0.000     2.155 r  clk (IN)
                         net (fo=0)                   0.000     2.155    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.971 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.597     6.569    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  save_sum_reg[3]/C
                         clock pessimism              0.339     6.908    
                         clock uncertainty           -0.035     6.872    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)        0.062     6.934    save_sum_reg[3]
  -------------------------------------------------------------------
                         required time                          6.934    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 save_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Destination:            save_sum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.155ns  (clk rise@2.155ns - clk rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 1.160ns (73.701%)  route 0.414ns (26.299%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 6.569 - 2.155 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  save_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.234 r  save_b_reg[1]/Q
                         net (fo=1, routed)           0.414     5.647    save_b[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.124     5.771 r  save_sum[3]_i_4/O
                         net (fo=1, routed)           0.000     5.771    save_sum[3]_i_4_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.351 r  save_sum_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.351    sum[2]
    SLICE_X0Y64          FDRE                                         r  save_sum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.155     2.155 r  
    N15                                               0.000     2.155 r  clk (IN)
                         net (fo=0)                   0.000     2.155    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.971 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.597     6.569    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  save_sum_reg[2]/C
                         clock pessimism              0.339     6.908    
                         clock uncertainty           -0.035     6.872    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)        0.062     6.934    save_sum_reg[2]
  -------------------------------------------------------------------
                         required time                          6.934    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 save_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Destination:            save_sum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.155ns  (clk rise@2.155ns - clk rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.863ns (62.079%)  route 0.527ns (37.921%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 6.569 - 2.155 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  save_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456     5.234 r  save_a_reg[0]/Q
                         net (fo=2, routed)           0.527     5.761    save_a[0]
    SLICE_X0Y64          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     6.168 r  save_sum_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.168    sum[1]
    SLICE_X0Y64          FDRE                                         r  save_sum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.155     2.155 r  
    N15                                               0.000     2.155 r  clk (IN)
                         net (fo=0)                   0.000     2.155    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     4.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.971 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.597     6.569    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  save_sum_reg[1]/C
                         clock pessimism              0.339     6.908    
                         clock uncertainty           -0.035     6.872    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)        0.062     6.934    save_sum_reg[1]
  -------------------------------------------------------------------
                         required time                          6.934    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  0.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 save_b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Destination:            save_sum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.249ns (80.717%)  route 0.059ns (19.283%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.440    clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  save_b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  save_b_reg[7]/Q
                         net (fo=1, routed)           0.059     1.641    save_b[7]
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.045     1.686 r  save_sum[7]_i_2/O
                         net (fo=1, routed)           0.000     1.686    save_sum[7]_i_2_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.749 r  save_sum_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.749    sum[7]
    SLICE_X0Y65          FDRE                                         r  save_sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.869     1.958    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  save_sum_reg[7]/C
                         clock pessimism             -0.504     1.453    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.558    save_sum_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 save_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Destination:            save_sum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.249ns (72.379%)  route 0.095ns (27.621%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.440    clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  save_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  save_b_reg[3]/Q
                         net (fo=1, routed)           0.095     1.676    save_b[3]
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.045     1.721 r  save_sum[3]_i_2/O
                         net (fo=1, routed)           0.000     1.721    save_sum[3]_i_2_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.784 r  save_sum_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.784    sum[3]
    SLICE_X0Y64          FDRE                                         r  save_sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.870     1.959    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  save_sum_reg[3]/C
                         clock pessimism             -0.505     1.453    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.105     1.558    save_sum_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 save_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Destination:            save_sum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.256ns (72.549%)  route 0.097ns (27.451%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.440    clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  save_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  save_b_reg[0]/Q
                         net (fo=1, routed)           0.097     1.678    save_b[0]
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.045     1.723 r  save_sum[3]_i_5/O
                         net (fo=1, routed)           0.000     1.723    save_sum[3]_i_5_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.793 r  save_sum_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.793    sum[0]
    SLICE_X0Y64          FDRE                                         r  save_sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.870     1.959    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  save_sum_reg[0]/C
                         clock pessimism             -0.505     1.453    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.105     1.558    save_sum_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 save_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Destination:            save_sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.256ns (71.398%)  route 0.103ns (28.602%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.440    clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  save_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  save_b_reg[4]/Q
                         net (fo=1, routed)           0.103     1.684    save_b[4]
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.045     1.729 r  save_sum[7]_i_5/O
                         net (fo=1, routed)           0.000     1.729    save_sum[7]_i_5_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.799 r  save_sum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.799    sum[4]
    SLICE_X0Y65          FDRE                                         r  save_sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.869     1.958    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  save_sum_reg[4]/C
                         clock pessimism             -0.503     1.454    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.559    save_sum_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 save_b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Destination:            save_sum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.251ns (69.231%)  route 0.112ns (30.769%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  save_b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  save_b_reg[5]/Q
                         net (fo=1, routed)           0.112     1.692    save_b[5]
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.045     1.737 r  save_sum[7]_i_4/O
                         net (fo=1, routed)           0.000     1.737    save_sum[7]_i_4_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.802 r  save_sum_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.802    sum[5]
    SLICE_X0Y65          FDRE                                         r  save_sum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.869     1.958    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  save_sum_reg[5]/C
                         clock pessimism             -0.503     1.454    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.559    save_sum_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 save_a_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Destination:            save_sum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.251ns (69.231%)  route 0.112ns (30.769%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.440    clk_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  save_a_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  save_a_reg[1]_replica/Q
                         net (fo=1, routed)           0.112     1.693    save_a[1]_repN
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.045     1.738 r  save_sum[3]_i_4/O
                         net (fo=1, routed)           0.000     1.738    save_sum[3]_i_4_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.803 r  save_sum_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.803    sum[1]
    SLICE_X0Y64          FDRE                                         r  save_sum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.870     1.959    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  save_sum_reg[1]/C
                         clock pessimism             -0.503     1.455    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.105     1.560    save_sum_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 save_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Destination:            save_sum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.256ns (70.137%)  route 0.109ns (29.863%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  save_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  save_a_reg[8]/Q
                         net (fo=2, routed)           0.109     1.689    save_a[8]
    SLICE_X0Y66          LUT2 (Prop_lut2_I0_O)        0.045     1.734 r  save_sum[10]_i_4/O
                         net (fo=1, routed)           0.000     1.734    save_sum[10]_i_4_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.804 r  save_sum_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.804    sum[8]
    SLICE_X0Y66          FDRE                                         r  save_sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.868     1.957    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  save_sum_reg[8]/C
                         clock pessimism             -0.504     1.452    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.105     1.557    save_sum_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 save_b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Destination:            save_sum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.777%)  route 0.114ns (31.223%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.440    clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  save_b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  save_b_reg[6]/Q
                         net (fo=1, routed)           0.114     1.696    save_b[6]
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.045     1.741 r  save_sum[7]_i_3/O
                         net (fo=1, routed)           0.000     1.741    save_sum[7]_i_3_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.807 r  save_sum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.807    sum[6]
    SLICE_X0Y65          FDRE                                         r  save_sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.869     1.958    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  save_sum_reg[6]/C
                         clock pessimism             -0.503     1.454    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.559    save_sum_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 save_a_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Destination:            save_sum_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.251ns (64.699%)  route 0.137ns (35.301%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  save_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  save_a_reg[9]/Q
                         net (fo=2, routed)           0.137     1.717    save_a[9]
    SLICE_X0Y66          LUT2 (Prop_lut2_I0_O)        0.045     1.762 r  save_sum[10]_i_3/O
                         net (fo=1, routed)           0.000     1.762    save_sum[10]_i_3_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.827 r  save_sum_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.827    sum[9]
    SLICE_X0Y66          FDRE                                         r  save_sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.868     1.957    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  save_sum_reg[9]/C
                         clock pessimism             -0.504     1.452    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.105     1.557    save_sum_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 save_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Destination:            save_sum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.078ns period=2.155ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.252ns (61.778%)  route 0.156ns (38.222%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.440    clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  save_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  save_a_reg[2]/Q
                         net (fo=2, routed)           0.156     1.737    save_a[2]
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.045     1.782 r  save_sum[3]_i_3/O
                         net (fo=1, routed)           0.000     1.782    save_sum[3]_i_3_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.848 r  save_sum_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    sum[2]
    SLICE_X0Y64          FDRE                                         r  save_sum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.870     1.959    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  save_sum_reg[2]/C
                         clock pessimism             -0.503     1.455    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.105     1.560    save_sum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.078 }
Period(ns):         2.155
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         2.155       0.000      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         2.155       1.155      SLICE_X3Y64    save_a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.155       1.155      SLICE_X3Y64    save_a_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.155       1.155      SLICE_X3Y64    save_a_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.155       1.155      SLICE_X1Y64    save_a_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.155       1.155      SLICE_X1Y65    save_a_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.155       1.155      SLICE_X3Y65    save_a_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.155       1.155      SLICE_X3Y65    save_a_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.155       1.155      SLICE_X3Y66    save_a_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.155       1.155      SLICE_X1Y66    save_a_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.077       0.577      SLICE_X3Y64    save_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.077       0.577      SLICE_X3Y64    save_a_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.077       0.577      SLICE_X3Y64    save_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.077       0.577      SLICE_X1Y64    save_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.077       0.577      SLICE_X1Y65    save_a_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.077       0.577      SLICE_X3Y65    save_a_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.077       0.577      SLICE_X3Y65    save_a_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.077       0.577      SLICE_X3Y66    save_a_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.077       0.577      SLICE_X1Y66    save_a_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.077       0.577      SLICE_X1Y66    save_a_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.078       0.578      SLICE_X1Y65    save_a_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.078       0.578      SLICE_X3Y65    save_a_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.078       0.578      SLICE_X3Y65    save_a_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.078       0.578      SLICE_X3Y65    save_b_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.078       0.578      SLICE_X3Y65    save_b_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.078       0.578      SLICE_X1Y65    save_b_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.078       0.578      SLICE_X1Y65    save_b_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.078       0.578      SLICE_X0Y65    save_sum_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.078       0.578      SLICE_X0Y65    save_sum_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.078       0.578      SLICE_X0Y65    save_sum_reg[6]/C



