INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sources_1/imports/rtl/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sim_1/imports/verif/tb_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pc
