{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543204449678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543204449679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 22:54:09 2018 " "Processing started: Sun Nov 25 22:54:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543204449679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1543204449679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EscapeTheMazeGame -c EscapeTheMazeGame " "Command: quartus_sta EscapeTheMazeGame -c EscapeTheMazeGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1543204449679 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1543204449859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1543204451128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1543204451129 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543204451183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543204451183 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "23 " "The Timing Analyzer is analyzing 23 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1543204451865 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EscapeTheMazeGame.sdc " "Synopsys Design Constraints File file not found: 'EscapeTheMazeGame.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1543204451958 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543204451959 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543204451976 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543204451976 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543204451976 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543204451976 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543204451976 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name handshake:FSM\|legalControl:LEGALCTRL\|gameOver handshake:FSM\|legalControl:LEGALCTRL\|gameOver " "create_clock -period 1.000 -name handshake:FSM\|legalControl:LEGALCTRL\|gameOver handshake:FSM\|legalControl:LEGALCTRL\|gameOver" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543204451979 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[7\] SW\[7\] " "create_clock -period 1.000 -name SW\[7\] SW\[7\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543204451979 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " "create_clock -period 1.000 -name handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543204451979 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " "create_clock -period 1.000 -name handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543204451979 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " "create_clock -period 1.000 -name handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543204451979 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543204451979 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543204452001 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543204452001 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543204452001 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: itemType\[0\]~1  from: dataf  to: combout " "Cell: itemType\[0\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543204452001 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543204452001 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1543204452010 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543204452014 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1543204452016 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543204452040 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543204452224 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543204452224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.258 " "Worst-case setup slack is -10.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.258            -152.278 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "  -10.258            -152.278 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.081            -152.972 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "   -8.081            -152.972 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.077            -151.172 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "   -8.077            -151.172 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.992            -122.925 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "   -7.992            -122.925 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.658             -16.376 SW\[7\]  " "   -5.658             -16.376 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.866           -4025.996 CLOCK_50  " "   -4.866           -4025.996 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.165               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   31.165               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543204452234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.220 " "Worst-case hold slack is 0.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 CLOCK_50  " "    0.220               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.422               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.811               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "    0.811               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.270               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "    1.270               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.399               0.000 SW\[7\]  " "    1.399               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.476               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "    1.476               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "    1.666               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543204452270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543204452279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543204452288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.301 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "   -0.394              -6.301 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.602 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "   -0.394              -5.602 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 SW\[7\]  " "    0.067               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "    0.180               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "    0.233               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.861               0.000 CLOCK_50  " "    8.861               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.773               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.773               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204452299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543204452299 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543204452384 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543204452433 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543204456216 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543204456425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543204456425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543204456425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: itemType\[0\]~1  from: dataf  to: combout " "Cell: itemType\[0\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543204456425 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543204456425 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543204456429 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543204456481 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543204456481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.467 " "Worst-case setup slack is -10.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.467            -153.144 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "  -10.467            -153.144 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.080            -153.436 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "   -8.080            -153.436 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.077            -155.059 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "   -8.077            -155.059 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.013            -124.098 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "   -8.013            -124.098 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.908             -17.055 SW\[7\]  " "   -5.908             -17.055 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.469           -3636.471 CLOCK_50  " "   -4.469           -3636.471 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.573               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   31.573               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543204456489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.065 " "Worst-case hold slack is 0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 CLOCK_50  " "    0.065               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.386               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "    0.836               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.167               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "    1.167               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.320               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "    1.320               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.368               0.000 SW\[7\]  " "    1.368               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.627               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "    1.627               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543204456514 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543204456563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543204456571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.202 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "   -0.394              -6.202 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.477 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "   -0.394              -5.477 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064               0.000 SW\[7\]  " "    0.064               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "    0.172               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "    0.218               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.819               0.000 CLOCK_50  " "    8.819               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.754               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.754               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204456584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543204456584 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543204456668 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543204456891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543204459994 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543204460201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543204460201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543204460201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: itemType\[0\]~1  from: dataf  to: combout " "Cell: itemType\[0\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543204460201 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543204460201 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543204460205 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543204460222 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543204460222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.535 " "Worst-case setup slack is -5.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.535             -84.558 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "   -5.535             -84.558 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.791             -82.769 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "   -4.791             -82.769 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.767             -83.408 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "   -4.767             -83.408 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.631             -67.959 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "   -4.631             -67.959 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.700           -2865.242 CLOCK_50  " "   -3.700           -2865.242 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.825              -8.163 SW\[7\]  " "   -2.825              -8.163 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.484               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   33.484               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543204460233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 CLOCK_50  " "    0.142               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.237               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "    0.325               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.707               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "    0.707               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.710               0.000 SW\[7\]  " "    0.710               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.734               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "    0.734               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.969               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "    0.969               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543204460259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543204460267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543204460276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.189 " "Worst-case minimum pulse width slack is -0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.189              -0.995 SW\[7\]  " "   -0.189              -0.995 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046              -0.181 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "   -0.046              -0.181 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.009 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "   -0.009              -0.009 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "    0.164               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "    0.216               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.807               0.000 CLOCK_50  " "    8.807               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.891               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.891               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543204460289 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543204460366 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543204460649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543204460649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543204460649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: itemType\[0\]~1  from: dataf  to: combout " "Cell: itemType\[0\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543204460649 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543204460649 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543204460653 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543204460672 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543204460672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.217 " "Worst-case setup slack is -5.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.217             -79.003 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "   -5.217             -79.003 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.455             -78.505 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "   -4.455             -78.505 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.439             -79.183 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "   -4.439             -79.183 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.297             -63.651 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "   -4.297             -63.651 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.998           -2245.426 CLOCK_50  " "   -2.998           -2245.426 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.675              -7.720 SW\[7\]  " "   -2.675              -7.720 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.341               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.341               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543204460681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.021 " "Worst-case hold slack is 0.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 CLOCK_50  " "    0.021               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.178               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "    0.311               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.602               0.000 SW\[7\]  " "    0.602               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.602               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "    0.602               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.670               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "    0.670               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.875               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "    0.875               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543204460712 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543204460721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543204460732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.166 " "Worst-case minimum pulse width slack is -0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.166              -0.881 SW\[7\]  " "   -0.166              -0.881 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "    0.001               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "    0.028               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "    0.193               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "    0.236               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.801               0.000 CLOCK_50  " "    8.801               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.888               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.888               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543204460748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543204460748 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543204463207 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543204463210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5201 " "Peak virtual memory: 5201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543204463380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 22:54:23 2018 " "Processing ended: Sun Nov 25 22:54:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543204463380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543204463380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543204463380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543204463380 ""}
