.TLB group metrics
[width="100%",cols="25%,40%,35%",options="header",]
|===
|Name |Description |Formula
|TLB.L1.LOAD.MPKI.SPEC |The rate of L1 TLB misses caused by data loads per kilo instructions retired |TLB.L1.LOAD.MISS.SPEC / RETIRED.INST * 1000
|TLB.L1.LOAD.MISS.RATE.SPEC |The ratio of L1 TLB load misses to the total number of L1 TLB load accesses |TLB.L1.LOAD.MISS.SPEC / TLB.L1.LOAD.ACCESS.SPEC
|TLB.L1.STORE.MPKI.SPEC |The rate of L1 TLB misses caused by data stores per kilo instructions retired |TLB.L1.STORE.MISS.SPEC / RETIRED.INST * 1000
|TLB.L1.STORE.MISS.RATE.SPEC |The ratio of L1 TLB store misses to the total number of L1 TLB store accesses |TLB.L1.STORE.MISS.SPEC / TLB.L1.STORE.ACCESS.SPEC
|TLB.L1.CODE.MPKI.SPEC |The rate of L1 TLB misses caused by instruction fetches per kilo instructions retired |TLB.L1.CODE.MISS.SPEC / RETIRED.INST * 1000
|TLB.L1.CODE.MISS.RATE.SPEC |The ratio of L1 TLB instruction fetch misses to the total number of L1 TLB instruction fetch accesses |TLB.L1.CODE.MISS.SPEC / TLB.L1.CODE.ACCESS
|TLB.L2.LOAD.MPKI.SPEC |The rate of L2 TLB misses caused by data loads per kilo instructions retired |TLB.L2.LOAD.MISS.SPEC / RETIRED.INST * 1000
|TLB.L2.LOAD.MISS.RATE.SPEC |The ratio of L2 TLB load misses to the total number of L2 TLB load accesses |TLB.L2.LOAD.MISS.SPEC / TLB.L2.LOAD.ACCESS.SPEC
|TLB.L2.STORE.MPKI.SPEC |The rate of L2 TLB misses caused by data stores per kilo instructions retired |TLB.L2.STORE.MISS.SPEC / RETIRED.INST * 1000
|TLB.L2.STORE.MISS.RATE.SPEC |The ratio of L2 TLB store misses to the total number of L2 TLB store accesses |TLB.L2.STORE.MISS.SPEC / TLB.L2.STORE.ACCESS
|TLB.L2.CODE.MPKI.SPEC |The rate of L2 TLB misses caused by instruction fetches per kilo instructions retired |TLB.L2.CODE.MISS.SPEC / RETIRED.INST * 1000
|TLB.L2.CODE.MISS.RATE.SPEC |The ratio of L2 TLB instruction fetch misses to the total number of L2 TLB instruction fetch accesses |TLB.L2.CODE.MISS.SPEC / TLB.L2.CODE.ACCESS.SPEC
|TLB.L1.MISS.IMPACT |The approximate ratio of cycles lost due to TLB (all levels) missed by load instructions |TLB.L1.LOAD.MISS_OUTSTANDING.CYCLES / CYCLES.HART
|TLB.L2.MISS.IMPACT |The approximate ratio of cycles lost due to L2 TLB missed by load instructions |TLB.L2.LOAD.MISS_OUTSTANDING.CYCLES / CYCLES.HART
|TLB.L2.HIT.IMPACT |The approximate ratio of cycles lost due to L1 TLB missed and L2 TLB hit by load instructions |(TLB.L1.LOAD.MISS_OUTSTANDING.CYCLES - TLB.L2.LOAD.MISS_OUTSTANDING.CYCLES) / CYCLES.HART
|===

