{"vcs1":{"timestamp_begin":1679795613.031949964, "rt":0.75, "ut":0.19, "st":0.10}}
{"vcselab":{"timestamp_begin":1679795613.838355478, "rt":0.56, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1679795614.447820870, "rt":0.22, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679795612.692026722}
{"VCS_COMP_START_TIME": 1679795612.692026722}
{"VCS_COMP_END_TIME": 1679795614.732451154}
{"VCS_USER_OPTIONS": "-sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 339116}}
{"stitch_vcselab": {"peak_mem": 230992}}
