// Seed: 4214919707
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  output id_6;
  inout id_5;
  output id_4;
  input id_3;
  input id_2;
  inout id_1;
  type_8(
      id_2.id_7, id_7
  );
  always @(1) if (id_5) id_5 <= 1 | !id_1;
  integer id_7;
  always @(posedge 1'h0, posedge id_3) id_4[""] = 1;
  assign id_7[1] = id_7;
  always @(*) id_6 = id_5;
endmodule
