INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/new/BCD27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD27
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2458] undeclared symbol clk5MZ, assumed default net type wire [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/new/FIFO.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port avail is not allowed [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/new/FIFO.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port front is not allowed [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/new/FIFO.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port rear is not allowed [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/new/FIFO.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port num is not allowed [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/new/FIFO.v:107]
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sources_1/new/FIFO.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB3/FIFO/FIFO.srcs/sim_1/new/FIFO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
