* SpiceNetList
* 
* Exported from Sequencer Block Diagram.sch at 2018-11-26 1:52 AM
* 
* EAGLE Version 9.2.2 Copyright (c) 1988-2018 Autodesk, Inc.
* 
.TEMP=25.0

* --------- .OPTIONS ---------
.OPTIONS ABSTOL=1e-12 GMIN=1e-12 PIVREL=1e-3 ITL1=100 ITL2=50 PIVTOL=1e-13 RELTOL=1e-3 VNTOL=1e-6 CHGTOL=1e-15 ITL4=10 METHOD=TRAP SRCSTEPS=0 TRTOL=7 NODE

* --------- .PARAMS ---------

* --------- devices ---------
_IC1 VCC 

* --------- simulation ---------
.control
set filetype=ascii
OP
write Sequencer Block Diagram.sch.sim
.endc



.END










