# 7SegLED Multiple IP

IP本体: 7seg\_multiple.sw/axi\_7segm\_1\_0

[ciniml/fpga\_samples](https://github.com/ciniml/fpga_samples/tree/main)

