# TimingSideChannelSecurity
This repos contains research works on timing side channel security supervised by prof. Siew Kei and prof. Debdeep.
The works focus on attacks and countermeasures on the RISC-V Rocket chip microprocessor platform running on Zedboard with Vivado 2016.2. 
