{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660083431379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660083431385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 10 01:17:11 2022 " "Processing started: Wed Aug 10 01:17:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660083431385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660083431385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU32 -c ALU32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU32 -c ALU32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660083431385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660083432140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660083432140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32 " "Found entity 1: ALU32" {  } { { "ALU32.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/ALU32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660083443731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660083443731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660083443747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660083443747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660083443747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660083443747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660083443747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660083443747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_1bit_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file _1bit_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _1bit_xor " "Found entity 1: _1bit_xor" {  } { { "_1bit_xor.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_1bit_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660083443762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660083443762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660083443765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660083443765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setless.v 1 1 " "Found 1 design units, including 1 entities, in source file setless.v" { { "Info" "ISGN_ENTITY_NAME" "1 setless " "Found entity 1: setless" {  } { { "setless.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/setless.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660083443765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660083443765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4bit_4x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _4bit_4x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4bit_4x1MUX " "Found entity 1: _4bit_4x1MUX" {  } { { "_4bit_4x1MUX.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_4bit_4x1MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660083443765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660083443765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4bit_2x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _4bit_2x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4bit_2x1MUX " "Found entity 1: _4bit_2x1MUX" {  } { { "_4bit_2x1MUX.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_4bit_2x1MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660083443781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660083443781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_1bit_2x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _1bit_2x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _1bit_2x1MUX " "Found entity 1: _1bit_2x1MUX" {  } { { "_1bit_2x1MUX.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_1bit_2x1MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660083443787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660083443787 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C4 adder.v(12) " "Verilog HDL Implicit Net warning at adder.v(12): created implicit net for \"C4\"" {  } { { "adder.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/adder.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660083443787 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "second_sum_carry_out full_adder.v(8) " "Verilog HDL Implicit Net warning at full_adder.v(8): created implicit net for \"second_sum_carry_out\"" {  } { { "full_adder.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/full_adder.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660083443787 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "second_carry_out full_adder.v(10) " "Verilog HDL Implicit Net warning at full_adder.v(10): created implicit net for \"second_carry_out\"" {  } { { "full_adder.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/full_adder.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660083443788 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CO adder.v(1) " "Verilog HDL error at adder.v(1): object \"CO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "adder.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/adder.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1660083443790 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "C0 adder.v(4) " "Verilog HDL Module Declaration error at adder.v(4): top module port \"C0\" is not found in the port list" {  } { { "adder.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/adder.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1660083443790 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "_4bit_4x1MUX.v(8) " "Verilog HDL Instantiation warning at _4bit_4x1MUX.v(8): instance has no name" {  } { { "_4bit_4x1MUX.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_4bit_4x1MUX.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1660083443790 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "_4bit_4x1MUX.v(9) " "Verilog HDL Instantiation warning at _4bit_4x1MUX.v(9): instance has no name" {  } { { "_4bit_4x1MUX.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_4bit_4x1MUX.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1660083443790 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "_4bit_4x1MUX.v(10) " "Verilog HDL Instantiation warning at _4bit_4x1MUX.v(10): instance has no name" {  } { { "_4bit_4x1MUX.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/016_Project/_4bit_4x1MUX.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1660083443790 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660083443937 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 10 01:17:23 2022 " "Processing ended: Wed Aug 10 01:17:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660083443937 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660083443937 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660083443937 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660083443937 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660083444596 ""}
