
BayesSTM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d10  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  08003e98  08003e98  00004e98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004070  08004070  000071f8  2**0
                  CONTENTS
  4 .ARM          00000000  08004070  08004070  000071f8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004070  08004070  000071f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004070  08004070  00005070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004074  08004074  00005074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000011f8  20000000  08004078  00006000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000071f8  2**0
                  CONTENTS
 10 .bss          000001ac  200011f8  200011f8  000071f8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200013a4  200013a4  000071f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000071f8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000090d2  00000000  00000000  00007228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000016ec  00000000  00000000  000102fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000988  00000000  00000000  000119e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f67a  00000000  00000000  00012370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ae1d  00000000  00000000  000319ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bebae  00000000  00000000  0003c807  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fb3b5  2**0
                  CONTENTS, READONLY
 20 .debug_rnglists 00000738  00000000  00000000  000fb3f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002d74  00000000  00000000  000fbb30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000089  00000000  00000000  000fe8a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200011f8 	.word	0x200011f8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003e80 	.word	0x08003e80

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200011fc 	.word	0x200011fc
 80001c4:	08003e80 	.word	0x08003e80

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <gaussian_likelihood>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
double gaussian_likelihood(double x, double mean, double var) {
 8000af0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000af4:	b086      	sub	sp, #24
 8000af6:	af00      	add	r7, sp, #0
 8000af8:	ed87 0b04 	vstr	d0, [r7, #16]
 8000afc:	ed87 1b02 	vstr	d1, [r7, #8]
 8000b00:	ed87 2b00 	vstr	d2, [r7]
    if (var < 1e-6) {
 8000b04:	a337      	add	r3, pc, #220	@ (adr r3, 8000be4 <gaussian_likelihood+0xf4>)
 8000b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b0a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000b0e:	f7ff ff89 	bl	8000a24 <__aeabi_dcmplt>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d004      	beq.n	8000b22 <gaussian_likelihood+0x32>
        var = 1e-6;
 8000b18:	a332      	add	r3, pc, #200	@ (adr r3, 8000be4 <gaussian_likelihood+0xf4>)
 8000b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b1e:	e9c7 2300 	strd	r2, r3, [r7]
    }
    return (1.0 / sqrt(2.0 * 3.14 * var)) * exp(-((x - mean) * (x - mean)) / (2.0 * var));
 8000b22:	a332      	add	r3, pc, #200	@ (adr r3, 8000bec <gaussian_likelihood+0xfc>)
 8000b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b28:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000b2c:	f7ff fd08 	bl	8000540 <__aeabi_dmul>
 8000b30:	4602      	mov	r2, r0
 8000b32:	460b      	mov	r3, r1
 8000b34:	ec43 2b17 	vmov	d7, r2, r3
 8000b38:	eeb0 0a47 	vmov.f32	s0, s14
 8000b3c:	eef0 0a67 	vmov.f32	s1, s15
 8000b40:	f002 fd10 	bl	8003564 <sqrt>
 8000b44:	ec53 2b10 	vmov	r2, r3, d0
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4924      	ldr	r1, [pc, #144]	@ (8000be0 <gaussian_likelihood+0xf0>)
 8000b4e:	f7ff fe21 	bl	8000794 <__aeabi_ddiv>
 8000b52:	4602      	mov	r2, r0
 8000b54:	460b      	mov	r3, r1
 8000b56:	4690      	mov	r8, r2
 8000b58:	4699      	mov	r9, r3
 8000b5a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000b5e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000b62:	f7ff fb35 	bl	80001d0 <__aeabi_dsub>
 8000b66:	4602      	mov	r2, r0
 8000b68:	460b      	mov	r3, r1
 8000b6a:	4692      	mov	sl, r2
 8000b6c:	469b      	mov	fp, r3
 8000b6e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000b72:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000b76:	f7ff fb2b 	bl	80001d0 <__aeabi_dsub>
 8000b7a:	4602      	mov	r2, r0
 8000b7c:	460b      	mov	r3, r1
 8000b7e:	4650      	mov	r0, sl
 8000b80:	4659      	mov	r1, fp
 8000b82:	f7ff fcdd 	bl	8000540 <__aeabi_dmul>
 8000b86:	4602      	mov	r2, r0
 8000b88:	460b      	mov	r3, r1
 8000b8a:	4614      	mov	r4, r2
 8000b8c:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8000b90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000b94:	4602      	mov	r2, r0
 8000b96:	460b      	mov	r3, r1
 8000b98:	f7ff fb1c 	bl	80001d4 <__adddf3>
 8000b9c:	4602      	mov	r2, r0
 8000b9e:	460b      	mov	r3, r1
 8000ba0:	4620      	mov	r0, r4
 8000ba2:	4629      	mov	r1, r5
 8000ba4:	f7ff fdf6 	bl	8000794 <__aeabi_ddiv>
 8000ba8:	4602      	mov	r2, r0
 8000baa:	460b      	mov	r3, r1
 8000bac:	ec43 2b17 	vmov	d7, r2, r3
 8000bb0:	eeb0 0a47 	vmov.f32	s0, s14
 8000bb4:	eef0 0a67 	vmov.f32	s1, s15
 8000bb8:	f002 fc4e 	bl	8003458 <exp>
 8000bbc:	ec53 2b10 	vmov	r2, r3, d0
 8000bc0:	4640      	mov	r0, r8
 8000bc2:	4649      	mov	r1, r9
 8000bc4:	f7ff fcbc 	bl	8000540 <__aeabi_dmul>
 8000bc8:	4602      	mov	r2, r0
 8000bca:	460b      	mov	r3, r1
 8000bcc:	ec43 2b17 	vmov	d7, r2, r3
}
 8000bd0:	eeb0 0a47 	vmov.f32	s0, s14
 8000bd4:	eef0 0a67 	vmov.f32	s1, s15
 8000bd8:	3718      	adds	r7, #24
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000be0:	3ff00000 	.word	0x3ff00000
 8000be4:	a0b5ed8d 	.word	0xa0b5ed8d
 8000be8:	3eb0c6f7 	.word	0x3eb0c6f7
 8000bec:	51eb851f 	.word	0x51eb851f
 8000bf0:	40191eb8 	.word	0x40191eb8

08000bf4 <predict>:

int predict(float input[INPUT_SIZE]) {
 8000bf4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000bf8:	b094      	sub	sp, #80	@ 0x50
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	6078      	str	r0, [r7, #4]
    double posteriors[CLASSES];
    double prior, likelihood;
    double likelihood_component;
    for (int i = 0; i < CLASSES; i++) {
 8000bfe:	2300      	movs	r3, #0
 8000c00:	647b      	str	r3, [r7, #68]	@ 0x44
 8000c02:	e08b      	b.n	8000d1c <predict+0x128>
        prior = log(priors[i]);
 8000c04:	4a5a      	ldr	r2, [pc, #360]	@ (8000d70 <predict+0x17c>)
 8000c06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000c08:	009b      	lsls	r3, r3, #2
 8000c0a:	4413      	add	r3, r2
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f7ff fc3e 	bl	8000490 <__aeabi_f2d>
 8000c14:	4602      	mov	r2, r0
 8000c16:	460b      	mov	r3, r1
 8000c18:	ec43 2b10 	vmov	d0, r2, r3
 8000c1c:	f002 fc64 	bl	80034e8 <log>
 8000c20:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
        likelihood = 0;
 8000c24:	f04f 0200 	mov.w	r2, #0
 8000c28:	f04f 0300 	mov.w	r3, #0
 8000c2c:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
        for (int j = 0; j < INPUT_SIZE; j++) {
 8000c30:	2300      	movs	r3, #0
 8000c32:	643b      	str	r3, [r7, #64]	@ 0x40
 8000c34:	e05d      	b.n	8000cf2 <predict+0xfe>
            likelihood_component = gaussian_likelihood(input[j], means[i][j], variances[i][j]);
 8000c36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000c38:	009b      	lsls	r3, r3, #2
 8000c3a:	687a      	ldr	r2, [r7, #4]
 8000c3c:	4413      	add	r3, r2
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4618      	mov	r0, r3
 8000c42:	f7ff fc25 	bl	8000490 <__aeabi_f2d>
 8000c46:	4604      	mov	r4, r0
 8000c48:	460d      	mov	r5, r1
 8000c4a:	494a      	ldr	r1, [pc, #296]	@ (8000d74 <predict+0x180>)
 8000c4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000c4e:	4613      	mov	r3, r2
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	4413      	add	r3, r2
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	4413      	add	r3, r2
 8000c58:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000c5a:	4413      	add	r3, r2
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	440b      	add	r3, r1
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4618      	mov	r0, r3
 8000c64:	f7ff fc14 	bl	8000490 <__aeabi_f2d>
 8000c68:	4680      	mov	r8, r0
 8000c6a:	4689      	mov	r9, r1
 8000c6c:	4942      	ldr	r1, [pc, #264]	@ (8000d78 <predict+0x184>)
 8000c6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000c70:	4613      	mov	r3, r2
 8000c72:	009b      	lsls	r3, r3, #2
 8000c74:	4413      	add	r3, r2
 8000c76:	005b      	lsls	r3, r3, #1
 8000c78:	4413      	add	r3, r2
 8000c7a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000c7c:	4413      	add	r3, r2
 8000c7e:	009b      	lsls	r3, r3, #2
 8000c80:	440b      	add	r3, r1
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4618      	mov	r0, r3
 8000c86:	f7ff fc03 	bl	8000490 <__aeabi_f2d>
 8000c8a:	4602      	mov	r2, r0
 8000c8c:	460b      	mov	r3, r1
 8000c8e:	ec43 2b12 	vmov	d2, r2, r3
 8000c92:	ec49 8b11 	vmov	d1, r8, r9
 8000c96:	ec45 4b10 	vmov	d0, r4, r5
 8000c9a:	f7ff ff29 	bl	8000af0 <gaussian_likelihood>
 8000c9e:	ed87 0b0a 	vstr	d0, [r7, #40]	@ 0x28
            if (likelihood_component <= 0) {
 8000ca2:	f04f 0200 	mov.w	r2, #0
 8000ca6:	f04f 0300 	mov.w	r3, #0
 8000caa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8000cae:	f7ff fec3 	bl	8000a38 <__aeabi_dcmple>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d00b      	beq.n	8000cd0 <predict+0xdc>
                likelihood += -DBL_MAX;
 8000cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8000cbc:	4b2f      	ldr	r3, [pc, #188]	@ (8000d7c <predict+0x188>)
 8000cbe:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8000cc2:	f7ff fa85 	bl	80001d0 <__aeabi_dsub>
 8000cc6:	4602      	mov	r2, r0
 8000cc8:	460b      	mov	r3, r1
 8000cca:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 8000cce:	e00d      	b.n	8000cec <predict+0xf8>
            } else {
                likelihood += log(likelihood_component);
 8000cd0:	ed97 0b0a 	vldr	d0, [r7, #40]	@ 0x28
 8000cd4:	f002 fc08 	bl	80034e8 <log>
 8000cd8:	ec53 2b10 	vmov	r2, r3, d0
 8000cdc:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8000ce0:	f7ff fa78 	bl	80001d4 <__adddf3>
 8000ce4:	4602      	mov	r2, r0
 8000ce6:	460b      	mov	r3, r1
 8000ce8:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
        for (int j = 0; j < INPUT_SIZE; j++) {
 8000cec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000cee:	3301      	adds	r3, #1
 8000cf0:	643b      	str	r3, [r7, #64]	@ 0x40
 8000cf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000cf4:	2b0a      	cmp	r3, #10
 8000cf6:	dd9e      	ble.n	8000c36 <predict+0x42>
            }
        }
        posteriors[i] = likelihood + prior;
 8000cf8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8000cfc:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8000d00:	f7ff fa68 	bl	80001d4 <__adddf3>
 8000d04:	4602      	mov	r2, r0
 8000d06:	460b      	mov	r3, r1
 8000d08:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8000d0a:	00c9      	lsls	r1, r1, #3
 8000d0c:	3150      	adds	r1, #80	@ 0x50
 8000d0e:	4439      	add	r1, r7
 8000d10:	3948      	subs	r1, #72	@ 0x48
 8000d12:	e9c1 2300 	strd	r2, r3, [r1]
    for (int i = 0; i < CLASSES; i++) {
 8000d16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d18:	3301      	adds	r3, #1
 8000d1a:	647b      	str	r3, [r7, #68]	@ 0x44
 8000d1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d1e:	2b03      	cmp	r3, #3
 8000d20:	f77f af70 	ble.w	8000c04 <predict+0x10>
        }
        int result = 0;
 8000d24:	2300      	movs	r3, #0
 8000d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (int i = 1; i < CLASSES; i++) {
 8000d28:	2301      	movs	r3, #1
 8000d2a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000d2c:	e017      	b.n	8000d5e <predict+0x16a>
            if (posteriors[i] > posteriors[result]) {
 8000d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d30:	00db      	lsls	r3, r3, #3
 8000d32:	3350      	adds	r3, #80	@ 0x50
 8000d34:	443b      	add	r3, r7
 8000d36:	3b48      	subs	r3, #72	@ 0x48
 8000d38:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000d3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d3e:	00db      	lsls	r3, r3, #3
 8000d40:	3350      	adds	r3, #80	@ 0x50
 8000d42:	443b      	add	r3, r7
 8000d44:	3b48      	subs	r3, #72	@ 0x48
 8000d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d4a:	f7ff fe89 	bl	8000a60 <__aeabi_dcmpgt>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <predict+0x164>
                result = i;
 8000d54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (int i = 1; i < CLASSES; i++) {
 8000d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d60:	2b03      	cmp	r3, #3
 8000d62:	dde4      	ble.n	8000d2e <predict+0x13a>
            }
        }
        return result;
 8000d64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	3750      	adds	r7, #80	@ 0x50
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000d70:	08003e98 	.word	0x08003e98
 8000d74:	08003ea8 	.word	0x08003ea8
 8000d78:	08003f58 	.word	0x08003f58
 8000d7c:	7fefffff 	.word	0x7fefffff

08000d80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d84:	f000 f9d4 	bl	8001130 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d88:	f000 f80c 	bl	8000da4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d8c:	f000 f894 	bl	8000eb8 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000d90:	f000 f844 	bl	8000e1c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8000d94:	4802      	ldr	r0, [pc, #8]	@ (8000da0 <main+0x20>)
 8000d96:	f001 ff33 	bl	8002c00 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d9a:	bf00      	nop
 8000d9c:	e7fd      	b.n	8000d9a <main+0x1a>
 8000d9e:	bf00      	nop
 8000da0:	20001214 	.word	0x20001214

08000da4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b090      	sub	sp, #64	@ 0x40
 8000da8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000daa:	f107 0318 	add.w	r3, r7, #24
 8000dae:	2228      	movs	r2, #40	@ 0x28
 8000db0:	2100      	movs	r1, #0
 8000db2:	4618      	mov	r0, r3
 8000db4:	f002 fb1e 	bl	80033f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000db8:	1d3b      	adds	r3, r7, #4
 8000dba:	2200      	movs	r2, #0
 8000dbc:	601a      	str	r2, [r3, #0]
 8000dbe:	605a      	str	r2, [r3, #4]
 8000dc0:	609a      	str	r2, [r3, #8]
 8000dc2:	60da      	str	r2, [r3, #12]
 8000dc4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dce:	2310      	movs	r3, #16
 8000dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dd6:	f107 0318 	add.w	r3, r7, #24
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f000 fcaa 	bl	8001734 <HAL_RCC_OscConfig>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000de6:	f000 f8df 	bl	8000fa8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dea:	230f      	movs	r3, #15
 8000dec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000dee:	2300      	movs	r3, #0
 8000df0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000df2:	2300      	movs	r3, #0
 8000df4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000df6:	2300      	movs	r3, #0
 8000df8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000dfe:	1d3b      	adds	r3, r7, #4
 8000e00:	2100      	movs	r1, #0
 8000e02:	4618      	mov	r0, r3
 8000e04:	f001 fcd4 	bl	80027b0 <HAL_RCC_ClockConfig>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000e0e:	f000 f8cb 	bl	8000fa8 <Error_Handler>
  }
}
 8000e12:	bf00      	nop
 8000e14:	3740      	adds	r7, #64	@ 0x40
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
	...

08000e1c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b088      	sub	sp, #32
 8000e20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e22:	f107 0310 	add.w	r3, r7, #16
 8000e26:	2200      	movs	r2, #0
 8000e28:	601a      	str	r2, [r3, #0]
 8000e2a:	605a      	str	r2, [r3, #4]
 8000e2c:	609a      	str	r2, [r3, #8]
 8000e2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e30:	1d3b      	adds	r3, r7, #4
 8000e32:	2200      	movs	r2, #0
 8000e34:	601a      	str	r2, [r3, #0]
 8000e36:	605a      	str	r2, [r3, #4]
 8000e38:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e3a:	4b1e      	ldr	r3, [pc, #120]	@ (8000eb4 <MX_TIM2_Init+0x98>)
 8000e3c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000e40:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000-1;
 8000e42:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb4 <MX_TIM2_Init+0x98>)
 8000e44:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000e48:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e4a:	4b1a      	ldr	r3, [pc, #104]	@ (8000eb4 <MX_TIM2_Init+0x98>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000-1;
 8000e50:	4b18      	ldr	r3, [pc, #96]	@ (8000eb4 <MX_TIM2_Init+0x98>)
 8000e52:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000e56:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e58:	4b16      	ldr	r3, [pc, #88]	@ (8000eb4 <MX_TIM2_Init+0x98>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e5e:	4b15      	ldr	r3, [pc, #84]	@ (8000eb4 <MX_TIM2_Init+0x98>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e64:	4813      	ldr	r0, [pc, #76]	@ (8000eb4 <MX_TIM2_Init+0x98>)
 8000e66:	f001 fe73 	bl	8002b50 <HAL_TIM_Base_Init>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8000e70:	f000 f89a 	bl	8000fa8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e78:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e7a:	f107 0310 	add.w	r3, r7, #16
 8000e7e:	4619      	mov	r1, r3
 8000e80:	480c      	ldr	r0, [pc, #48]	@ (8000eb4 <MX_TIM2_Init+0x98>)
 8000e82:	f002 f81b 	bl	8002ebc <HAL_TIM_ConfigClockSource>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000e8c:	f000 f88c 	bl	8000fa8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e90:	2300      	movs	r3, #0
 8000e92:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e94:	2300      	movs	r3, #0
 8000e96:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e98:	1d3b      	adds	r3, r7, #4
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4805      	ldr	r0, [pc, #20]	@ (8000eb4 <MX_TIM2_Init+0x98>)
 8000e9e:	f002 fa1d 	bl	80032dc <HAL_TIMEx_MasterConfigSynchronization>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000ea8:	f000 f87e 	bl	8000fa8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000eac:	bf00      	nop
 8000eae:	3720      	adds	r7, #32
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	20001214 	.word	0x20001214

08000eb8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b086      	sub	sp, #24
 8000ebc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ebe:	1d3b      	adds	r3, r7, #4
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	601a      	str	r2, [r3, #0]
 8000ec4:	605a      	str	r2, [r3, #4]
 8000ec6:	609a      	str	r2, [r3, #8]
 8000ec8:	60da      	str	r2, [r3, #12]
 8000eca:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ecc:	4b11      	ldr	r3, [pc, #68]	@ (8000f14 <MX_GPIO_Init+0x5c>)
 8000ece:	695b      	ldr	r3, [r3, #20]
 8000ed0:	4a10      	ldr	r2, [pc, #64]	@ (8000f14 <MX_GPIO_Init+0x5c>)
 8000ed2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ed6:	6153      	str	r3, [r2, #20]
 8000ed8:	4b0e      	ldr	r3, [pc, #56]	@ (8000f14 <MX_GPIO_Init+0x5c>)
 8000eda:	695b      	ldr	r3, [r3, #20]
 8000edc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ee0:	603b      	str	r3, [r7, #0]
 8000ee2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	2120      	movs	r1, #32
 8000ee8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eec:	f000 fc0a 	bl	8001704 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000ef0:	2320      	movs	r3, #32
 8000ef2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efc:	2300      	movs	r3, #0
 8000efe:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000f00:	1d3b      	adds	r3, r7, #4
 8000f02:	4619      	mov	r1, r3
 8000f04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f08:	f000 fa8a 	bl	8001420 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f0c:	bf00      	nop
 8000f0e:	3718      	adds	r7, #24
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	40021000 	.word	0x40021000

08000f18 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f28:	d134      	bne.n	8000f94 <HAL_TIM_PeriodElapsedCallback+0x7c>
    {
    	inferenceResult = predict(data_array[currentData]);
 8000f2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000f9c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	222c      	movs	r2, #44	@ 0x2c
 8000f30:	fb02 f303 	mul.w	r3, r2, r3
 8000f34:	4a1a      	ldr	r2, [pc, #104]	@ (8000fa0 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000f36:	4413      	add	r3, r2
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f7ff fe5b 	bl	8000bf4 <predict>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	4a18      	ldr	r2, [pc, #96]	@ (8000fa4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000f42:	6013      	str	r3, [r2, #0]
    	if (currentData>=DATA_ROWS) currentData = 0;
 8000f44:	4b15      	ldr	r3, [pc, #84]	@ (8000f9c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	2b65      	cmp	r3, #101	@ 0x65
 8000f4a:	dd03      	ble.n	8000f54 <HAL_TIM_PeriodElapsedCallback+0x3c>
 8000f4c:	4b13      	ldr	r3, [pc, #76]	@ (8000f9c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	e004      	b.n	8000f5e <HAL_TIM_PeriodElapsedCallback+0x46>
    	else currentData++;
 8000f54:	4b11      	ldr	r3, [pc, #68]	@ (8000f9c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	3301      	adds	r3, #1
 8000f5a:	4a10      	ldr	r2, [pc, #64]	@ (8000f9c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000f5c:	6013      	str	r3, [r2, #0]

	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000f5e:	2201      	movs	r2, #1
 8000f60:	2120      	movs	r1, #32
 8000f62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f66:	f000 fbcd 	bl	8001704 <HAL_GPIO_WritePin>
	  for(int i=0; i<(inferenceResult + 1) * 250; i++){};
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	60fb      	str	r3, [r7, #12]
 8000f6e:	e002      	b.n	8000f76 <HAL_TIM_PeriodElapsedCallback+0x5e>
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	3301      	adds	r3, #1
 8000f74:	60fb      	str	r3, [r7, #12]
 8000f76:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	22fa      	movs	r2, #250	@ 0xfa
 8000f7e:	fb02 f303 	mul.w	r3, r2, r3
 8000f82:	68fa      	ldr	r2, [r7, #12]
 8000f84:	429a      	cmp	r2, r3
 8000f86:	dbf3      	blt.n	8000f70 <HAL_TIM_PeriodElapsedCallback+0x58>
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	2120      	movs	r1, #32
 8000f8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f90:	f000 fbb8 	bl	8001704 <HAL_GPIO_WritePin>
    }
}
 8000f94:	bf00      	nop
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	20001260 	.word	0x20001260
 8000fa0:	20000000 	.word	0x20000000
 8000fa4:	20001264 	.word	0x20001264

08000fa8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fac:	b672      	cpsid	i
}
 8000fae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fb0:	bf00      	nop
 8000fb2:	e7fd      	b.n	8000fb0 <Error_Handler+0x8>

08000fb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fba:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff8 <HAL_MspInit+0x44>)
 8000fbc:	699b      	ldr	r3, [r3, #24]
 8000fbe:	4a0e      	ldr	r2, [pc, #56]	@ (8000ff8 <HAL_MspInit+0x44>)
 8000fc0:	f043 0301 	orr.w	r3, r3, #1
 8000fc4:	6193      	str	r3, [r2, #24]
 8000fc6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ff8 <HAL_MspInit+0x44>)
 8000fc8:	699b      	ldr	r3, [r3, #24]
 8000fca:	f003 0301 	and.w	r3, r3, #1
 8000fce:	607b      	str	r3, [r7, #4]
 8000fd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fd2:	4b09      	ldr	r3, [pc, #36]	@ (8000ff8 <HAL_MspInit+0x44>)
 8000fd4:	69db      	ldr	r3, [r3, #28]
 8000fd6:	4a08      	ldr	r2, [pc, #32]	@ (8000ff8 <HAL_MspInit+0x44>)
 8000fd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fdc:	61d3      	str	r3, [r2, #28]
 8000fde:	4b06      	ldr	r3, [pc, #24]	@ (8000ff8 <HAL_MspInit+0x44>)
 8000fe0:	69db      	ldr	r3, [r3, #28]
 8000fe2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fe6:	603b      	str	r3, [r7, #0]
 8000fe8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fea:	bf00      	nop
 8000fec:	370c      	adds	r7, #12
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	40021000 	.word	0x40021000

08000ffc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800100c:	d113      	bne.n	8001036 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800100e:	4b0c      	ldr	r3, [pc, #48]	@ (8001040 <HAL_TIM_Base_MspInit+0x44>)
 8001010:	69db      	ldr	r3, [r3, #28]
 8001012:	4a0b      	ldr	r2, [pc, #44]	@ (8001040 <HAL_TIM_Base_MspInit+0x44>)
 8001014:	f043 0301 	orr.w	r3, r3, #1
 8001018:	61d3      	str	r3, [r2, #28]
 800101a:	4b09      	ldr	r3, [pc, #36]	@ (8001040 <HAL_TIM_Base_MspInit+0x44>)
 800101c:	69db      	ldr	r3, [r3, #28]
 800101e:	f003 0301 	and.w	r3, r3, #1
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001026:	2200      	movs	r2, #0
 8001028:	2100      	movs	r1, #0
 800102a:	201c      	movs	r0, #28
 800102c:	f000 f9c1 	bl	80013b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001030:	201c      	movs	r0, #28
 8001032:	f000 f9da 	bl	80013ea <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001036:	bf00      	nop
 8001038:	3710      	adds	r7, #16
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	40021000 	.word	0x40021000

08001044 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001048:	bf00      	nop
 800104a:	e7fd      	b.n	8001048 <NMI_Handler+0x4>

0800104c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001050:	bf00      	nop
 8001052:	e7fd      	b.n	8001050 <HardFault_Handler+0x4>

08001054 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001058:	bf00      	nop
 800105a:	e7fd      	b.n	8001058 <MemManage_Handler+0x4>

0800105c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001060:	bf00      	nop
 8001062:	e7fd      	b.n	8001060 <BusFault_Handler+0x4>

08001064 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001068:	bf00      	nop
 800106a:	e7fd      	b.n	8001068 <UsageFault_Handler+0x4>

0800106c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr

0800107a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800107a:	b480      	push	{r7}
 800107c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800107e:	bf00      	nop
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr

08001088 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800108c:	bf00      	nop
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr

08001096 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001096:	b580      	push	{r7, lr}
 8001098:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800109a:	f000 f88f 	bl	80011bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800109e:	bf00      	nop
 80010a0:	bd80      	pop	{r7, pc}
	...

080010a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010a8:	4802      	ldr	r0, [pc, #8]	@ (80010b4 <TIM2_IRQHandler+0x10>)
 80010aa:	f001 fe05 	bl	8002cb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	20001214 	.word	0x20001214

080010b8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010bc:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <SystemInit+0x20>)
 80010be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010c2:	4a05      	ldr	r2, [pc, #20]	@ (80010d8 <SystemInit+0x20>)
 80010c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010cc:	bf00      	nop
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	e000ed00 	.word	0xe000ed00

080010dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80010dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001114 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80010e0:	f7ff ffea 	bl	80010b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010e4:	480c      	ldr	r0, [pc, #48]	@ (8001118 <LoopForever+0x6>)
  ldr r1, =_edata
 80010e6:	490d      	ldr	r1, [pc, #52]	@ (800111c <LoopForever+0xa>)
  ldr r2, =_sidata
 80010e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001120 <LoopForever+0xe>)
  movs r3, #0
 80010ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010ec:	e002      	b.n	80010f4 <LoopCopyDataInit>

080010ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010f2:	3304      	adds	r3, #4

080010f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010f8:	d3f9      	bcc.n	80010ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001124 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010fc:	4c0a      	ldr	r4, [pc, #40]	@ (8001128 <LoopForever+0x16>)
  movs r3, #0
 80010fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001100:	e001      	b.n	8001106 <LoopFillZerobss>

08001102 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001102:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001104:	3204      	adds	r2, #4

08001106 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001106:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001108:	d3fb      	bcc.n	8001102 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800110a:	f002 f981 	bl	8003410 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800110e:	f7ff fe37 	bl	8000d80 <main>

08001112 <LoopForever>:

LoopForever:
    b LoopForever
 8001112:	e7fe      	b.n	8001112 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001114:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001118:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800111c:	200011f8 	.word	0x200011f8
  ldr r2, =_sidata
 8001120:	08004078 	.word	0x08004078
  ldr r2, =_sbss
 8001124:	200011f8 	.word	0x200011f8
  ldr r4, =_ebss
 8001128:	200013a4 	.word	0x200013a4

0800112c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800112c:	e7fe      	b.n	800112c <ADC1_2_IRQHandler>
	...

08001130 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001134:	4b08      	ldr	r3, [pc, #32]	@ (8001158 <HAL_Init+0x28>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a07      	ldr	r2, [pc, #28]	@ (8001158 <HAL_Init+0x28>)
 800113a:	f043 0310 	orr.w	r3, r3, #16
 800113e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001140:	2003      	movs	r0, #3
 8001142:	f000 f92b 	bl	800139c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001146:	200f      	movs	r0, #15
 8001148:	f000 f808 	bl	800115c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800114c:	f7ff ff32 	bl	8000fb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001150:	2300      	movs	r3, #0
}
 8001152:	4618      	mov	r0, r3
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	40022000 	.word	0x40022000

0800115c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001164:	4b12      	ldr	r3, [pc, #72]	@ (80011b0 <HAL_InitTick+0x54>)
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	4b12      	ldr	r3, [pc, #72]	@ (80011b4 <HAL_InitTick+0x58>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	4619      	mov	r1, r3
 800116e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001172:	fbb3 f3f1 	udiv	r3, r3, r1
 8001176:	fbb2 f3f3 	udiv	r3, r2, r3
 800117a:	4618      	mov	r0, r3
 800117c:	f000 f943 	bl	8001406 <HAL_SYSTICK_Config>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e00e      	b.n	80011a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2b0f      	cmp	r3, #15
 800118e:	d80a      	bhi.n	80011a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001190:	2200      	movs	r2, #0
 8001192:	6879      	ldr	r1, [r7, #4]
 8001194:	f04f 30ff 	mov.w	r0, #4294967295
 8001198:	f000 f90b 	bl	80013b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800119c:	4a06      	ldr	r2, [pc, #24]	@ (80011b8 <HAL_InitTick+0x5c>)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80011a2:	2300      	movs	r3, #0
 80011a4:	e000      	b.n	80011a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3708      	adds	r7, #8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20001188 	.word	0x20001188
 80011b4:	20001190 	.word	0x20001190
 80011b8:	2000118c 	.word	0x2000118c

080011bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011c0:	4b06      	ldr	r3, [pc, #24]	@ (80011dc <HAL_IncTick+0x20>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	461a      	mov	r2, r3
 80011c6:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <HAL_IncTick+0x24>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4413      	add	r3, r2
 80011cc:	4a04      	ldr	r2, [pc, #16]	@ (80011e0 <HAL_IncTick+0x24>)
 80011ce:	6013      	str	r3, [r2, #0]
}
 80011d0:	bf00      	nop
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	20001190 	.word	0x20001190
 80011e0:	20001268 	.word	0x20001268

080011e4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  return uwTick;  
 80011e8:	4b03      	ldr	r3, [pc, #12]	@ (80011f8 <HAL_GetTick+0x14>)
 80011ea:	681b      	ldr	r3, [r3, #0]
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	20001268 	.word	0x20001268

080011fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b085      	sub	sp, #20
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	f003 0307 	and.w	r3, r3, #7
 800120a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800120c:	4b0c      	ldr	r3, [pc, #48]	@ (8001240 <__NVIC_SetPriorityGrouping+0x44>)
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001212:	68ba      	ldr	r2, [r7, #8]
 8001214:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001218:	4013      	ands	r3, r2
 800121a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001224:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001228:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800122c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800122e:	4a04      	ldr	r2, [pc, #16]	@ (8001240 <__NVIC_SetPriorityGrouping+0x44>)
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	60d3      	str	r3, [r2, #12]
}
 8001234:	bf00      	nop
 8001236:	3714      	adds	r7, #20
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr
 8001240:	e000ed00 	.word	0xe000ed00

08001244 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001248:	4b04      	ldr	r3, [pc, #16]	@ (800125c <__NVIC_GetPriorityGrouping+0x18>)
 800124a:	68db      	ldr	r3, [r3, #12]
 800124c:	0a1b      	lsrs	r3, r3, #8
 800124e:	f003 0307 	and.w	r3, r3, #7
}
 8001252:	4618      	mov	r0, r3
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr
 800125c:	e000ed00 	.word	0xe000ed00

08001260 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	4603      	mov	r3, r0
 8001268:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800126a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126e:	2b00      	cmp	r3, #0
 8001270:	db0b      	blt.n	800128a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001272:	79fb      	ldrb	r3, [r7, #7]
 8001274:	f003 021f 	and.w	r2, r3, #31
 8001278:	4907      	ldr	r1, [pc, #28]	@ (8001298 <__NVIC_EnableIRQ+0x38>)
 800127a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800127e:	095b      	lsrs	r3, r3, #5
 8001280:	2001      	movs	r0, #1
 8001282:	fa00 f202 	lsl.w	r2, r0, r2
 8001286:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800128a:	bf00      	nop
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	e000e100 	.word	0xe000e100

0800129c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	6039      	str	r1, [r7, #0]
 80012a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	db0a      	blt.n	80012c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	b2da      	uxtb	r2, r3
 80012b4:	490c      	ldr	r1, [pc, #48]	@ (80012e8 <__NVIC_SetPriority+0x4c>)
 80012b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ba:	0112      	lsls	r2, r2, #4
 80012bc:	b2d2      	uxtb	r2, r2
 80012be:	440b      	add	r3, r1
 80012c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012c4:	e00a      	b.n	80012dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	b2da      	uxtb	r2, r3
 80012ca:	4908      	ldr	r1, [pc, #32]	@ (80012ec <__NVIC_SetPriority+0x50>)
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	f003 030f 	and.w	r3, r3, #15
 80012d2:	3b04      	subs	r3, #4
 80012d4:	0112      	lsls	r2, r2, #4
 80012d6:	b2d2      	uxtb	r2, r2
 80012d8:	440b      	add	r3, r1
 80012da:	761a      	strb	r2, [r3, #24]
}
 80012dc:	bf00      	nop
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr
 80012e8:	e000e100 	.word	0xe000e100
 80012ec:	e000ed00 	.word	0xe000ed00

080012f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b089      	sub	sp, #36	@ 0x24
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	60f8      	str	r0, [r7, #12]
 80012f8:	60b9      	str	r1, [r7, #8]
 80012fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	f003 0307 	and.w	r3, r3, #7
 8001302:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001304:	69fb      	ldr	r3, [r7, #28]
 8001306:	f1c3 0307 	rsb	r3, r3, #7
 800130a:	2b04      	cmp	r3, #4
 800130c:	bf28      	it	cs
 800130e:	2304      	movcs	r3, #4
 8001310:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	3304      	adds	r3, #4
 8001316:	2b06      	cmp	r3, #6
 8001318:	d902      	bls.n	8001320 <NVIC_EncodePriority+0x30>
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	3b03      	subs	r3, #3
 800131e:	e000      	b.n	8001322 <NVIC_EncodePriority+0x32>
 8001320:	2300      	movs	r3, #0
 8001322:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001324:	f04f 32ff 	mov.w	r2, #4294967295
 8001328:	69bb      	ldr	r3, [r7, #24]
 800132a:	fa02 f303 	lsl.w	r3, r2, r3
 800132e:	43da      	mvns	r2, r3
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	401a      	ands	r2, r3
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001338:	f04f 31ff 	mov.w	r1, #4294967295
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	fa01 f303 	lsl.w	r3, r1, r3
 8001342:	43d9      	mvns	r1, r3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001348:	4313      	orrs	r3, r2
         );
}
 800134a:	4618      	mov	r0, r3
 800134c:	3724      	adds	r7, #36	@ 0x24
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
	...

08001358 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	3b01      	subs	r3, #1
 8001364:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001368:	d301      	bcc.n	800136e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800136a:	2301      	movs	r3, #1
 800136c:	e00f      	b.n	800138e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800136e:	4a0a      	ldr	r2, [pc, #40]	@ (8001398 <SysTick_Config+0x40>)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	3b01      	subs	r3, #1
 8001374:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001376:	210f      	movs	r1, #15
 8001378:	f04f 30ff 	mov.w	r0, #4294967295
 800137c:	f7ff ff8e 	bl	800129c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001380:	4b05      	ldr	r3, [pc, #20]	@ (8001398 <SysTick_Config+0x40>)
 8001382:	2200      	movs	r2, #0
 8001384:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001386:	4b04      	ldr	r3, [pc, #16]	@ (8001398 <SysTick_Config+0x40>)
 8001388:	2207      	movs	r2, #7
 800138a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	e000e010 	.word	0xe000e010

0800139c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f7ff ff29 	bl	80011fc <__NVIC_SetPriorityGrouping>
}
 80013aa:	bf00      	nop
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}

080013b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013b2:	b580      	push	{r7, lr}
 80013b4:	b086      	sub	sp, #24
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	4603      	mov	r3, r0
 80013ba:	60b9      	str	r1, [r7, #8]
 80013bc:	607a      	str	r2, [r7, #4]
 80013be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013c0:	2300      	movs	r3, #0
 80013c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013c4:	f7ff ff3e 	bl	8001244 <__NVIC_GetPriorityGrouping>
 80013c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013ca:	687a      	ldr	r2, [r7, #4]
 80013cc:	68b9      	ldr	r1, [r7, #8]
 80013ce:	6978      	ldr	r0, [r7, #20]
 80013d0:	f7ff ff8e 	bl	80012f0 <NVIC_EncodePriority>
 80013d4:	4602      	mov	r2, r0
 80013d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013da:	4611      	mov	r1, r2
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff ff5d 	bl	800129c <__NVIC_SetPriority>
}
 80013e2:	bf00      	nop
 80013e4:	3718      	adds	r7, #24
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}

080013ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013ea:	b580      	push	{r7, lr}
 80013ec:	b082      	sub	sp, #8
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	4603      	mov	r3, r0
 80013f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff ff31 	bl	8001260 <__NVIC_EnableIRQ>
}
 80013fe:	bf00      	nop
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}

08001406 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001406:	b580      	push	{r7, lr}
 8001408:	b082      	sub	sp, #8
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f7ff ffa2 	bl	8001358 <SysTick_Config>
 8001414:	4603      	mov	r3, r0
}
 8001416:	4618      	mov	r0, r3
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
	...

08001420 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001420:	b480      	push	{r7}
 8001422:	b087      	sub	sp, #28
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800142a:	2300      	movs	r3, #0
 800142c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800142e:	e14e      	b.n	80016ce <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	2101      	movs	r1, #1
 8001436:	697b      	ldr	r3, [r7, #20]
 8001438:	fa01 f303 	lsl.w	r3, r1, r3
 800143c:	4013      	ands	r3, r2
 800143e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	2b00      	cmp	r3, #0
 8001444:	f000 8140 	beq.w	80016c8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	f003 0303 	and.w	r3, r3, #3
 8001450:	2b01      	cmp	r3, #1
 8001452:	d005      	beq.n	8001460 <HAL_GPIO_Init+0x40>
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	f003 0303 	and.w	r3, r3, #3
 800145c:	2b02      	cmp	r3, #2
 800145e:	d130      	bne.n	80014c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	2203      	movs	r2, #3
 800146c:	fa02 f303 	lsl.w	r3, r2, r3
 8001470:	43db      	mvns	r3, r3
 8001472:	693a      	ldr	r2, [r7, #16]
 8001474:	4013      	ands	r3, r2
 8001476:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	68da      	ldr	r2, [r3, #12]
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	005b      	lsls	r3, r3, #1
 8001480:	fa02 f303 	lsl.w	r3, r2, r3
 8001484:	693a      	ldr	r2, [r7, #16]
 8001486:	4313      	orrs	r3, r2
 8001488:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	693a      	ldr	r2, [r7, #16]
 800148e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001496:	2201      	movs	r2, #1
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	fa02 f303 	lsl.w	r3, r2, r3
 800149e:	43db      	mvns	r3, r3
 80014a0:	693a      	ldr	r2, [r7, #16]
 80014a2:	4013      	ands	r3, r2
 80014a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	091b      	lsrs	r3, r3, #4
 80014ac:	f003 0201 	and.w	r2, r3, #1
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	fa02 f303 	lsl.w	r3, r2, r3
 80014b6:	693a      	ldr	r2, [r7, #16]
 80014b8:	4313      	orrs	r3, r2
 80014ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	f003 0303 	and.w	r3, r3, #3
 80014ca:	2b03      	cmp	r3, #3
 80014cc:	d017      	beq.n	80014fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	68db      	ldr	r3, [r3, #12]
 80014d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	005b      	lsls	r3, r3, #1
 80014d8:	2203      	movs	r2, #3
 80014da:	fa02 f303 	lsl.w	r3, r2, r3
 80014de:	43db      	mvns	r3, r3
 80014e0:	693a      	ldr	r2, [r7, #16]
 80014e2:	4013      	ands	r3, r2
 80014e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	689a      	ldr	r2, [r3, #8]
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	005b      	lsls	r3, r3, #1
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	693a      	ldr	r2, [r7, #16]
 80014f4:	4313      	orrs	r3, r2
 80014f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	693a      	ldr	r2, [r7, #16]
 80014fc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	f003 0303 	and.w	r3, r3, #3
 8001506:	2b02      	cmp	r3, #2
 8001508:	d123      	bne.n	8001552 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	08da      	lsrs	r2, r3, #3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	3208      	adds	r2, #8
 8001512:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001516:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	f003 0307 	and.w	r3, r3, #7
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	220f      	movs	r2, #15
 8001522:	fa02 f303 	lsl.w	r3, r2, r3
 8001526:	43db      	mvns	r3, r3
 8001528:	693a      	ldr	r2, [r7, #16]
 800152a:	4013      	ands	r3, r2
 800152c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	691a      	ldr	r2, [r3, #16]
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	f003 0307 	and.w	r3, r3, #7
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	fa02 f303 	lsl.w	r3, r2, r3
 800153e:	693a      	ldr	r2, [r7, #16]
 8001540:	4313      	orrs	r3, r2
 8001542:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	08da      	lsrs	r2, r3, #3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	3208      	adds	r2, #8
 800154c:	6939      	ldr	r1, [r7, #16]
 800154e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	2203      	movs	r2, #3
 800155e:	fa02 f303 	lsl.w	r3, r2, r3
 8001562:	43db      	mvns	r3, r3
 8001564:	693a      	ldr	r2, [r7, #16]
 8001566:	4013      	ands	r3, r2
 8001568:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f003 0203 	and.w	r2, r3, #3
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	005b      	lsls	r3, r3, #1
 8001576:	fa02 f303 	lsl.w	r3, r2, r3
 800157a:	693a      	ldr	r2, [r7, #16]
 800157c:	4313      	orrs	r3, r2
 800157e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	693a      	ldr	r2, [r7, #16]
 8001584:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800158e:	2b00      	cmp	r3, #0
 8001590:	f000 809a 	beq.w	80016c8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001594:	4b55      	ldr	r3, [pc, #340]	@ (80016ec <HAL_GPIO_Init+0x2cc>)
 8001596:	699b      	ldr	r3, [r3, #24]
 8001598:	4a54      	ldr	r2, [pc, #336]	@ (80016ec <HAL_GPIO_Init+0x2cc>)
 800159a:	f043 0301 	orr.w	r3, r3, #1
 800159e:	6193      	str	r3, [r2, #24]
 80015a0:	4b52      	ldr	r3, [pc, #328]	@ (80016ec <HAL_GPIO_Init+0x2cc>)
 80015a2:	699b      	ldr	r3, [r3, #24]
 80015a4:	f003 0301 	and.w	r3, r3, #1
 80015a8:	60bb      	str	r3, [r7, #8]
 80015aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80015ac:	4a50      	ldr	r2, [pc, #320]	@ (80016f0 <HAL_GPIO_Init+0x2d0>)
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	089b      	lsrs	r3, r3, #2
 80015b2:	3302      	adds	r3, #2
 80015b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	f003 0303 	and.w	r3, r3, #3
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	220f      	movs	r2, #15
 80015c4:	fa02 f303 	lsl.w	r3, r2, r3
 80015c8:	43db      	mvns	r3, r3
 80015ca:	693a      	ldr	r2, [r7, #16]
 80015cc:	4013      	ands	r3, r2
 80015ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80015d6:	d013      	beq.n	8001600 <HAL_GPIO_Init+0x1e0>
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	4a46      	ldr	r2, [pc, #280]	@ (80016f4 <HAL_GPIO_Init+0x2d4>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d00d      	beq.n	80015fc <HAL_GPIO_Init+0x1dc>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	4a45      	ldr	r2, [pc, #276]	@ (80016f8 <HAL_GPIO_Init+0x2d8>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d007      	beq.n	80015f8 <HAL_GPIO_Init+0x1d8>
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	4a44      	ldr	r2, [pc, #272]	@ (80016fc <HAL_GPIO_Init+0x2dc>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d101      	bne.n	80015f4 <HAL_GPIO_Init+0x1d4>
 80015f0:	2303      	movs	r3, #3
 80015f2:	e006      	b.n	8001602 <HAL_GPIO_Init+0x1e2>
 80015f4:	2305      	movs	r3, #5
 80015f6:	e004      	b.n	8001602 <HAL_GPIO_Init+0x1e2>
 80015f8:	2302      	movs	r3, #2
 80015fa:	e002      	b.n	8001602 <HAL_GPIO_Init+0x1e2>
 80015fc:	2301      	movs	r3, #1
 80015fe:	e000      	b.n	8001602 <HAL_GPIO_Init+0x1e2>
 8001600:	2300      	movs	r3, #0
 8001602:	697a      	ldr	r2, [r7, #20]
 8001604:	f002 0203 	and.w	r2, r2, #3
 8001608:	0092      	lsls	r2, r2, #2
 800160a:	4093      	lsls	r3, r2
 800160c:	693a      	ldr	r2, [r7, #16]
 800160e:	4313      	orrs	r3, r2
 8001610:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001612:	4937      	ldr	r1, [pc, #220]	@ (80016f0 <HAL_GPIO_Init+0x2d0>)
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	089b      	lsrs	r3, r3, #2
 8001618:	3302      	adds	r3, #2
 800161a:	693a      	ldr	r2, [r7, #16]
 800161c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001620:	4b37      	ldr	r3, [pc, #220]	@ (8001700 <HAL_GPIO_Init+0x2e0>)
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	43db      	mvns	r3, r3
 800162a:	693a      	ldr	r2, [r7, #16]
 800162c:	4013      	ands	r3, r2
 800162e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001638:	2b00      	cmp	r3, #0
 800163a:	d003      	beq.n	8001644 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800163c:	693a      	ldr	r2, [r7, #16]
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	4313      	orrs	r3, r2
 8001642:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001644:	4a2e      	ldr	r2, [pc, #184]	@ (8001700 <HAL_GPIO_Init+0x2e0>)
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800164a:	4b2d      	ldr	r3, [pc, #180]	@ (8001700 <HAL_GPIO_Init+0x2e0>)
 800164c:	68db      	ldr	r3, [r3, #12]
 800164e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	43db      	mvns	r3, r3
 8001654:	693a      	ldr	r2, [r7, #16]
 8001656:	4013      	ands	r3, r2
 8001658:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001662:	2b00      	cmp	r3, #0
 8001664:	d003      	beq.n	800166e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001666:	693a      	ldr	r2, [r7, #16]
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	4313      	orrs	r3, r2
 800166c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800166e:	4a24      	ldr	r2, [pc, #144]	@ (8001700 <HAL_GPIO_Init+0x2e0>)
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001674:	4b22      	ldr	r3, [pc, #136]	@ (8001700 <HAL_GPIO_Init+0x2e0>)
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	43db      	mvns	r3, r3
 800167e:	693a      	ldr	r2, [r7, #16]
 8001680:	4013      	ands	r3, r2
 8001682:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800168c:	2b00      	cmp	r3, #0
 800168e:	d003      	beq.n	8001698 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001690:	693a      	ldr	r2, [r7, #16]
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	4313      	orrs	r3, r2
 8001696:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001698:	4a19      	ldr	r2, [pc, #100]	@ (8001700 <HAL_GPIO_Init+0x2e0>)
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800169e:	4b18      	ldr	r3, [pc, #96]	@ (8001700 <HAL_GPIO_Init+0x2e0>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	43db      	mvns	r3, r3
 80016a8:	693a      	ldr	r2, [r7, #16]
 80016aa:	4013      	ands	r3, r2
 80016ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d003      	beq.n	80016c2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80016ba:	693a      	ldr	r2, [r7, #16]
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	4313      	orrs	r3, r2
 80016c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80016c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001700 <HAL_GPIO_Init+0x2e0>)
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	3301      	adds	r3, #1
 80016cc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	fa22 f303 	lsr.w	r3, r2, r3
 80016d8:	2b00      	cmp	r3, #0
 80016da:	f47f aea9 	bne.w	8001430 <HAL_GPIO_Init+0x10>
  }
}
 80016de:	bf00      	nop
 80016e0:	bf00      	nop
 80016e2:	371c      	adds	r7, #28
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr
 80016ec:	40021000 	.word	0x40021000
 80016f0:	40010000 	.word	0x40010000
 80016f4:	48000400 	.word	0x48000400
 80016f8:	48000800 	.word	0x48000800
 80016fc:	48000c00 	.word	0x48000c00
 8001700:	40010400 	.word	0x40010400

08001704 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	460b      	mov	r3, r1
 800170e:	807b      	strh	r3, [r7, #2]
 8001710:	4613      	mov	r3, r2
 8001712:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001714:	787b      	ldrb	r3, [r7, #1]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d003      	beq.n	8001722 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800171a:	887a      	ldrh	r2, [r7, #2]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001720:	e002      	b.n	8001728 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001722:	887a      	ldrh	r2, [r7, #2]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800173a:	af00      	add	r7, sp, #0
 800173c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001740:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001744:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001746:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800174a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d102      	bne.n	800175a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	f001 b823 	b.w	80027a0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800175a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800175e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 0301 	and.w	r3, r3, #1
 800176a:	2b00      	cmp	r3, #0
 800176c:	f000 817d 	beq.w	8001a6a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001770:	4bbc      	ldr	r3, [pc, #752]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f003 030c 	and.w	r3, r3, #12
 8001778:	2b04      	cmp	r3, #4
 800177a:	d00c      	beq.n	8001796 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800177c:	4bb9      	ldr	r3, [pc, #740]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f003 030c 	and.w	r3, r3, #12
 8001784:	2b08      	cmp	r3, #8
 8001786:	d15c      	bne.n	8001842 <HAL_RCC_OscConfig+0x10e>
 8001788:	4bb6      	ldr	r3, [pc, #728]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001790:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001794:	d155      	bne.n	8001842 <HAL_RCC_OscConfig+0x10e>
 8001796:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800179a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800179e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80017a2:	fa93 f3a3 	rbit	r3, r3
 80017a6:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80017aa:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017ae:	fab3 f383 	clz	r3, r3
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	095b      	lsrs	r3, r3, #5
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	f043 0301 	orr.w	r3, r3, #1
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d102      	bne.n	80017c8 <HAL_RCC_OscConfig+0x94>
 80017c2:	4ba8      	ldr	r3, [pc, #672]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	e015      	b.n	80017f4 <HAL_RCC_OscConfig+0xc0>
 80017c8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80017cc:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017d0:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80017d4:	fa93 f3a3 	rbit	r3, r3
 80017d8:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80017dc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80017e0:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80017e4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80017e8:	fa93 f3a3 	rbit	r3, r3
 80017ec:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80017f0:	4b9c      	ldr	r3, [pc, #624]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 80017f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017f4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80017f8:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80017fc:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001800:	fa92 f2a2 	rbit	r2, r2
 8001804:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001808:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800180c:	fab2 f282 	clz	r2, r2
 8001810:	b2d2      	uxtb	r2, r2
 8001812:	f042 0220 	orr.w	r2, r2, #32
 8001816:	b2d2      	uxtb	r2, r2
 8001818:	f002 021f 	and.w	r2, r2, #31
 800181c:	2101      	movs	r1, #1
 800181e:	fa01 f202 	lsl.w	r2, r1, r2
 8001822:	4013      	ands	r3, r2
 8001824:	2b00      	cmp	r3, #0
 8001826:	f000 811f 	beq.w	8001a68 <HAL_RCC_OscConfig+0x334>
 800182a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800182e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	2b00      	cmp	r3, #0
 8001838:	f040 8116 	bne.w	8001a68 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	f000 bfaf 	b.w	80027a0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001842:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001846:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001852:	d106      	bne.n	8001862 <HAL_RCC_OscConfig+0x12e>
 8001854:	4b83      	ldr	r3, [pc, #524]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a82      	ldr	r2, [pc, #520]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 800185a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800185e:	6013      	str	r3, [r2, #0]
 8001860:	e036      	b.n	80018d0 <HAL_RCC_OscConfig+0x19c>
 8001862:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001866:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d10c      	bne.n	800188c <HAL_RCC_OscConfig+0x158>
 8001872:	4b7c      	ldr	r3, [pc, #496]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a7b      	ldr	r2, [pc, #492]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 8001878:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800187c:	6013      	str	r3, [r2, #0]
 800187e:	4b79      	ldr	r3, [pc, #484]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a78      	ldr	r2, [pc, #480]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 8001884:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001888:	6013      	str	r3, [r2, #0]
 800188a:	e021      	b.n	80018d0 <HAL_RCC_OscConfig+0x19c>
 800188c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001890:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800189c:	d10c      	bne.n	80018b8 <HAL_RCC_OscConfig+0x184>
 800189e:	4b71      	ldr	r3, [pc, #452]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a70      	ldr	r2, [pc, #448]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 80018a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018a8:	6013      	str	r3, [r2, #0]
 80018aa:	4b6e      	ldr	r3, [pc, #440]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a6d      	ldr	r2, [pc, #436]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 80018b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018b4:	6013      	str	r3, [r2, #0]
 80018b6:	e00b      	b.n	80018d0 <HAL_RCC_OscConfig+0x19c>
 80018b8:	4b6a      	ldr	r3, [pc, #424]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a69      	ldr	r2, [pc, #420]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 80018be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018c2:	6013      	str	r3, [r2, #0]
 80018c4:	4b67      	ldr	r3, [pc, #412]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a66      	ldr	r2, [pc, #408]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 80018ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018ce:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80018d0:	4b64      	ldr	r3, [pc, #400]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 80018d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018d4:	f023 020f 	bic.w	r2, r3, #15
 80018d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018dc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	495f      	ldr	r1, [pc, #380]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 80018e6:	4313      	orrs	r3, r2
 80018e8:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018ee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d059      	beq.n	80019ae <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018fa:	f7ff fc73 	bl	80011e4 <HAL_GetTick>
 80018fe:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001902:	e00a      	b.n	800191a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001904:	f7ff fc6e 	bl	80011e4 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800190e:	1ad3      	subs	r3, r2, r3
 8001910:	2b64      	cmp	r3, #100	@ 0x64
 8001912:	d902      	bls.n	800191a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001914:	2303      	movs	r3, #3
 8001916:	f000 bf43 	b.w	80027a0 <HAL_RCC_OscConfig+0x106c>
 800191a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800191e:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001922:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001926:	fa93 f3a3 	rbit	r3, r3
 800192a:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 800192e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001932:	fab3 f383 	clz	r3, r3
 8001936:	b2db      	uxtb	r3, r3
 8001938:	095b      	lsrs	r3, r3, #5
 800193a:	b2db      	uxtb	r3, r3
 800193c:	f043 0301 	orr.w	r3, r3, #1
 8001940:	b2db      	uxtb	r3, r3
 8001942:	2b01      	cmp	r3, #1
 8001944:	d102      	bne.n	800194c <HAL_RCC_OscConfig+0x218>
 8001946:	4b47      	ldr	r3, [pc, #284]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	e015      	b.n	8001978 <HAL_RCC_OscConfig+0x244>
 800194c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001950:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001954:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001958:	fa93 f3a3 	rbit	r3, r3
 800195c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001960:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001964:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001968:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800196c:	fa93 f3a3 	rbit	r3, r3
 8001970:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001974:	4b3b      	ldr	r3, [pc, #236]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 8001976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001978:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800197c:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001980:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001984:	fa92 f2a2 	rbit	r2, r2
 8001988:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 800198c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001990:	fab2 f282 	clz	r2, r2
 8001994:	b2d2      	uxtb	r2, r2
 8001996:	f042 0220 	orr.w	r2, r2, #32
 800199a:	b2d2      	uxtb	r2, r2
 800199c:	f002 021f 	and.w	r2, r2, #31
 80019a0:	2101      	movs	r1, #1
 80019a2:	fa01 f202 	lsl.w	r2, r1, r2
 80019a6:	4013      	ands	r3, r2
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d0ab      	beq.n	8001904 <HAL_RCC_OscConfig+0x1d0>
 80019ac:	e05d      	b.n	8001a6a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ae:	f7ff fc19 	bl	80011e4 <HAL_GetTick>
 80019b2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019b6:	e00a      	b.n	80019ce <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019b8:	f7ff fc14 	bl	80011e4 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80019c2:	1ad3      	subs	r3, r2, r3
 80019c4:	2b64      	cmp	r3, #100	@ 0x64
 80019c6:	d902      	bls.n	80019ce <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80019c8:	2303      	movs	r3, #3
 80019ca:	f000 bee9 	b.w	80027a0 <HAL_RCC_OscConfig+0x106c>
 80019ce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80019d2:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019d6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80019da:	fa93 f3a3 	rbit	r3, r3
 80019de:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80019e2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019e6:	fab3 f383 	clz	r3, r3
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	095b      	lsrs	r3, r3, #5
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	f043 0301 	orr.w	r3, r3, #1
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d102      	bne.n	8001a00 <HAL_RCC_OscConfig+0x2cc>
 80019fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	e015      	b.n	8001a2c <HAL_RCC_OscConfig+0x2f8>
 8001a00:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001a04:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a08:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001a0c:	fa93 f3a3 	rbit	r3, r3
 8001a10:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001a14:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001a18:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001a1c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001a20:	fa93 f3a3 	rbit	r3, r3
 8001a24:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001a28:	4b0e      	ldr	r3, [pc, #56]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 8001a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a2c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001a30:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001a34:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001a38:	fa92 f2a2 	rbit	r2, r2
 8001a3c:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8001a40:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001a44:	fab2 f282 	clz	r2, r2
 8001a48:	b2d2      	uxtb	r2, r2
 8001a4a:	f042 0220 	orr.w	r2, r2, #32
 8001a4e:	b2d2      	uxtb	r2, r2
 8001a50:	f002 021f 	and.w	r2, r2, #31
 8001a54:	2101      	movs	r1, #1
 8001a56:	fa01 f202 	lsl.w	r2, r1, r2
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d1ab      	bne.n	80019b8 <HAL_RCC_OscConfig+0x284>
 8001a60:	e003      	b.n	8001a6a <HAL_RCC_OscConfig+0x336>
 8001a62:	bf00      	nop
 8001a64:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a6e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	f000 817d 	beq.w	8001d7a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001a80:	4ba6      	ldr	r3, [pc, #664]	@ (8001d1c <HAL_RCC_OscConfig+0x5e8>)
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f003 030c 	and.w	r3, r3, #12
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d00b      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001a8c:	4ba3      	ldr	r3, [pc, #652]	@ (8001d1c <HAL_RCC_OscConfig+0x5e8>)
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	f003 030c 	and.w	r3, r3, #12
 8001a94:	2b08      	cmp	r3, #8
 8001a96:	d172      	bne.n	8001b7e <HAL_RCC_OscConfig+0x44a>
 8001a98:	4ba0      	ldr	r3, [pc, #640]	@ (8001d1c <HAL_RCC_OscConfig+0x5e8>)
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d16c      	bne.n	8001b7e <HAL_RCC_OscConfig+0x44a>
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aaa:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001aae:	fa93 f3a3 	rbit	r3, r3
 8001ab2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8001ab6:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aba:	fab3 f383 	clz	r3, r3
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	095b      	lsrs	r3, r3, #5
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	f043 0301 	orr.w	r3, r3, #1
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d102      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x3a0>
 8001ace:	4b93      	ldr	r3, [pc, #588]	@ (8001d1c <HAL_RCC_OscConfig+0x5e8>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	e013      	b.n	8001afc <HAL_RCC_OscConfig+0x3c8>
 8001ad4:	2302      	movs	r3, #2
 8001ad6:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ada:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001ade:	fa93 f3a3 	rbit	r3, r3
 8001ae2:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001aec:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001af0:	fa93 f3a3 	rbit	r3, r3
 8001af4:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001af8:	4b88      	ldr	r3, [pc, #544]	@ (8001d1c <HAL_RCC_OscConfig+0x5e8>)
 8001afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001afc:	2202      	movs	r2, #2
 8001afe:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8001b02:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001b06:	fa92 f2a2 	rbit	r2, r2
 8001b0a:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8001b0e:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001b12:	fab2 f282 	clz	r2, r2
 8001b16:	b2d2      	uxtb	r2, r2
 8001b18:	f042 0220 	orr.w	r2, r2, #32
 8001b1c:	b2d2      	uxtb	r2, r2
 8001b1e:	f002 021f 	and.w	r2, r2, #31
 8001b22:	2101      	movs	r1, #1
 8001b24:	fa01 f202 	lsl.w	r2, r1, r2
 8001b28:	4013      	ands	r3, r2
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d00a      	beq.n	8001b44 <HAL_RCC_OscConfig+0x410>
 8001b2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b32:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	691b      	ldr	r3, [r3, #16]
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d002      	beq.n	8001b44 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	f000 be2e 	b.w	80027a0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b44:	4b75      	ldr	r3, [pc, #468]	@ (8001d1c <HAL_RCC_OscConfig+0x5e8>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b50:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	695b      	ldr	r3, [r3, #20]
 8001b58:	21f8      	movs	r1, #248	@ 0xf8
 8001b5a:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b5e:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001b62:	fa91 f1a1 	rbit	r1, r1
 8001b66:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001b6a:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001b6e:	fab1 f181 	clz	r1, r1
 8001b72:	b2c9      	uxtb	r1, r1
 8001b74:	408b      	lsls	r3, r1
 8001b76:	4969      	ldr	r1, [pc, #420]	@ (8001d1c <HAL_RCC_OscConfig+0x5e8>)
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b7c:	e0fd      	b.n	8001d7a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b82:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	691b      	ldr	r3, [r3, #16]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	f000 8088 	beq.w	8001ca0 <HAL_RCC_OscConfig+0x56c>
 8001b90:	2301      	movs	r3, #1
 8001b92:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b96:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001b9a:	fa93 f3a3 	rbit	r3, r3
 8001b9e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8001ba2:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ba6:	fab3 f383 	clz	r3, r3
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001bb0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	2301      	movs	r3, #1
 8001bba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bbc:	f7ff fb12 	bl	80011e4 <HAL_GetTick>
 8001bc0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bc4:	e00a      	b.n	8001bdc <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bc6:	f7ff fb0d 	bl	80011e4 <HAL_GetTick>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	2b02      	cmp	r3, #2
 8001bd4:	d902      	bls.n	8001bdc <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	f000 bde2 	b.w	80027a0 <HAL_RCC_OscConfig+0x106c>
 8001bdc:	2302      	movs	r3, #2
 8001bde:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001be2:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001be6:	fa93 f3a3 	rbit	r3, r3
 8001bea:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8001bee:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bf2:	fab3 f383 	clz	r3, r3
 8001bf6:	b2db      	uxtb	r3, r3
 8001bf8:	095b      	lsrs	r3, r3, #5
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	f043 0301 	orr.w	r3, r3, #1
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d102      	bne.n	8001c0c <HAL_RCC_OscConfig+0x4d8>
 8001c06:	4b45      	ldr	r3, [pc, #276]	@ (8001d1c <HAL_RCC_OscConfig+0x5e8>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	e013      	b.n	8001c34 <HAL_RCC_OscConfig+0x500>
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c12:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001c16:	fa93 f3a3 	rbit	r3, r3
 8001c1a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001c1e:	2302      	movs	r3, #2
 8001c20:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001c24:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001c28:	fa93 f3a3 	rbit	r3, r3
 8001c2c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001c30:	4b3a      	ldr	r3, [pc, #232]	@ (8001d1c <HAL_RCC_OscConfig+0x5e8>)
 8001c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c34:	2202      	movs	r2, #2
 8001c36:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001c3a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001c3e:	fa92 f2a2 	rbit	r2, r2
 8001c42:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8001c46:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001c4a:	fab2 f282 	clz	r2, r2
 8001c4e:	b2d2      	uxtb	r2, r2
 8001c50:	f042 0220 	orr.w	r2, r2, #32
 8001c54:	b2d2      	uxtb	r2, r2
 8001c56:	f002 021f 	and.w	r2, r2, #31
 8001c5a:	2101      	movs	r1, #1
 8001c5c:	fa01 f202 	lsl.w	r2, r1, r2
 8001c60:	4013      	ands	r3, r2
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d0af      	beq.n	8001bc6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c66:	4b2d      	ldr	r3, [pc, #180]	@ (8001d1c <HAL_RCC_OscConfig+0x5e8>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c72:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	695b      	ldr	r3, [r3, #20]
 8001c7a:	21f8      	movs	r1, #248	@ 0xf8
 8001c7c:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c80:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001c84:	fa91 f1a1 	rbit	r1, r1
 8001c88:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001c8c:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8001c90:	fab1 f181 	clz	r1, r1
 8001c94:	b2c9      	uxtb	r1, r1
 8001c96:	408b      	lsls	r3, r1
 8001c98:	4920      	ldr	r1, [pc, #128]	@ (8001d1c <HAL_RCC_OscConfig+0x5e8>)
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	600b      	str	r3, [r1, #0]
 8001c9e:	e06c      	b.n	8001d7a <HAL_RCC_OscConfig+0x646>
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ca6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001caa:	fa93 f3a3 	rbit	r3, r3
 8001cae:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8001cb2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cb6:	fab3 f383 	clz	r3, r3
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001cc0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001cc4:	009b      	lsls	r3, r3, #2
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	2300      	movs	r3, #0
 8001cca:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ccc:	f7ff fa8a 	bl	80011e4 <HAL_GetTick>
 8001cd0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cd4:	e00a      	b.n	8001cec <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cd6:	f7ff fa85 	bl	80011e4 <HAL_GetTick>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d902      	bls.n	8001cec <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	f000 bd5a 	b.w	80027a0 <HAL_RCC_OscConfig+0x106c>
 8001cec:	2302      	movs	r3, #2
 8001cee:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001cf6:	fa93 f3a3 	rbit	r3, r3
 8001cfa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8001cfe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d02:	fab3 f383 	clz	r3, r3
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	095b      	lsrs	r3, r3, #5
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	f043 0301 	orr.w	r3, r3, #1
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d104      	bne.n	8001d20 <HAL_RCC_OscConfig+0x5ec>
 8001d16:	4b01      	ldr	r3, [pc, #4]	@ (8001d1c <HAL_RCC_OscConfig+0x5e8>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	e015      	b.n	8001d48 <HAL_RCC_OscConfig+0x614>
 8001d1c:	40021000 	.word	0x40021000
 8001d20:	2302      	movs	r3, #2
 8001d22:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d26:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001d2a:	fa93 f3a3 	rbit	r3, r3
 8001d2e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001d32:	2302      	movs	r3, #2
 8001d34:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001d38:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001d3c:	fa93 f3a3 	rbit	r3, r3
 8001d40:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001d44:	4bc8      	ldr	r3, [pc, #800]	@ (8002068 <HAL_RCC_OscConfig+0x934>)
 8001d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d48:	2202      	movs	r2, #2
 8001d4a:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8001d4e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001d52:	fa92 f2a2 	rbit	r2, r2
 8001d56:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8001d5a:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8001d5e:	fab2 f282 	clz	r2, r2
 8001d62:	b2d2      	uxtb	r2, r2
 8001d64:	f042 0220 	orr.w	r2, r2, #32
 8001d68:	b2d2      	uxtb	r2, r2
 8001d6a:	f002 021f 	and.w	r2, r2, #31
 8001d6e:	2101      	movs	r1, #1
 8001d70:	fa01 f202 	lsl.w	r2, r1, r2
 8001d74:	4013      	ands	r3, r2
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d1ad      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d7e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 0308 	and.w	r3, r3, #8
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	f000 8110 	beq.w	8001fb0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d94:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	699b      	ldr	r3, [r3, #24]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d079      	beq.n	8001e94 <HAL_RCC_OscConfig+0x760>
 8001da0:	2301      	movs	r3, #1
 8001da2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001daa:	fa93 f3a3 	rbit	r3, r3
 8001dae:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8001db2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001db6:	fab3 f383 	clz	r3, r3
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	4bab      	ldr	r3, [pc, #684]	@ (800206c <HAL_RCC_OscConfig+0x938>)
 8001dc0:	4413      	add	r3, r2
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dca:	f7ff fa0b 	bl	80011e4 <HAL_GetTick>
 8001dce:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dd2:	e00a      	b.n	8001dea <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dd4:	f7ff fa06 	bl	80011e4 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	2b02      	cmp	r3, #2
 8001de2:	d902      	bls.n	8001dea <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8001de4:	2303      	movs	r3, #3
 8001de6:	f000 bcdb 	b.w	80027a0 <HAL_RCC_OscConfig+0x106c>
 8001dea:	2302      	movs	r3, #2
 8001dec:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001df4:	fa93 f3a3 	rbit	r3, r3
 8001df8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001dfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e00:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001e04:	2202      	movs	r2, #2
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e0c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	fa93 f2a3 	rbit	r2, r3
 8001e16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e1a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e24:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001e28:	2202      	movs	r2, #2
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	fa93 f2a3 	rbit	r2, r3
 8001e3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e3e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001e42:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e44:	4b88      	ldr	r3, [pc, #544]	@ (8002068 <HAL_RCC_OscConfig+0x934>)
 8001e46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e4c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001e50:	2102      	movs	r1, #2
 8001e52:	6019      	str	r1, [r3, #0]
 8001e54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e58:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	fa93 f1a3 	rbit	r1, r3
 8001e62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e66:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001e6a:	6019      	str	r1, [r3, #0]
  return result;
 8001e6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e70:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	fab3 f383 	clz	r3, r3
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	f003 031f 	and.w	r3, r3, #31
 8001e86:	2101      	movs	r1, #1
 8001e88:	fa01 f303 	lsl.w	r3, r1, r3
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d0a0      	beq.n	8001dd4 <HAL_RCC_OscConfig+0x6a0>
 8001e92:	e08d      	b.n	8001fb0 <HAL_RCC_OscConfig+0x87c>
 8001e94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e98:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ea0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ea4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	fa93 f2a3 	rbit	r2, r3
 8001eae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eb2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001eb6:	601a      	str	r2, [r3, #0]
  return result;
 8001eb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ebc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001ec0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ec2:	fab3 f383 	clz	r3, r3
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	461a      	mov	r2, r3
 8001eca:	4b68      	ldr	r3, [pc, #416]	@ (800206c <HAL_RCC_OscConfig+0x938>)
 8001ecc:	4413      	add	r3, r2
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ed6:	f7ff f985 	bl	80011e4 <HAL_GetTick>
 8001eda:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ede:	e00a      	b.n	8001ef6 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ee0:	f7ff f980 	bl	80011e4 <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001eea:	1ad3      	subs	r3, r2, r3
 8001eec:	2b02      	cmp	r3, #2
 8001eee:	d902      	bls.n	8001ef6 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8001ef0:	2303      	movs	r3, #3
 8001ef2:	f000 bc55 	b.w	80027a0 <HAL_RCC_OscConfig+0x106c>
 8001ef6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001efa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001efe:	2202      	movs	r2, #2
 8001f00:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f06:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	fa93 f2a3 	rbit	r2, r3
 8001f10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f14:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f1e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001f22:	2202      	movs	r2, #2
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f2a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	fa93 f2a3 	rbit	r2, r3
 8001f34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f38:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001f3c:	601a      	str	r2, [r3, #0]
 8001f3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f42:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001f46:	2202      	movs	r2, #2
 8001f48:	601a      	str	r2, [r3, #0]
 8001f4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f4e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	fa93 f2a3 	rbit	r2, r3
 8001f58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f5c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f60:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f62:	4b41      	ldr	r3, [pc, #260]	@ (8002068 <HAL_RCC_OscConfig+0x934>)
 8001f64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f6a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001f6e:	2102      	movs	r1, #2
 8001f70:	6019      	str	r1, [r3, #0]
 8001f72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f76:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	fa93 f1a3 	rbit	r1, r3
 8001f80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f84:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001f88:	6019      	str	r1, [r3, #0]
  return result;
 8001f8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f8e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	fab3 f383 	clz	r3, r3
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	f003 031f 	and.w	r3, r3, #31
 8001fa4:	2101      	movs	r1, #1
 8001fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8001faa:	4013      	ands	r3, r2
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d197      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fb0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fb4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 0304 	and.w	r3, r3, #4
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	f000 81a1 	beq.w	8002308 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fcc:	4b26      	ldr	r3, [pc, #152]	@ (8002068 <HAL_RCC_OscConfig+0x934>)
 8001fce:	69db      	ldr	r3, [r3, #28]
 8001fd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d116      	bne.n	8002006 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fd8:	4b23      	ldr	r3, [pc, #140]	@ (8002068 <HAL_RCC_OscConfig+0x934>)
 8001fda:	69db      	ldr	r3, [r3, #28]
 8001fdc:	4a22      	ldr	r2, [pc, #136]	@ (8002068 <HAL_RCC_OscConfig+0x934>)
 8001fde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fe2:	61d3      	str	r3, [r2, #28]
 8001fe4:	4b20      	ldr	r3, [pc, #128]	@ (8002068 <HAL_RCC_OscConfig+0x934>)
 8001fe6:	69db      	ldr	r3, [r3, #28]
 8001fe8:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001fec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ff0:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001ff4:	601a      	str	r2, [r3, #0]
 8001ff6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ffa:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001ffe:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002000:	2301      	movs	r3, #1
 8002002:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002006:	4b1a      	ldr	r3, [pc, #104]	@ (8002070 <HAL_RCC_OscConfig+0x93c>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800200e:	2b00      	cmp	r3, #0
 8002010:	d11a      	bne.n	8002048 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002012:	4b17      	ldr	r3, [pc, #92]	@ (8002070 <HAL_RCC_OscConfig+0x93c>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a16      	ldr	r2, [pc, #88]	@ (8002070 <HAL_RCC_OscConfig+0x93c>)
 8002018:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800201c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800201e:	f7ff f8e1 	bl	80011e4 <HAL_GetTick>
 8002022:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002026:	e009      	b.n	800203c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002028:	f7ff f8dc 	bl	80011e4 <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002032:	1ad3      	subs	r3, r2, r3
 8002034:	2b64      	cmp	r3, #100	@ 0x64
 8002036:	d901      	bls.n	800203c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002038:	2303      	movs	r3, #3
 800203a:	e3b1      	b.n	80027a0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800203c:	4b0c      	ldr	r3, [pc, #48]	@ (8002070 <HAL_RCC_OscConfig+0x93c>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002044:	2b00      	cmp	r3, #0
 8002046:	d0ef      	beq.n	8002028 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002048:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800204c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	2b01      	cmp	r3, #1
 8002056:	d10d      	bne.n	8002074 <HAL_RCC_OscConfig+0x940>
 8002058:	4b03      	ldr	r3, [pc, #12]	@ (8002068 <HAL_RCC_OscConfig+0x934>)
 800205a:	6a1b      	ldr	r3, [r3, #32]
 800205c:	4a02      	ldr	r2, [pc, #8]	@ (8002068 <HAL_RCC_OscConfig+0x934>)
 800205e:	f043 0301 	orr.w	r3, r3, #1
 8002062:	6213      	str	r3, [r2, #32]
 8002064:	e03c      	b.n	80020e0 <HAL_RCC_OscConfig+0x9ac>
 8002066:	bf00      	nop
 8002068:	40021000 	.word	0x40021000
 800206c:	10908120 	.word	0x10908120
 8002070:	40007000 	.word	0x40007000
 8002074:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002078:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d10c      	bne.n	800209e <HAL_RCC_OscConfig+0x96a>
 8002084:	4bc1      	ldr	r3, [pc, #772]	@ (800238c <HAL_RCC_OscConfig+0xc58>)
 8002086:	6a1b      	ldr	r3, [r3, #32]
 8002088:	4ac0      	ldr	r2, [pc, #768]	@ (800238c <HAL_RCC_OscConfig+0xc58>)
 800208a:	f023 0301 	bic.w	r3, r3, #1
 800208e:	6213      	str	r3, [r2, #32]
 8002090:	4bbe      	ldr	r3, [pc, #760]	@ (800238c <HAL_RCC_OscConfig+0xc58>)
 8002092:	6a1b      	ldr	r3, [r3, #32]
 8002094:	4abd      	ldr	r2, [pc, #756]	@ (800238c <HAL_RCC_OscConfig+0xc58>)
 8002096:	f023 0304 	bic.w	r3, r3, #4
 800209a:	6213      	str	r3, [r2, #32]
 800209c:	e020      	b.n	80020e0 <HAL_RCC_OscConfig+0x9ac>
 800209e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	2b05      	cmp	r3, #5
 80020ac:	d10c      	bne.n	80020c8 <HAL_RCC_OscConfig+0x994>
 80020ae:	4bb7      	ldr	r3, [pc, #732]	@ (800238c <HAL_RCC_OscConfig+0xc58>)
 80020b0:	6a1b      	ldr	r3, [r3, #32]
 80020b2:	4ab6      	ldr	r2, [pc, #728]	@ (800238c <HAL_RCC_OscConfig+0xc58>)
 80020b4:	f043 0304 	orr.w	r3, r3, #4
 80020b8:	6213      	str	r3, [r2, #32]
 80020ba:	4bb4      	ldr	r3, [pc, #720]	@ (800238c <HAL_RCC_OscConfig+0xc58>)
 80020bc:	6a1b      	ldr	r3, [r3, #32]
 80020be:	4ab3      	ldr	r2, [pc, #716]	@ (800238c <HAL_RCC_OscConfig+0xc58>)
 80020c0:	f043 0301 	orr.w	r3, r3, #1
 80020c4:	6213      	str	r3, [r2, #32]
 80020c6:	e00b      	b.n	80020e0 <HAL_RCC_OscConfig+0x9ac>
 80020c8:	4bb0      	ldr	r3, [pc, #704]	@ (800238c <HAL_RCC_OscConfig+0xc58>)
 80020ca:	6a1b      	ldr	r3, [r3, #32]
 80020cc:	4aaf      	ldr	r2, [pc, #700]	@ (800238c <HAL_RCC_OscConfig+0xc58>)
 80020ce:	f023 0301 	bic.w	r3, r3, #1
 80020d2:	6213      	str	r3, [r2, #32]
 80020d4:	4bad      	ldr	r3, [pc, #692]	@ (800238c <HAL_RCC_OscConfig+0xc58>)
 80020d6:	6a1b      	ldr	r3, [r3, #32]
 80020d8:	4aac      	ldr	r2, [pc, #688]	@ (800238c <HAL_RCC_OscConfig+0xc58>)
 80020da:	f023 0304 	bic.w	r3, r3, #4
 80020de:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	f000 8081 	beq.w	80021f4 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020f2:	f7ff f877 	bl	80011e4 <HAL_GetTick>
 80020f6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020fa:	e00b      	b.n	8002114 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020fc:	f7ff f872 	bl	80011e4 <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	f241 3288 	movw	r2, #5000	@ 0x1388
 800210c:	4293      	cmp	r3, r2
 800210e:	d901      	bls.n	8002114 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002110:	2303      	movs	r3, #3
 8002112:	e345      	b.n	80027a0 <HAL_RCC_OscConfig+0x106c>
 8002114:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002118:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800211c:	2202      	movs	r2, #2
 800211e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002120:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002124:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	fa93 f2a3 	rbit	r2, r3
 800212e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002132:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800213c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002140:	2202      	movs	r2, #2
 8002142:	601a      	str	r2, [r3, #0]
 8002144:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002148:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	fa93 f2a3 	rbit	r2, r3
 8002152:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002156:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800215a:	601a      	str	r2, [r3, #0]
  return result;
 800215c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002160:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002164:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002166:	fab3 f383 	clz	r3, r3
 800216a:	b2db      	uxtb	r3, r3
 800216c:	095b      	lsrs	r3, r3, #5
 800216e:	b2db      	uxtb	r3, r3
 8002170:	f043 0302 	orr.w	r3, r3, #2
 8002174:	b2db      	uxtb	r3, r3
 8002176:	2b02      	cmp	r3, #2
 8002178:	d102      	bne.n	8002180 <HAL_RCC_OscConfig+0xa4c>
 800217a:	4b84      	ldr	r3, [pc, #528]	@ (800238c <HAL_RCC_OscConfig+0xc58>)
 800217c:	6a1b      	ldr	r3, [r3, #32]
 800217e:	e013      	b.n	80021a8 <HAL_RCC_OscConfig+0xa74>
 8002180:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002184:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002188:	2202      	movs	r2, #2
 800218a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800218c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002190:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	fa93 f2a3 	rbit	r2, r3
 800219a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800219e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	4b79      	ldr	r3, [pc, #484]	@ (800238c <HAL_RCC_OscConfig+0xc58>)
 80021a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80021ac:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80021b0:	2102      	movs	r1, #2
 80021b2:	6011      	str	r1, [r2, #0]
 80021b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80021b8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80021bc:	6812      	ldr	r2, [r2, #0]
 80021be:	fa92 f1a2 	rbit	r1, r2
 80021c2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80021c6:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80021ca:	6011      	str	r1, [r2, #0]
  return result;
 80021cc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80021d0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80021d4:	6812      	ldr	r2, [r2, #0]
 80021d6:	fab2 f282 	clz	r2, r2
 80021da:	b2d2      	uxtb	r2, r2
 80021dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80021e0:	b2d2      	uxtb	r2, r2
 80021e2:	f002 021f 	and.w	r2, r2, #31
 80021e6:	2101      	movs	r1, #1
 80021e8:	fa01 f202 	lsl.w	r2, r1, r2
 80021ec:	4013      	ands	r3, r2
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d084      	beq.n	80020fc <HAL_RCC_OscConfig+0x9c8>
 80021f2:	e07f      	b.n	80022f4 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021f4:	f7fe fff6 	bl	80011e4 <HAL_GetTick>
 80021f8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021fc:	e00b      	b.n	8002216 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021fe:	f7fe fff1 	bl	80011e4 <HAL_GetTick>
 8002202:	4602      	mov	r2, r0
 8002204:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800220e:	4293      	cmp	r3, r2
 8002210:	d901      	bls.n	8002216 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002212:	2303      	movs	r3, #3
 8002214:	e2c4      	b.n	80027a0 <HAL_RCC_OscConfig+0x106c>
 8002216:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800221a:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800221e:	2202      	movs	r2, #2
 8002220:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002222:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002226:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	fa93 f2a3 	rbit	r2, r3
 8002230:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002234:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002238:	601a      	str	r2, [r3, #0]
 800223a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800223e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002242:	2202      	movs	r2, #2
 8002244:	601a      	str	r2, [r3, #0]
 8002246:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800224a:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	fa93 f2a3 	rbit	r2, r3
 8002254:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002258:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800225c:	601a      	str	r2, [r3, #0]
  return result;
 800225e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002262:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002266:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002268:	fab3 f383 	clz	r3, r3
 800226c:	b2db      	uxtb	r3, r3
 800226e:	095b      	lsrs	r3, r3, #5
 8002270:	b2db      	uxtb	r3, r3
 8002272:	f043 0302 	orr.w	r3, r3, #2
 8002276:	b2db      	uxtb	r3, r3
 8002278:	2b02      	cmp	r3, #2
 800227a:	d102      	bne.n	8002282 <HAL_RCC_OscConfig+0xb4e>
 800227c:	4b43      	ldr	r3, [pc, #268]	@ (800238c <HAL_RCC_OscConfig+0xc58>)
 800227e:	6a1b      	ldr	r3, [r3, #32]
 8002280:	e013      	b.n	80022aa <HAL_RCC_OscConfig+0xb76>
 8002282:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002286:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800228a:	2202      	movs	r2, #2
 800228c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800228e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002292:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	fa93 f2a3 	rbit	r2, r3
 800229c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022a0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80022a4:	601a      	str	r2, [r3, #0]
 80022a6:	4b39      	ldr	r3, [pc, #228]	@ (800238c <HAL_RCC_OscConfig+0xc58>)
 80022a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022aa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80022ae:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80022b2:	2102      	movs	r1, #2
 80022b4:	6011      	str	r1, [r2, #0]
 80022b6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80022ba:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80022be:	6812      	ldr	r2, [r2, #0]
 80022c0:	fa92 f1a2 	rbit	r1, r2
 80022c4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80022c8:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80022cc:	6011      	str	r1, [r2, #0]
  return result;
 80022ce:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80022d2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80022d6:	6812      	ldr	r2, [r2, #0]
 80022d8:	fab2 f282 	clz	r2, r2
 80022dc:	b2d2      	uxtb	r2, r2
 80022de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80022e2:	b2d2      	uxtb	r2, r2
 80022e4:	f002 021f 	and.w	r2, r2, #31
 80022e8:	2101      	movs	r1, #1
 80022ea:	fa01 f202 	lsl.w	r2, r1, r2
 80022ee:	4013      	ands	r3, r2
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d184      	bne.n	80021fe <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80022f4:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d105      	bne.n	8002308 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022fc:	4b23      	ldr	r3, [pc, #140]	@ (800238c <HAL_RCC_OscConfig+0xc58>)
 80022fe:	69db      	ldr	r3, [r3, #28]
 8002300:	4a22      	ldr	r2, [pc, #136]	@ (800238c <HAL_RCC_OscConfig+0xc58>)
 8002302:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002306:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002308:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800230c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	69db      	ldr	r3, [r3, #28]
 8002314:	2b00      	cmp	r3, #0
 8002316:	f000 8242 	beq.w	800279e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800231a:	4b1c      	ldr	r3, [pc, #112]	@ (800238c <HAL_RCC_OscConfig+0xc58>)
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	f003 030c 	and.w	r3, r3, #12
 8002322:	2b08      	cmp	r3, #8
 8002324:	f000 8213 	beq.w	800274e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002328:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800232c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	69db      	ldr	r3, [r3, #28]
 8002334:	2b02      	cmp	r3, #2
 8002336:	f040 8162 	bne.w	80025fe <HAL_RCC_OscConfig+0xeca>
 800233a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800233e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002342:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002346:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002348:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800234c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	fa93 f2a3 	rbit	r2, r3
 8002356:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800235a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800235e:	601a      	str	r2, [r3, #0]
  return result;
 8002360:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002364:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002368:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800236a:	fab3 f383 	clz	r3, r3
 800236e:	b2db      	uxtb	r3, r3
 8002370:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002374:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	461a      	mov	r2, r3
 800237c:	2300      	movs	r3, #0
 800237e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002380:	f7fe ff30 	bl	80011e4 <HAL_GetTick>
 8002384:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002388:	e00c      	b.n	80023a4 <HAL_RCC_OscConfig+0xc70>
 800238a:	bf00      	nop
 800238c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002390:	f7fe ff28 	bl	80011e4 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	2b02      	cmp	r3, #2
 800239e:	d901      	bls.n	80023a4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80023a0:	2303      	movs	r3, #3
 80023a2:	e1fd      	b.n	80027a0 <HAL_RCC_OscConfig+0x106c>
 80023a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023a8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80023ac:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80023b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023b6:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	fa93 f2a3 	rbit	r2, r3
 80023c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023c4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80023c8:	601a      	str	r2, [r3, #0]
  return result;
 80023ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023ce:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80023d2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023d4:	fab3 f383 	clz	r3, r3
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	095b      	lsrs	r3, r3, #5
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	f043 0301 	orr.w	r3, r3, #1
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d102      	bne.n	80023ee <HAL_RCC_OscConfig+0xcba>
 80023e8:	4bb0      	ldr	r3, [pc, #704]	@ (80026ac <HAL_RCC_OscConfig+0xf78>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	e027      	b.n	800243e <HAL_RCC_OscConfig+0xd0a>
 80023ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023f2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80023f6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80023fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002400:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	fa93 f2a3 	rbit	r2, r3
 800240a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800240e:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002412:	601a      	str	r2, [r3, #0]
 8002414:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002418:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800241c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002420:	601a      	str	r2, [r3, #0]
 8002422:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002426:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	fa93 f2a3 	rbit	r2, r3
 8002430:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002434:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002438:	601a      	str	r2, [r3, #0]
 800243a:	4b9c      	ldr	r3, [pc, #624]	@ (80026ac <HAL_RCC_OscConfig+0xf78>)
 800243c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800243e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002442:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002446:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800244a:	6011      	str	r1, [r2, #0]
 800244c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002450:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002454:	6812      	ldr	r2, [r2, #0]
 8002456:	fa92 f1a2 	rbit	r1, r2
 800245a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800245e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002462:	6011      	str	r1, [r2, #0]
  return result;
 8002464:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002468:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800246c:	6812      	ldr	r2, [r2, #0]
 800246e:	fab2 f282 	clz	r2, r2
 8002472:	b2d2      	uxtb	r2, r2
 8002474:	f042 0220 	orr.w	r2, r2, #32
 8002478:	b2d2      	uxtb	r2, r2
 800247a:	f002 021f 	and.w	r2, r2, #31
 800247e:	2101      	movs	r1, #1
 8002480:	fa01 f202 	lsl.w	r2, r1, r2
 8002484:	4013      	ands	r3, r2
 8002486:	2b00      	cmp	r3, #0
 8002488:	d182      	bne.n	8002390 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800248a:	4b88      	ldr	r3, [pc, #544]	@ (80026ac <HAL_RCC_OscConfig+0xf78>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002492:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002496:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800249e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6a1b      	ldr	r3, [r3, #32]
 80024aa:	430b      	orrs	r3, r1
 80024ac:	497f      	ldr	r1, [pc, #508]	@ (80026ac <HAL_RCC_OscConfig+0xf78>)
 80024ae:	4313      	orrs	r3, r2
 80024b0:	604b      	str	r3, [r1, #4]
 80024b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024b6:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80024ba:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80024be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024c4:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	fa93 f2a3 	rbit	r2, r3
 80024ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024d2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80024d6:	601a      	str	r2, [r3, #0]
  return result;
 80024d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024dc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80024e0:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024e2:	fab3 f383 	clz	r3, r3
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80024ec:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	461a      	mov	r2, r3
 80024f4:	2301      	movs	r3, #1
 80024f6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024f8:	f7fe fe74 	bl	80011e4 <HAL_GetTick>
 80024fc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002500:	e009      	b.n	8002516 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002502:	f7fe fe6f 	bl	80011e4 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	2b02      	cmp	r3, #2
 8002510:	d901      	bls.n	8002516 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8002512:	2303      	movs	r3, #3
 8002514:	e144      	b.n	80027a0 <HAL_RCC_OscConfig+0x106c>
 8002516:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800251a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800251e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002522:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002524:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002528:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	fa93 f2a3 	rbit	r2, r3
 8002532:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002536:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800253a:	601a      	str	r2, [r3, #0]
  return result;
 800253c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002540:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002544:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002546:	fab3 f383 	clz	r3, r3
 800254a:	b2db      	uxtb	r3, r3
 800254c:	095b      	lsrs	r3, r3, #5
 800254e:	b2db      	uxtb	r3, r3
 8002550:	f043 0301 	orr.w	r3, r3, #1
 8002554:	b2db      	uxtb	r3, r3
 8002556:	2b01      	cmp	r3, #1
 8002558:	d102      	bne.n	8002560 <HAL_RCC_OscConfig+0xe2c>
 800255a:	4b54      	ldr	r3, [pc, #336]	@ (80026ac <HAL_RCC_OscConfig+0xf78>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	e027      	b.n	80025b0 <HAL_RCC_OscConfig+0xe7c>
 8002560:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002564:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002568:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800256c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800256e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002572:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	fa93 f2a3 	rbit	r2, r3
 800257c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002580:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002584:	601a      	str	r2, [r3, #0]
 8002586:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800258a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800258e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002592:	601a      	str	r2, [r3, #0]
 8002594:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002598:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	fa93 f2a3 	rbit	r2, r3
 80025a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025a6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80025aa:	601a      	str	r2, [r3, #0]
 80025ac:	4b3f      	ldr	r3, [pc, #252]	@ (80026ac <HAL_RCC_OscConfig+0xf78>)
 80025ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80025b4:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80025b8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80025bc:	6011      	str	r1, [r2, #0]
 80025be:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80025c2:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80025c6:	6812      	ldr	r2, [r2, #0]
 80025c8:	fa92 f1a2 	rbit	r1, r2
 80025cc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80025d0:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80025d4:	6011      	str	r1, [r2, #0]
  return result;
 80025d6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80025da:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80025de:	6812      	ldr	r2, [r2, #0]
 80025e0:	fab2 f282 	clz	r2, r2
 80025e4:	b2d2      	uxtb	r2, r2
 80025e6:	f042 0220 	orr.w	r2, r2, #32
 80025ea:	b2d2      	uxtb	r2, r2
 80025ec:	f002 021f 	and.w	r2, r2, #31
 80025f0:	2101      	movs	r1, #1
 80025f2:	fa01 f202 	lsl.w	r2, r1, r2
 80025f6:	4013      	ands	r3, r2
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d082      	beq.n	8002502 <HAL_RCC_OscConfig+0xdce>
 80025fc:	e0cf      	b.n	800279e <HAL_RCC_OscConfig+0x106a>
 80025fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002602:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002606:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800260a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800260c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002610:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	fa93 f2a3 	rbit	r2, r3
 800261a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800261e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002622:	601a      	str	r2, [r3, #0]
  return result;
 8002624:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002628:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800262c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800262e:	fab3 f383 	clz	r3, r3
 8002632:	b2db      	uxtb	r3, r3
 8002634:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002638:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800263c:	009b      	lsls	r3, r3, #2
 800263e:	461a      	mov	r2, r3
 8002640:	2300      	movs	r3, #0
 8002642:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002644:	f7fe fdce 	bl	80011e4 <HAL_GetTick>
 8002648:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800264c:	e009      	b.n	8002662 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800264e:	f7fe fdc9 	bl	80011e4 <HAL_GetTick>
 8002652:	4602      	mov	r2, r0
 8002654:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	2b02      	cmp	r3, #2
 800265c:	d901      	bls.n	8002662 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e09e      	b.n	80027a0 <HAL_RCC_OscConfig+0x106c>
 8002662:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002666:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800266a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800266e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002670:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002674:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	fa93 f2a3 	rbit	r2, r3
 800267e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002682:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002686:	601a      	str	r2, [r3, #0]
  return result;
 8002688:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800268c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002690:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002692:	fab3 f383 	clz	r3, r3
 8002696:	b2db      	uxtb	r3, r3
 8002698:	095b      	lsrs	r3, r3, #5
 800269a:	b2db      	uxtb	r3, r3
 800269c:	f043 0301 	orr.w	r3, r3, #1
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d104      	bne.n	80026b0 <HAL_RCC_OscConfig+0xf7c>
 80026a6:	4b01      	ldr	r3, [pc, #4]	@ (80026ac <HAL_RCC_OscConfig+0xf78>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	e029      	b.n	8002700 <HAL_RCC_OscConfig+0xfcc>
 80026ac:	40021000 	.word	0x40021000
 80026b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026b4:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80026b8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80026bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026c2:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	fa93 f2a3 	rbit	r2, r3
 80026cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026d0:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80026d4:	601a      	str	r2, [r3, #0]
 80026d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026da:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80026de:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80026e2:	601a      	str	r2, [r3, #0]
 80026e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026e8:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	fa93 f2a3 	rbit	r2, r3
 80026f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026f6:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80026fa:	601a      	str	r2, [r3, #0]
 80026fc:	4b2b      	ldr	r3, [pc, #172]	@ (80027ac <HAL_RCC_OscConfig+0x1078>)
 80026fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002700:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002704:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002708:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800270c:	6011      	str	r1, [r2, #0]
 800270e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002712:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002716:	6812      	ldr	r2, [r2, #0]
 8002718:	fa92 f1a2 	rbit	r1, r2
 800271c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002720:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002724:	6011      	str	r1, [r2, #0]
  return result;
 8002726:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800272a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800272e:	6812      	ldr	r2, [r2, #0]
 8002730:	fab2 f282 	clz	r2, r2
 8002734:	b2d2      	uxtb	r2, r2
 8002736:	f042 0220 	orr.w	r2, r2, #32
 800273a:	b2d2      	uxtb	r2, r2
 800273c:	f002 021f 	and.w	r2, r2, #31
 8002740:	2101      	movs	r1, #1
 8002742:	fa01 f202 	lsl.w	r2, r1, r2
 8002746:	4013      	ands	r3, r2
 8002748:	2b00      	cmp	r3, #0
 800274a:	d180      	bne.n	800264e <HAL_RCC_OscConfig+0xf1a>
 800274c:	e027      	b.n	800279e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800274e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002752:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	69db      	ldr	r3, [r3, #28]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d101      	bne.n	8002762 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e01e      	b.n	80027a0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002762:	4b12      	ldr	r3, [pc, #72]	@ (80027ac <HAL_RCC_OscConfig+0x1078>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800276a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800276e:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002772:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002776:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	6a1b      	ldr	r3, [r3, #32]
 800277e:	429a      	cmp	r2, r3
 8002780:	d10b      	bne.n	800279a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002782:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002786:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800278a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800278e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002796:	429a      	cmp	r2, r3
 8002798:	d001      	beq.n	800279e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e000      	b.n	80027a0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800279e:	2300      	movs	r3, #0
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	40021000 	.word	0x40021000

080027b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b09e      	sub	sp, #120	@ 0x78
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
 80027b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80027ba:	2300      	movs	r3, #0
 80027bc:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d101      	bne.n	80027c8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e162      	b.n	8002a8e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027c8:	4b90      	ldr	r3, [pc, #576]	@ (8002a0c <HAL_RCC_ClockConfig+0x25c>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0307 	and.w	r3, r3, #7
 80027d0:	683a      	ldr	r2, [r7, #0]
 80027d2:	429a      	cmp	r2, r3
 80027d4:	d910      	bls.n	80027f8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027d6:	4b8d      	ldr	r3, [pc, #564]	@ (8002a0c <HAL_RCC_ClockConfig+0x25c>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f023 0207 	bic.w	r2, r3, #7
 80027de:	498b      	ldr	r1, [pc, #556]	@ (8002a0c <HAL_RCC_ClockConfig+0x25c>)
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027e6:	4b89      	ldr	r3, [pc, #548]	@ (8002a0c <HAL_RCC_ClockConfig+0x25c>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0307 	and.w	r3, r3, #7
 80027ee:	683a      	ldr	r2, [r7, #0]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d001      	beq.n	80027f8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e14a      	b.n	8002a8e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f003 0302 	and.w	r3, r3, #2
 8002800:	2b00      	cmp	r3, #0
 8002802:	d008      	beq.n	8002816 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002804:	4b82      	ldr	r3, [pc, #520]	@ (8002a10 <HAL_RCC_ClockConfig+0x260>)
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	497f      	ldr	r1, [pc, #508]	@ (8002a10 <HAL_RCC_ClockConfig+0x260>)
 8002812:	4313      	orrs	r3, r2
 8002814:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	2b00      	cmp	r3, #0
 8002820:	f000 80dc 	beq.w	80029dc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	2b01      	cmp	r3, #1
 800282a:	d13c      	bne.n	80028a6 <HAL_RCC_ClockConfig+0xf6>
 800282c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002830:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002832:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002834:	fa93 f3a3 	rbit	r3, r3
 8002838:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800283a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800283c:	fab3 f383 	clz	r3, r3
 8002840:	b2db      	uxtb	r3, r3
 8002842:	095b      	lsrs	r3, r3, #5
 8002844:	b2db      	uxtb	r3, r3
 8002846:	f043 0301 	orr.w	r3, r3, #1
 800284a:	b2db      	uxtb	r3, r3
 800284c:	2b01      	cmp	r3, #1
 800284e:	d102      	bne.n	8002856 <HAL_RCC_ClockConfig+0xa6>
 8002850:	4b6f      	ldr	r3, [pc, #444]	@ (8002a10 <HAL_RCC_ClockConfig+0x260>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	e00f      	b.n	8002876 <HAL_RCC_ClockConfig+0xc6>
 8002856:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800285a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800285c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800285e:	fa93 f3a3 	rbit	r3, r3
 8002862:	667b      	str	r3, [r7, #100]	@ 0x64
 8002864:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002868:	663b      	str	r3, [r7, #96]	@ 0x60
 800286a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800286c:	fa93 f3a3 	rbit	r3, r3
 8002870:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002872:	4b67      	ldr	r3, [pc, #412]	@ (8002a10 <HAL_RCC_ClockConfig+0x260>)
 8002874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002876:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800287a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800287c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800287e:	fa92 f2a2 	rbit	r2, r2
 8002882:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002884:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002886:	fab2 f282 	clz	r2, r2
 800288a:	b2d2      	uxtb	r2, r2
 800288c:	f042 0220 	orr.w	r2, r2, #32
 8002890:	b2d2      	uxtb	r2, r2
 8002892:	f002 021f 	and.w	r2, r2, #31
 8002896:	2101      	movs	r1, #1
 8002898:	fa01 f202 	lsl.w	r2, r1, r2
 800289c:	4013      	ands	r3, r2
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d17b      	bne.n	800299a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e0f3      	b.n	8002a8e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d13c      	bne.n	8002928 <HAL_RCC_ClockConfig+0x178>
 80028ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028b2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028b6:	fa93 f3a3 	rbit	r3, r3
 80028ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80028bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028be:	fab3 f383 	clz	r3, r3
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	095b      	lsrs	r3, r3, #5
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	f043 0301 	orr.w	r3, r3, #1
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d102      	bne.n	80028d8 <HAL_RCC_ClockConfig+0x128>
 80028d2:	4b4f      	ldr	r3, [pc, #316]	@ (8002a10 <HAL_RCC_ClockConfig+0x260>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	e00f      	b.n	80028f8 <HAL_RCC_ClockConfig+0x148>
 80028d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028e0:	fa93 f3a3 	rbit	r3, r3
 80028e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80028e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028ea:	643b      	str	r3, [r7, #64]	@ 0x40
 80028ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028ee:	fa93 f3a3 	rbit	r3, r3
 80028f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028f4:	4b46      	ldr	r3, [pc, #280]	@ (8002a10 <HAL_RCC_ClockConfig+0x260>)
 80028f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80028fc:	63ba      	str	r2, [r7, #56]	@ 0x38
 80028fe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002900:	fa92 f2a2 	rbit	r2, r2
 8002904:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002906:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002908:	fab2 f282 	clz	r2, r2
 800290c:	b2d2      	uxtb	r2, r2
 800290e:	f042 0220 	orr.w	r2, r2, #32
 8002912:	b2d2      	uxtb	r2, r2
 8002914:	f002 021f 	and.w	r2, r2, #31
 8002918:	2101      	movs	r1, #1
 800291a:	fa01 f202 	lsl.w	r2, r1, r2
 800291e:	4013      	ands	r3, r2
 8002920:	2b00      	cmp	r3, #0
 8002922:	d13a      	bne.n	800299a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e0b2      	b.n	8002a8e <HAL_RCC_ClockConfig+0x2de>
 8002928:	2302      	movs	r3, #2
 800292a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800292c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800292e:	fa93 f3a3 	rbit	r3, r3
 8002932:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002936:	fab3 f383 	clz	r3, r3
 800293a:	b2db      	uxtb	r3, r3
 800293c:	095b      	lsrs	r3, r3, #5
 800293e:	b2db      	uxtb	r3, r3
 8002940:	f043 0301 	orr.w	r3, r3, #1
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b01      	cmp	r3, #1
 8002948:	d102      	bne.n	8002950 <HAL_RCC_ClockConfig+0x1a0>
 800294a:	4b31      	ldr	r3, [pc, #196]	@ (8002a10 <HAL_RCC_ClockConfig+0x260>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	e00d      	b.n	800296c <HAL_RCC_ClockConfig+0x1bc>
 8002950:	2302      	movs	r3, #2
 8002952:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002956:	fa93 f3a3 	rbit	r3, r3
 800295a:	627b      	str	r3, [r7, #36]	@ 0x24
 800295c:	2302      	movs	r3, #2
 800295e:	623b      	str	r3, [r7, #32]
 8002960:	6a3b      	ldr	r3, [r7, #32]
 8002962:	fa93 f3a3 	rbit	r3, r3
 8002966:	61fb      	str	r3, [r7, #28]
 8002968:	4b29      	ldr	r3, [pc, #164]	@ (8002a10 <HAL_RCC_ClockConfig+0x260>)
 800296a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800296c:	2202      	movs	r2, #2
 800296e:	61ba      	str	r2, [r7, #24]
 8002970:	69ba      	ldr	r2, [r7, #24]
 8002972:	fa92 f2a2 	rbit	r2, r2
 8002976:	617a      	str	r2, [r7, #20]
  return result;
 8002978:	697a      	ldr	r2, [r7, #20]
 800297a:	fab2 f282 	clz	r2, r2
 800297e:	b2d2      	uxtb	r2, r2
 8002980:	f042 0220 	orr.w	r2, r2, #32
 8002984:	b2d2      	uxtb	r2, r2
 8002986:	f002 021f 	and.w	r2, r2, #31
 800298a:	2101      	movs	r1, #1
 800298c:	fa01 f202 	lsl.w	r2, r1, r2
 8002990:	4013      	ands	r3, r2
 8002992:	2b00      	cmp	r3, #0
 8002994:	d101      	bne.n	800299a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e079      	b.n	8002a8e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800299a:	4b1d      	ldr	r3, [pc, #116]	@ (8002a10 <HAL_RCC_ClockConfig+0x260>)
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f023 0203 	bic.w	r2, r3, #3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	491a      	ldr	r1, [pc, #104]	@ (8002a10 <HAL_RCC_ClockConfig+0x260>)
 80029a8:	4313      	orrs	r3, r2
 80029aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029ac:	f7fe fc1a 	bl	80011e4 <HAL_GetTick>
 80029b0:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029b2:	e00a      	b.n	80029ca <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029b4:	f7fe fc16 	bl	80011e4 <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d901      	bls.n	80029ca <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e061      	b.n	8002a8e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029ca:	4b11      	ldr	r3, [pc, #68]	@ (8002a10 <HAL_RCC_ClockConfig+0x260>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f003 020c 	and.w	r2, r3, #12
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	429a      	cmp	r2, r3
 80029da:	d1eb      	bne.n	80029b4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029dc:	4b0b      	ldr	r3, [pc, #44]	@ (8002a0c <HAL_RCC_ClockConfig+0x25c>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0307 	and.w	r3, r3, #7
 80029e4:	683a      	ldr	r2, [r7, #0]
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d214      	bcs.n	8002a14 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029ea:	4b08      	ldr	r3, [pc, #32]	@ (8002a0c <HAL_RCC_ClockConfig+0x25c>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f023 0207 	bic.w	r2, r3, #7
 80029f2:	4906      	ldr	r1, [pc, #24]	@ (8002a0c <HAL_RCC_ClockConfig+0x25c>)
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	4313      	orrs	r3, r2
 80029f8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029fa:	4b04      	ldr	r3, [pc, #16]	@ (8002a0c <HAL_RCC_ClockConfig+0x25c>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0307 	and.w	r3, r3, #7
 8002a02:	683a      	ldr	r2, [r7, #0]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d005      	beq.n	8002a14 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e040      	b.n	8002a8e <HAL_RCC_ClockConfig+0x2de>
 8002a0c:	40022000 	.word	0x40022000
 8002a10:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0304 	and.w	r3, r3, #4
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d008      	beq.n	8002a32 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a20:	4b1d      	ldr	r3, [pc, #116]	@ (8002a98 <HAL_RCC_ClockConfig+0x2e8>)
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	491a      	ldr	r1, [pc, #104]	@ (8002a98 <HAL_RCC_ClockConfig+0x2e8>)
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0308 	and.w	r3, r3, #8
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d009      	beq.n	8002a52 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a3e:	4b16      	ldr	r3, [pc, #88]	@ (8002a98 <HAL_RCC_ClockConfig+0x2e8>)
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	00db      	lsls	r3, r3, #3
 8002a4c:	4912      	ldr	r1, [pc, #72]	@ (8002a98 <HAL_RCC_ClockConfig+0x2e8>)
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002a52:	f000 f829 	bl	8002aa8 <HAL_RCC_GetSysClockFreq>
 8002a56:	4601      	mov	r1, r0
 8002a58:	4b0f      	ldr	r3, [pc, #60]	@ (8002a98 <HAL_RCC_ClockConfig+0x2e8>)
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a60:	22f0      	movs	r2, #240	@ 0xf0
 8002a62:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a64:	693a      	ldr	r2, [r7, #16]
 8002a66:	fa92 f2a2 	rbit	r2, r2
 8002a6a:	60fa      	str	r2, [r7, #12]
  return result;
 8002a6c:	68fa      	ldr	r2, [r7, #12]
 8002a6e:	fab2 f282 	clz	r2, r2
 8002a72:	b2d2      	uxtb	r2, r2
 8002a74:	40d3      	lsrs	r3, r2
 8002a76:	4a09      	ldr	r2, [pc, #36]	@ (8002a9c <HAL_RCC_ClockConfig+0x2ec>)
 8002a78:	5cd3      	ldrb	r3, [r2, r3]
 8002a7a:	fa21 f303 	lsr.w	r3, r1, r3
 8002a7e:	4a08      	ldr	r2, [pc, #32]	@ (8002aa0 <HAL_RCC_ClockConfig+0x2f0>)
 8002a80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002a82:	4b08      	ldr	r3, [pc, #32]	@ (8002aa4 <HAL_RCC_ClockConfig+0x2f4>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7fe fb68 	bl	800115c <HAL_InitTick>
  
  return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3778      	adds	r7, #120	@ 0x78
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	40021000 	.word	0x40021000
 8002a9c:	08004008 	.word	0x08004008
 8002aa0:	20001188 	.word	0x20001188
 8002aa4:	2000118c 	.word	0x2000118c

08002aa8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b087      	sub	sp, #28
 8002aac:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	60fb      	str	r3, [r7, #12]
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	60bb      	str	r3, [r7, #8]
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	617b      	str	r3, [r7, #20]
 8002aba:	2300      	movs	r3, #0
 8002abc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x94>)
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	f003 030c 	and.w	r3, r3, #12
 8002ace:	2b04      	cmp	r3, #4
 8002ad0:	d002      	beq.n	8002ad8 <HAL_RCC_GetSysClockFreq+0x30>
 8002ad2:	2b08      	cmp	r3, #8
 8002ad4:	d003      	beq.n	8002ade <HAL_RCC_GetSysClockFreq+0x36>
 8002ad6:	e026      	b.n	8002b26 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ad8:	4b19      	ldr	r3, [pc, #100]	@ (8002b40 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ada:	613b      	str	r3, [r7, #16]
      break;
 8002adc:	e026      	b.n	8002b2c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	0c9b      	lsrs	r3, r3, #18
 8002ae2:	f003 030f 	and.w	r3, r3, #15
 8002ae6:	4a17      	ldr	r2, [pc, #92]	@ (8002b44 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002ae8:	5cd3      	ldrb	r3, [r2, r3]
 8002aea:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002aec:	4b13      	ldr	r3, [pc, #76]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x94>)
 8002aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af0:	f003 030f 	and.w	r3, r3, #15
 8002af4:	4a14      	ldr	r2, [pc, #80]	@ (8002b48 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002af6:	5cd3      	ldrb	r3, [r2, r3]
 8002af8:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d008      	beq.n	8002b16 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002b04:	4a0e      	ldr	r2, [pc, #56]	@ (8002b40 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	fb02 f303 	mul.w	r3, r2, r3
 8002b12:	617b      	str	r3, [r7, #20]
 8002b14:	e004      	b.n	8002b20 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4a0c      	ldr	r2, [pc, #48]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002b1a:	fb02 f303 	mul.w	r3, r2, r3
 8002b1e:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	613b      	str	r3, [r7, #16]
      break;
 8002b24:	e002      	b.n	8002b2c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b26:	4b06      	ldr	r3, [pc, #24]	@ (8002b40 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b28:	613b      	str	r3, [r7, #16]
      break;
 8002b2a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b2c:	693b      	ldr	r3, [r7, #16]
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	371c      	adds	r7, #28
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	40021000 	.word	0x40021000
 8002b40:	007a1200 	.word	0x007a1200
 8002b44:	08004018 	.word	0x08004018
 8002b48:	08004028 	.word	0x08004028
 8002b4c:	003d0900 	.word	0x003d0900

08002b50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d101      	bne.n	8002b62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e049      	b.n	8002bf6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d106      	bne.n	8002b7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f7fe fa40 	bl	8000ffc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2202      	movs	r2, #2
 8002b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	3304      	adds	r3, #4
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	4610      	mov	r0, r2
 8002b90:	f000 fa86 	bl	80030a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2201      	movs	r2, #1
 8002b98:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2201      	movs	r2, #1
 8002be0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2201      	movs	r2, #1
 8002be8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3708      	adds	r7, #8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
	...

08002c00 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b085      	sub	sp, #20
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d001      	beq.n	8002c18 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e040      	b.n	8002c9a <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2202      	movs	r2, #2
 8002c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	68da      	ldr	r2, [r3, #12]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f042 0201 	orr.w	r2, r2, #1
 8002c2e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a1c      	ldr	r2, [pc, #112]	@ (8002ca8 <HAL_TIM_Base_Start_IT+0xa8>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d00e      	beq.n	8002c58 <HAL_TIM_Base_Start_IT+0x58>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c42:	d009      	beq.n	8002c58 <HAL_TIM_Base_Start_IT+0x58>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a18      	ldr	r2, [pc, #96]	@ (8002cac <HAL_TIM_Base_Start_IT+0xac>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d004      	beq.n	8002c58 <HAL_TIM_Base_Start_IT+0x58>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a17      	ldr	r2, [pc, #92]	@ (8002cb0 <HAL_TIM_Base_Start_IT+0xb0>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d115      	bne.n	8002c84 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	689a      	ldr	r2, [r3, #8]
 8002c5e:	4b15      	ldr	r3, [pc, #84]	@ (8002cb4 <HAL_TIM_Base_Start_IT+0xb4>)
 8002c60:	4013      	ands	r3, r2
 8002c62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2b06      	cmp	r3, #6
 8002c68:	d015      	beq.n	8002c96 <HAL_TIM_Base_Start_IT+0x96>
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c70:	d011      	beq.n	8002c96 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f042 0201 	orr.w	r2, r2, #1
 8002c80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c82:	e008      	b.n	8002c96 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f042 0201 	orr.w	r2, r2, #1
 8002c92:	601a      	str	r2, [r3, #0]
 8002c94:	e000      	b.n	8002c98 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c96:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3714      	adds	r7, #20
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	40012c00 	.word	0x40012c00
 8002cac:	40000400 	.word	0x40000400
 8002cb0:	40014000 	.word	0x40014000
 8002cb4:	00010007 	.word	0x00010007

08002cb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	691b      	ldr	r3, [r3, #16]
 8002cce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	f003 0302 	and.w	r3, r3, #2
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d020      	beq.n	8002d1c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f003 0302 	and.w	r3, r3, #2
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d01b      	beq.n	8002d1c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f06f 0202 	mvn.w	r2, #2
 8002cec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	699b      	ldr	r3, [r3, #24]
 8002cfa:	f003 0303 	and.w	r3, r3, #3
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d003      	beq.n	8002d0a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f000 f9ad 	bl	8003062 <HAL_TIM_IC_CaptureCallback>
 8002d08:	e005      	b.n	8002d16 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f000 f99f 	bl	800304e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f000 f9b0 	bl	8003076 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	f003 0304 	and.w	r3, r3, #4
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d020      	beq.n	8002d68 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	f003 0304 	and.w	r3, r3, #4
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d01b      	beq.n	8002d68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f06f 0204 	mvn.w	r2, #4
 8002d38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2202      	movs	r2, #2
 8002d3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	699b      	ldr	r3, [r3, #24]
 8002d46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d003      	beq.n	8002d56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f000 f987 	bl	8003062 <HAL_TIM_IC_CaptureCallback>
 8002d54:	e005      	b.n	8002d62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f000 f979 	bl	800304e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f000 f98a 	bl	8003076 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2200      	movs	r2, #0
 8002d66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	f003 0308 	and.w	r3, r3, #8
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d020      	beq.n	8002db4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	f003 0308 	and.w	r3, r3, #8
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d01b      	beq.n	8002db4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f06f 0208 	mvn.w	r2, #8
 8002d84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2204      	movs	r2, #4
 8002d8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	69db      	ldr	r3, [r3, #28]
 8002d92:	f003 0303 	and.w	r3, r3, #3
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d003      	beq.n	8002da2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f000 f961 	bl	8003062 <HAL_TIM_IC_CaptureCallback>
 8002da0:	e005      	b.n	8002dae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f000 f953 	bl	800304e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f000 f964 	bl	8003076 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	f003 0310 	and.w	r3, r3, #16
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d020      	beq.n	8002e00 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	f003 0310 	and.w	r3, r3, #16
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d01b      	beq.n	8002e00 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f06f 0210 	mvn.w	r2, #16
 8002dd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2208      	movs	r2, #8
 8002dd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	69db      	ldr	r3, [r3, #28]
 8002dde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d003      	beq.n	8002dee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f000 f93b 	bl	8003062 <HAL_TIM_IC_CaptureCallback>
 8002dec:	e005      	b.n	8002dfa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f000 f92d 	bl	800304e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	f000 f93e 	bl	8003076 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d00c      	beq.n	8002e24 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	f003 0301 	and.w	r3, r3, #1
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d007      	beq.n	8002e24 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f06f 0201 	mvn.w	r2, #1
 8002e1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f7fe f87a 	bl	8000f18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d00c      	beq.n	8002e48 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d007      	beq.n	8002e48 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002e40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f000 fac2 	bl	80033cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d00c      	beq.n	8002e6c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d007      	beq.n	8002e6c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002e64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f000 faba 	bl	80033e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d00c      	beq.n	8002e90 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d007      	beq.n	8002e90 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002e88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f000 f8fd 	bl	800308a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	f003 0320 	and.w	r3, r3, #32
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d00c      	beq.n	8002eb4 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	f003 0320 	and.w	r3, r3, #32
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d007      	beq.n	8002eb4 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f06f 0220 	mvn.w	r2, #32
 8002eac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f000 fa82 	bl	80033b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002eb4:	bf00      	nop
 8002eb6:	3710      	adds	r7, #16
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d101      	bne.n	8002ed8 <HAL_TIM_ConfigClockSource+0x1c>
 8002ed4:	2302      	movs	r3, #2
 8002ed6:	e0b6      	b.n	8003046 <HAL_TIM_ConfigClockSource+0x18a>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2201      	movs	r2, #1
 8002edc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2202      	movs	r2, #2
 8002ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ef6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002efa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002f02:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	68ba      	ldr	r2, [r7, #8]
 8002f0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f14:	d03e      	beq.n	8002f94 <HAL_TIM_ConfigClockSource+0xd8>
 8002f16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f1a:	f200 8087 	bhi.w	800302c <HAL_TIM_ConfigClockSource+0x170>
 8002f1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f22:	f000 8086 	beq.w	8003032 <HAL_TIM_ConfigClockSource+0x176>
 8002f26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f2a:	d87f      	bhi.n	800302c <HAL_TIM_ConfigClockSource+0x170>
 8002f2c:	2b70      	cmp	r3, #112	@ 0x70
 8002f2e:	d01a      	beq.n	8002f66 <HAL_TIM_ConfigClockSource+0xaa>
 8002f30:	2b70      	cmp	r3, #112	@ 0x70
 8002f32:	d87b      	bhi.n	800302c <HAL_TIM_ConfigClockSource+0x170>
 8002f34:	2b60      	cmp	r3, #96	@ 0x60
 8002f36:	d050      	beq.n	8002fda <HAL_TIM_ConfigClockSource+0x11e>
 8002f38:	2b60      	cmp	r3, #96	@ 0x60
 8002f3a:	d877      	bhi.n	800302c <HAL_TIM_ConfigClockSource+0x170>
 8002f3c:	2b50      	cmp	r3, #80	@ 0x50
 8002f3e:	d03c      	beq.n	8002fba <HAL_TIM_ConfigClockSource+0xfe>
 8002f40:	2b50      	cmp	r3, #80	@ 0x50
 8002f42:	d873      	bhi.n	800302c <HAL_TIM_ConfigClockSource+0x170>
 8002f44:	2b40      	cmp	r3, #64	@ 0x40
 8002f46:	d058      	beq.n	8002ffa <HAL_TIM_ConfigClockSource+0x13e>
 8002f48:	2b40      	cmp	r3, #64	@ 0x40
 8002f4a:	d86f      	bhi.n	800302c <HAL_TIM_ConfigClockSource+0x170>
 8002f4c:	2b30      	cmp	r3, #48	@ 0x30
 8002f4e:	d064      	beq.n	800301a <HAL_TIM_ConfigClockSource+0x15e>
 8002f50:	2b30      	cmp	r3, #48	@ 0x30
 8002f52:	d86b      	bhi.n	800302c <HAL_TIM_ConfigClockSource+0x170>
 8002f54:	2b20      	cmp	r3, #32
 8002f56:	d060      	beq.n	800301a <HAL_TIM_ConfigClockSource+0x15e>
 8002f58:	2b20      	cmp	r3, #32
 8002f5a:	d867      	bhi.n	800302c <HAL_TIM_ConfigClockSource+0x170>
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d05c      	beq.n	800301a <HAL_TIM_ConfigClockSource+0x15e>
 8002f60:	2b10      	cmp	r3, #16
 8002f62:	d05a      	beq.n	800301a <HAL_TIM_ConfigClockSource+0x15e>
 8002f64:	e062      	b.n	800302c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f76:	f000 f991 	bl	800329c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002f88:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	68ba      	ldr	r2, [r7, #8]
 8002f90:	609a      	str	r2, [r3, #8]
      break;
 8002f92:	e04f      	b.n	8003034 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002fa4:	f000 f97a 	bl	800329c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	689a      	ldr	r2, [r3, #8]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002fb6:	609a      	str	r2, [r3, #8]
      break;
 8002fb8:	e03c      	b.n	8003034 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	f000 f8ee 	bl	80031a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2150      	movs	r1, #80	@ 0x50
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f000 f947 	bl	8003266 <TIM_ITRx_SetConfig>
      break;
 8002fd8:	e02c      	b.n	8003034 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	f000 f90d 	bl	8003206 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2160      	movs	r1, #96	@ 0x60
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f000 f937 	bl	8003266 <TIM_ITRx_SetConfig>
      break;
 8002ff8:	e01c      	b.n	8003034 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003006:	461a      	mov	r2, r3
 8003008:	f000 f8ce 	bl	80031a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2140      	movs	r1, #64	@ 0x40
 8003012:	4618      	mov	r0, r3
 8003014:	f000 f927 	bl	8003266 <TIM_ITRx_SetConfig>
      break;
 8003018:	e00c      	b.n	8003034 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4619      	mov	r1, r3
 8003024:	4610      	mov	r0, r2
 8003026:	f000 f91e 	bl	8003266 <TIM_ITRx_SetConfig>
      break;
 800302a:	e003      	b.n	8003034 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	73fb      	strb	r3, [r7, #15]
      break;
 8003030:	e000      	b.n	8003034 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003032:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2201      	movs	r2, #1
 8003038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003044:	7bfb      	ldrb	r3, [r7, #15]
}
 8003046:	4618      	mov	r0, r3
 8003048:	3710      	adds	r7, #16
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}

0800304e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800304e:	b480      	push	{r7}
 8003050:	b083      	sub	sp, #12
 8003052:	af00      	add	r7, sp, #0
 8003054:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003056:	bf00      	nop
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr

08003062 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003062:	b480      	push	{r7}
 8003064:	b083      	sub	sp, #12
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800306a:	bf00      	nop
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr

08003076 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003076:	b480      	push	{r7}
 8003078:	b083      	sub	sp, #12
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800307e:	bf00      	nop
 8003080:	370c      	adds	r7, #12
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr

0800308a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800308a:	b480      	push	{r7}
 800308c:	b083      	sub	sp, #12
 800308e:	af00      	add	r7, sp, #0
 8003090:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003092:	bf00      	nop
 8003094:	370c      	adds	r7, #12
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
	...

080030a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b085      	sub	sp, #20
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a38      	ldr	r2, [pc, #224]	@ (8003194 <TIM_Base_SetConfig+0xf4>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d007      	beq.n	80030c8 <TIM_Base_SetConfig+0x28>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030be:	d003      	beq.n	80030c8 <TIM_Base_SetConfig+0x28>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	4a35      	ldr	r2, [pc, #212]	@ (8003198 <TIM_Base_SetConfig+0xf8>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d108      	bne.n	80030da <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	68fa      	ldr	r2, [r7, #12]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a2d      	ldr	r2, [pc, #180]	@ (8003194 <TIM_Base_SetConfig+0xf4>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d013      	beq.n	800310a <TIM_Base_SetConfig+0x6a>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030e8:	d00f      	beq.n	800310a <TIM_Base_SetConfig+0x6a>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a2a      	ldr	r2, [pc, #168]	@ (8003198 <TIM_Base_SetConfig+0xf8>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d00b      	beq.n	800310a <TIM_Base_SetConfig+0x6a>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a29      	ldr	r2, [pc, #164]	@ (800319c <TIM_Base_SetConfig+0xfc>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d007      	beq.n	800310a <TIM_Base_SetConfig+0x6a>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a28      	ldr	r2, [pc, #160]	@ (80031a0 <TIM_Base_SetConfig+0x100>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d003      	beq.n	800310a <TIM_Base_SetConfig+0x6a>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a27      	ldr	r2, [pc, #156]	@ (80031a4 <TIM_Base_SetConfig+0x104>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d108      	bne.n	800311c <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003110:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	68fa      	ldr	r2, [r7, #12]
 8003118:	4313      	orrs	r3, r2
 800311a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	695b      	ldr	r3, [r3, #20]
 8003126:	4313      	orrs	r3, r2
 8003128:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	68fa      	ldr	r2, [r7, #12]
 800312e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	689a      	ldr	r2, [r3, #8]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	4a14      	ldr	r2, [pc, #80]	@ (8003194 <TIM_Base_SetConfig+0xf4>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d00b      	beq.n	8003160 <TIM_Base_SetConfig+0xc0>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	4a14      	ldr	r2, [pc, #80]	@ (800319c <TIM_Base_SetConfig+0xfc>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d007      	beq.n	8003160 <TIM_Base_SetConfig+0xc0>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	4a13      	ldr	r2, [pc, #76]	@ (80031a0 <TIM_Base_SetConfig+0x100>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d003      	beq.n	8003160 <TIM_Base_SetConfig+0xc0>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	4a12      	ldr	r2, [pc, #72]	@ (80031a4 <TIM_Base_SetConfig+0x104>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d103      	bne.n	8003168 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	691a      	ldr	r2, [r3, #16]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	691b      	ldr	r3, [r3, #16]
 8003172:	f003 0301 	and.w	r3, r3, #1
 8003176:	2b01      	cmp	r3, #1
 8003178:	d105      	bne.n	8003186 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	691b      	ldr	r3, [r3, #16]
 800317e:	f023 0201 	bic.w	r2, r3, #1
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	611a      	str	r2, [r3, #16]
  }
}
 8003186:	bf00      	nop
 8003188:	3714      	adds	r7, #20
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	40012c00 	.word	0x40012c00
 8003198:	40000400 	.word	0x40000400
 800319c:	40014000 	.word	0x40014000
 80031a0:	40014400 	.word	0x40014400
 80031a4:	40014800 	.word	0x40014800

080031a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b087      	sub	sp, #28
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	60f8      	str	r0, [r7, #12]
 80031b0:	60b9      	str	r1, [r7, #8]
 80031b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6a1b      	ldr	r3, [r3, #32]
 80031b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6a1b      	ldr	r3, [r3, #32]
 80031be:	f023 0201 	bic.w	r2, r3, #1
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	699b      	ldr	r3, [r3, #24]
 80031ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80031d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	011b      	lsls	r3, r3, #4
 80031d8:	693a      	ldr	r2, [r7, #16]
 80031da:	4313      	orrs	r3, r2
 80031dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	f023 030a 	bic.w	r3, r3, #10
 80031e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	693a      	ldr	r2, [r7, #16]
 80031f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	697a      	ldr	r2, [r7, #20]
 80031f8:	621a      	str	r2, [r3, #32]
}
 80031fa:	bf00      	nop
 80031fc:	371c      	adds	r7, #28
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr

08003206 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003206:	b480      	push	{r7}
 8003208:	b087      	sub	sp, #28
 800320a:	af00      	add	r7, sp, #0
 800320c:	60f8      	str	r0, [r7, #12]
 800320e:	60b9      	str	r1, [r7, #8]
 8003210:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	6a1b      	ldr	r3, [r3, #32]
 8003216:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	6a1b      	ldr	r3, [r3, #32]
 800321c:	f023 0210 	bic.w	r2, r3, #16
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	699b      	ldr	r3, [r3, #24]
 8003228:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003230:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	031b      	lsls	r3, r3, #12
 8003236:	693a      	ldr	r2, [r7, #16]
 8003238:	4313      	orrs	r3, r2
 800323a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003242:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	011b      	lsls	r3, r3, #4
 8003248:	697a      	ldr	r2, [r7, #20]
 800324a:	4313      	orrs	r3, r2
 800324c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	693a      	ldr	r2, [r7, #16]
 8003252:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	697a      	ldr	r2, [r7, #20]
 8003258:	621a      	str	r2, [r3, #32]
}
 800325a:	bf00      	nop
 800325c:	371c      	adds	r7, #28
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr

08003266 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003266:	b480      	push	{r7}
 8003268:	b085      	sub	sp, #20
 800326a:	af00      	add	r7, sp, #0
 800326c:	6078      	str	r0, [r7, #4]
 800326e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800327c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800327e:	683a      	ldr	r2, [r7, #0]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	4313      	orrs	r3, r2
 8003284:	f043 0307 	orr.w	r3, r3, #7
 8003288:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	68fa      	ldr	r2, [r7, #12]
 800328e:	609a      	str	r2, [r3, #8]
}
 8003290:	bf00      	nop
 8003292:	3714      	adds	r7, #20
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800329c:	b480      	push	{r7}
 800329e:	b087      	sub	sp, #28
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	60f8      	str	r0, [r7, #12]
 80032a4:	60b9      	str	r1, [r7, #8]
 80032a6:	607a      	str	r2, [r7, #4]
 80032a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80032b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	021a      	lsls	r2, r3, #8
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	431a      	orrs	r2, r3
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	697a      	ldr	r2, [r7, #20]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	697a      	ldr	r2, [r7, #20]
 80032ce:	609a      	str	r2, [r3, #8]
}
 80032d0:	bf00      	nop
 80032d2:	371c      	adds	r7, #28
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr

080032dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80032dc:	b480      	push	{r7}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
 80032e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d101      	bne.n	80032f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80032f0:	2302      	movs	r3, #2
 80032f2:	e054      	b.n	800339e <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2201      	movs	r2, #1
 80032f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2202      	movs	r2, #2
 8003300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a24      	ldr	r2, [pc, #144]	@ (80033ac <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d108      	bne.n	8003330 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003324:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	68fa      	ldr	r2, [r7, #12]
 800332c:	4313      	orrs	r3, r2
 800332e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003336:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	68fa      	ldr	r2, [r7, #12]
 800333e:	4313      	orrs	r3, r2
 8003340:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	68fa      	ldr	r2, [r7, #12]
 8003348:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a17      	ldr	r2, [pc, #92]	@ (80033ac <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d00e      	beq.n	8003372 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800335c:	d009      	beq.n	8003372 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a13      	ldr	r2, [pc, #76]	@ (80033b0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d004      	beq.n	8003372 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a11      	ldr	r2, [pc, #68]	@ (80033b4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d10c      	bne.n	800338c <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003378:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	68ba      	ldr	r2, [r7, #8]
 8003380:	4313      	orrs	r3, r2
 8003382:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3714      	adds	r7, #20
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	40012c00 	.word	0x40012c00
 80033b0:	40000400 	.word	0x40000400
 80033b4:	40014000 	.word	0x40014000

080033b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80033c0:	bf00      	nop
 80033c2:	370c      	adds	r7, #12
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr

080033cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80033d4:	bf00      	nop
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr

080033e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80033e8:	bf00      	nop
 80033ea:	370c      	adds	r7, #12
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr

080033f4 <memset>:
 80033f4:	4402      	add	r2, r0
 80033f6:	4603      	mov	r3, r0
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d100      	bne.n	80033fe <memset+0xa>
 80033fc:	4770      	bx	lr
 80033fe:	f803 1b01 	strb.w	r1, [r3], #1
 8003402:	e7f9      	b.n	80033f8 <memset+0x4>

08003404 <__errno>:
 8003404:	4b01      	ldr	r3, [pc, #4]	@ (800340c <__errno+0x8>)
 8003406:	6818      	ldr	r0, [r3, #0]
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	20001194 	.word	0x20001194

08003410 <__libc_init_array>:
 8003410:	b570      	push	{r4, r5, r6, lr}
 8003412:	4d0d      	ldr	r5, [pc, #52]	@ (8003448 <__libc_init_array+0x38>)
 8003414:	4c0d      	ldr	r4, [pc, #52]	@ (800344c <__libc_init_array+0x3c>)
 8003416:	1b64      	subs	r4, r4, r5
 8003418:	10a4      	asrs	r4, r4, #2
 800341a:	2600      	movs	r6, #0
 800341c:	42a6      	cmp	r6, r4
 800341e:	d109      	bne.n	8003434 <__libc_init_array+0x24>
 8003420:	4d0b      	ldr	r5, [pc, #44]	@ (8003450 <__libc_init_array+0x40>)
 8003422:	4c0c      	ldr	r4, [pc, #48]	@ (8003454 <__libc_init_array+0x44>)
 8003424:	f000 fd2c 	bl	8003e80 <_init>
 8003428:	1b64      	subs	r4, r4, r5
 800342a:	10a4      	asrs	r4, r4, #2
 800342c:	2600      	movs	r6, #0
 800342e:	42a6      	cmp	r6, r4
 8003430:	d105      	bne.n	800343e <__libc_init_array+0x2e>
 8003432:	bd70      	pop	{r4, r5, r6, pc}
 8003434:	f855 3b04 	ldr.w	r3, [r5], #4
 8003438:	4798      	blx	r3
 800343a:	3601      	adds	r6, #1
 800343c:	e7ee      	b.n	800341c <__libc_init_array+0xc>
 800343e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003442:	4798      	blx	r3
 8003444:	3601      	adds	r6, #1
 8003446:	e7f2      	b.n	800342e <__libc_init_array+0x1e>
 8003448:	08004070 	.word	0x08004070
 800344c:	08004070 	.word	0x08004070
 8003450:	08004070 	.word	0x08004070
 8003454:	08004074 	.word	0x08004074

08003458 <exp>:
 8003458:	b538      	push	{r3, r4, r5, lr}
 800345a:	ed2d 8b02 	vpush	{d8}
 800345e:	ec55 4b10 	vmov	r4, r5, d0
 8003462:	f000 f99d 	bl	80037a0 <__ieee754_exp>
 8003466:	eeb0 8a40 	vmov.f32	s16, s0
 800346a:	eef0 8a60 	vmov.f32	s17, s1
 800346e:	ec45 4b10 	vmov	d0, r4, r5
 8003472:	f000 f8a3 	bl	80035bc <finite>
 8003476:	b168      	cbz	r0, 8003494 <exp+0x3c>
 8003478:	a317      	add	r3, pc, #92	@ (adr r3, 80034d8 <exp+0x80>)
 800347a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800347e:	4620      	mov	r0, r4
 8003480:	4629      	mov	r1, r5
 8003482:	f7fd faed 	bl	8000a60 <__aeabi_dcmpgt>
 8003486:	b160      	cbz	r0, 80034a2 <exp+0x4a>
 8003488:	f7ff ffbc 	bl	8003404 <__errno>
 800348c:	ed9f 8b0e 	vldr	d8, [pc, #56]	@ 80034c8 <exp+0x70>
 8003490:	2322      	movs	r3, #34	@ 0x22
 8003492:	6003      	str	r3, [r0, #0]
 8003494:	eeb0 0a48 	vmov.f32	s0, s16
 8003498:	eef0 0a68 	vmov.f32	s1, s17
 800349c:	ecbd 8b02 	vpop	{d8}
 80034a0:	bd38      	pop	{r3, r4, r5, pc}
 80034a2:	a30f      	add	r3, pc, #60	@ (adr r3, 80034e0 <exp+0x88>)
 80034a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a8:	4620      	mov	r0, r4
 80034aa:	4629      	mov	r1, r5
 80034ac:	f7fd faba 	bl	8000a24 <__aeabi_dcmplt>
 80034b0:	2800      	cmp	r0, #0
 80034b2:	d0ef      	beq.n	8003494 <exp+0x3c>
 80034b4:	f7ff ffa6 	bl	8003404 <__errno>
 80034b8:	2322      	movs	r3, #34	@ 0x22
 80034ba:	ed9f 8b05 	vldr	d8, [pc, #20]	@ 80034d0 <exp+0x78>
 80034be:	6003      	str	r3, [r0, #0]
 80034c0:	e7e8      	b.n	8003494 <exp+0x3c>
 80034c2:	bf00      	nop
 80034c4:	f3af 8000 	nop.w
 80034c8:	00000000 	.word	0x00000000
 80034cc:	7ff00000 	.word	0x7ff00000
	...
 80034d8:	fefa39ef 	.word	0xfefa39ef
 80034dc:	40862e42 	.word	0x40862e42
 80034e0:	d52d3051 	.word	0xd52d3051
 80034e4:	c0874910 	.word	0xc0874910

080034e8 <log>:
 80034e8:	b538      	push	{r3, r4, r5, lr}
 80034ea:	ed2d 8b02 	vpush	{d8}
 80034ee:	ec55 4b10 	vmov	r4, r5, d0
 80034f2:	f000 fad1 	bl	8003a98 <__ieee754_log>
 80034f6:	4622      	mov	r2, r4
 80034f8:	462b      	mov	r3, r5
 80034fa:	4620      	mov	r0, r4
 80034fc:	4629      	mov	r1, r5
 80034fe:	eeb0 8a40 	vmov.f32	s16, s0
 8003502:	eef0 8a60 	vmov.f32	s17, s1
 8003506:	f7fd fab5 	bl	8000a74 <__aeabi_dcmpun>
 800350a:	b998      	cbnz	r0, 8003534 <log+0x4c>
 800350c:	2200      	movs	r2, #0
 800350e:	2300      	movs	r3, #0
 8003510:	4620      	mov	r0, r4
 8003512:	4629      	mov	r1, r5
 8003514:	f7fd faa4 	bl	8000a60 <__aeabi_dcmpgt>
 8003518:	b960      	cbnz	r0, 8003534 <log+0x4c>
 800351a:	2200      	movs	r2, #0
 800351c:	2300      	movs	r3, #0
 800351e:	4620      	mov	r0, r4
 8003520:	4629      	mov	r1, r5
 8003522:	f7fd fa75 	bl	8000a10 <__aeabi_dcmpeq>
 8003526:	b160      	cbz	r0, 8003542 <log+0x5a>
 8003528:	f7ff ff6c 	bl	8003404 <__errno>
 800352c:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 8003558 <log+0x70>
 8003530:	2322      	movs	r3, #34	@ 0x22
 8003532:	6003      	str	r3, [r0, #0]
 8003534:	eeb0 0a48 	vmov.f32	s0, s16
 8003538:	eef0 0a68 	vmov.f32	s1, s17
 800353c:	ecbd 8b02 	vpop	{d8}
 8003540:	bd38      	pop	{r3, r4, r5, pc}
 8003542:	f7ff ff5f 	bl	8003404 <__errno>
 8003546:	ecbd 8b02 	vpop	{d8}
 800354a:	2321      	movs	r3, #33	@ 0x21
 800354c:	6003      	str	r3, [r0, #0]
 800354e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003552:	4803      	ldr	r0, [pc, #12]	@ (8003560 <log+0x78>)
 8003554:	f000 b840 	b.w	80035d8 <nan>
 8003558:	00000000 	.word	0x00000000
 800355c:	fff00000 	.word	0xfff00000
 8003560:	08004038 	.word	0x08004038

08003564 <sqrt>:
 8003564:	b538      	push	{r3, r4, r5, lr}
 8003566:	ed2d 8b02 	vpush	{d8}
 800356a:	ec55 4b10 	vmov	r4, r5, d0
 800356e:	f000 f83b 	bl	80035e8 <__ieee754_sqrt>
 8003572:	4622      	mov	r2, r4
 8003574:	462b      	mov	r3, r5
 8003576:	4620      	mov	r0, r4
 8003578:	4629      	mov	r1, r5
 800357a:	eeb0 8a40 	vmov.f32	s16, s0
 800357e:	eef0 8a60 	vmov.f32	s17, s1
 8003582:	f7fd fa77 	bl	8000a74 <__aeabi_dcmpun>
 8003586:	b990      	cbnz	r0, 80035ae <sqrt+0x4a>
 8003588:	2200      	movs	r2, #0
 800358a:	2300      	movs	r3, #0
 800358c:	4620      	mov	r0, r4
 800358e:	4629      	mov	r1, r5
 8003590:	f7fd fa48 	bl	8000a24 <__aeabi_dcmplt>
 8003594:	b158      	cbz	r0, 80035ae <sqrt+0x4a>
 8003596:	f7ff ff35 	bl	8003404 <__errno>
 800359a:	2321      	movs	r3, #33	@ 0x21
 800359c:	6003      	str	r3, [r0, #0]
 800359e:	2200      	movs	r2, #0
 80035a0:	2300      	movs	r3, #0
 80035a2:	4610      	mov	r0, r2
 80035a4:	4619      	mov	r1, r3
 80035a6:	f7fd f8f5 	bl	8000794 <__aeabi_ddiv>
 80035aa:	ec41 0b18 	vmov	d8, r0, r1
 80035ae:	eeb0 0a48 	vmov.f32	s0, s16
 80035b2:	eef0 0a68 	vmov.f32	s1, s17
 80035b6:	ecbd 8b02 	vpop	{d8}
 80035ba:	bd38      	pop	{r3, r4, r5, pc}

080035bc <finite>:
 80035bc:	b082      	sub	sp, #8
 80035be:	ed8d 0b00 	vstr	d0, [sp]
 80035c2:	9801      	ldr	r0, [sp, #4]
 80035c4:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80035c8:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80035cc:	0fc0      	lsrs	r0, r0, #31
 80035ce:	b002      	add	sp, #8
 80035d0:	4770      	bx	lr
 80035d2:	0000      	movs	r0, r0
 80035d4:	0000      	movs	r0, r0
	...

080035d8 <nan>:
 80035d8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80035e0 <nan+0x8>
 80035dc:	4770      	bx	lr
 80035de:	bf00      	nop
 80035e0:	00000000 	.word	0x00000000
 80035e4:	7ff80000 	.word	0x7ff80000

080035e8 <__ieee754_sqrt>:
 80035e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035ec:	4a68      	ldr	r2, [pc, #416]	@ (8003790 <__ieee754_sqrt+0x1a8>)
 80035ee:	ec55 4b10 	vmov	r4, r5, d0
 80035f2:	43aa      	bics	r2, r5
 80035f4:	462b      	mov	r3, r5
 80035f6:	4621      	mov	r1, r4
 80035f8:	d110      	bne.n	800361c <__ieee754_sqrt+0x34>
 80035fa:	4622      	mov	r2, r4
 80035fc:	4620      	mov	r0, r4
 80035fe:	4629      	mov	r1, r5
 8003600:	f7fc ff9e 	bl	8000540 <__aeabi_dmul>
 8003604:	4602      	mov	r2, r0
 8003606:	460b      	mov	r3, r1
 8003608:	4620      	mov	r0, r4
 800360a:	4629      	mov	r1, r5
 800360c:	f7fc fde2 	bl	80001d4 <__adddf3>
 8003610:	4604      	mov	r4, r0
 8003612:	460d      	mov	r5, r1
 8003614:	ec45 4b10 	vmov	d0, r4, r5
 8003618:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800361c:	2d00      	cmp	r5, #0
 800361e:	dc0e      	bgt.n	800363e <__ieee754_sqrt+0x56>
 8003620:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8003624:	4322      	orrs	r2, r4
 8003626:	d0f5      	beq.n	8003614 <__ieee754_sqrt+0x2c>
 8003628:	b19d      	cbz	r5, 8003652 <__ieee754_sqrt+0x6a>
 800362a:	4622      	mov	r2, r4
 800362c:	4620      	mov	r0, r4
 800362e:	4629      	mov	r1, r5
 8003630:	f7fc fdce 	bl	80001d0 <__aeabi_dsub>
 8003634:	4602      	mov	r2, r0
 8003636:	460b      	mov	r3, r1
 8003638:	f7fd f8ac 	bl	8000794 <__aeabi_ddiv>
 800363c:	e7e8      	b.n	8003610 <__ieee754_sqrt+0x28>
 800363e:	152a      	asrs	r2, r5, #20
 8003640:	d115      	bne.n	800366e <__ieee754_sqrt+0x86>
 8003642:	2000      	movs	r0, #0
 8003644:	e009      	b.n	800365a <__ieee754_sqrt+0x72>
 8003646:	0acb      	lsrs	r3, r1, #11
 8003648:	3a15      	subs	r2, #21
 800364a:	0549      	lsls	r1, r1, #21
 800364c:	2b00      	cmp	r3, #0
 800364e:	d0fa      	beq.n	8003646 <__ieee754_sqrt+0x5e>
 8003650:	e7f7      	b.n	8003642 <__ieee754_sqrt+0x5a>
 8003652:	462a      	mov	r2, r5
 8003654:	e7fa      	b.n	800364c <__ieee754_sqrt+0x64>
 8003656:	005b      	lsls	r3, r3, #1
 8003658:	3001      	adds	r0, #1
 800365a:	02dc      	lsls	r4, r3, #11
 800365c:	d5fb      	bpl.n	8003656 <__ieee754_sqrt+0x6e>
 800365e:	1e44      	subs	r4, r0, #1
 8003660:	1b12      	subs	r2, r2, r4
 8003662:	f1c0 0420 	rsb	r4, r0, #32
 8003666:	fa21 f404 	lsr.w	r4, r1, r4
 800366a:	4323      	orrs	r3, r4
 800366c:	4081      	lsls	r1, r0
 800366e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003672:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8003676:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800367a:	07d2      	lsls	r2, r2, #31
 800367c:	bf5c      	itt	pl
 800367e:	005b      	lslpl	r3, r3, #1
 8003680:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8003684:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003688:	bf58      	it	pl
 800368a:	0049      	lslpl	r1, r1, #1
 800368c:	2600      	movs	r6, #0
 800368e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8003692:	106d      	asrs	r5, r5, #1
 8003694:	0049      	lsls	r1, r1, #1
 8003696:	2016      	movs	r0, #22
 8003698:	4632      	mov	r2, r6
 800369a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800369e:	1917      	adds	r7, r2, r4
 80036a0:	429f      	cmp	r7, r3
 80036a2:	bfde      	ittt	le
 80036a4:	193a      	addle	r2, r7, r4
 80036a6:	1bdb      	suble	r3, r3, r7
 80036a8:	1936      	addle	r6, r6, r4
 80036aa:	0fcf      	lsrs	r7, r1, #31
 80036ac:	3801      	subs	r0, #1
 80036ae:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 80036b2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80036b6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80036ba:	d1f0      	bne.n	800369e <__ieee754_sqrt+0xb6>
 80036bc:	4604      	mov	r4, r0
 80036be:	2720      	movs	r7, #32
 80036c0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80036c4:	429a      	cmp	r2, r3
 80036c6:	eb00 0e0c 	add.w	lr, r0, ip
 80036ca:	db02      	blt.n	80036d2 <__ieee754_sqrt+0xea>
 80036cc:	d113      	bne.n	80036f6 <__ieee754_sqrt+0x10e>
 80036ce:	458e      	cmp	lr, r1
 80036d0:	d811      	bhi.n	80036f6 <__ieee754_sqrt+0x10e>
 80036d2:	f1be 0f00 	cmp.w	lr, #0
 80036d6:	eb0e 000c 	add.w	r0, lr, ip
 80036da:	da42      	bge.n	8003762 <__ieee754_sqrt+0x17a>
 80036dc:	2800      	cmp	r0, #0
 80036de:	db40      	blt.n	8003762 <__ieee754_sqrt+0x17a>
 80036e0:	f102 0801 	add.w	r8, r2, #1
 80036e4:	1a9b      	subs	r3, r3, r2
 80036e6:	458e      	cmp	lr, r1
 80036e8:	bf88      	it	hi
 80036ea:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80036ee:	eba1 010e 	sub.w	r1, r1, lr
 80036f2:	4464      	add	r4, ip
 80036f4:	4642      	mov	r2, r8
 80036f6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 80036fa:	3f01      	subs	r7, #1
 80036fc:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8003700:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8003704:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8003708:	d1dc      	bne.n	80036c4 <__ieee754_sqrt+0xdc>
 800370a:	4319      	orrs	r1, r3
 800370c:	d01b      	beq.n	8003746 <__ieee754_sqrt+0x15e>
 800370e:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8003794 <__ieee754_sqrt+0x1ac>
 8003712:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8003798 <__ieee754_sqrt+0x1b0>
 8003716:	e9da 0100 	ldrd	r0, r1, [sl]
 800371a:	e9db 2300 	ldrd	r2, r3, [fp]
 800371e:	f7fc fd57 	bl	80001d0 <__aeabi_dsub>
 8003722:	e9da 8900 	ldrd	r8, r9, [sl]
 8003726:	4602      	mov	r2, r0
 8003728:	460b      	mov	r3, r1
 800372a:	4640      	mov	r0, r8
 800372c:	4649      	mov	r1, r9
 800372e:	f7fd f983 	bl	8000a38 <__aeabi_dcmple>
 8003732:	b140      	cbz	r0, 8003746 <__ieee754_sqrt+0x15e>
 8003734:	f1b4 3fff 	cmp.w	r4, #4294967295
 8003738:	e9da 0100 	ldrd	r0, r1, [sl]
 800373c:	e9db 2300 	ldrd	r2, r3, [fp]
 8003740:	d111      	bne.n	8003766 <__ieee754_sqrt+0x17e>
 8003742:	3601      	adds	r6, #1
 8003744:	463c      	mov	r4, r7
 8003746:	1072      	asrs	r2, r6, #1
 8003748:	0863      	lsrs	r3, r4, #1
 800374a:	07f1      	lsls	r1, r6, #31
 800374c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8003750:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8003754:	bf48      	it	mi
 8003756:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800375a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800375e:	4618      	mov	r0, r3
 8003760:	e756      	b.n	8003610 <__ieee754_sqrt+0x28>
 8003762:	4690      	mov	r8, r2
 8003764:	e7be      	b.n	80036e4 <__ieee754_sqrt+0xfc>
 8003766:	f7fc fd35 	bl	80001d4 <__adddf3>
 800376a:	e9da 8900 	ldrd	r8, r9, [sl]
 800376e:	4602      	mov	r2, r0
 8003770:	460b      	mov	r3, r1
 8003772:	4640      	mov	r0, r8
 8003774:	4649      	mov	r1, r9
 8003776:	f7fd f955 	bl	8000a24 <__aeabi_dcmplt>
 800377a:	b120      	cbz	r0, 8003786 <__ieee754_sqrt+0x19e>
 800377c:	1ca0      	adds	r0, r4, #2
 800377e:	bf08      	it	eq
 8003780:	3601      	addeq	r6, #1
 8003782:	3402      	adds	r4, #2
 8003784:	e7df      	b.n	8003746 <__ieee754_sqrt+0x15e>
 8003786:	1c63      	adds	r3, r4, #1
 8003788:	f023 0401 	bic.w	r4, r3, #1
 800378c:	e7db      	b.n	8003746 <__ieee754_sqrt+0x15e>
 800378e:	bf00      	nop
 8003790:	7ff00000 	.word	0x7ff00000
 8003794:	200011f0 	.word	0x200011f0
 8003798:	200011e8 	.word	0x200011e8
 800379c:	00000000 	.word	0x00000000

080037a0 <__ieee754_exp>:
 80037a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80037a4:	ec55 4b10 	vmov	r4, r5, d0
 80037a8:	49b1      	ldr	r1, [pc, #708]	@ (8003a70 <__ieee754_exp+0x2d0>)
 80037aa:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80037ae:	428a      	cmp	r2, r1
 80037b0:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 80037b4:	d936      	bls.n	8003824 <__ieee754_exp+0x84>
 80037b6:	49af      	ldr	r1, [pc, #700]	@ (8003a74 <__ieee754_exp+0x2d4>)
 80037b8:	428a      	cmp	r2, r1
 80037ba:	d914      	bls.n	80037e6 <__ieee754_exp+0x46>
 80037bc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80037c0:	4323      	orrs	r3, r4
 80037c2:	4622      	mov	r2, r4
 80037c4:	d007      	beq.n	80037d6 <__ieee754_exp+0x36>
 80037c6:	462b      	mov	r3, r5
 80037c8:	4620      	mov	r0, r4
 80037ca:	4629      	mov	r1, r5
 80037cc:	f7fc fd02 	bl	80001d4 <__adddf3>
 80037d0:	4604      	mov	r4, r0
 80037d2:	460d      	mov	r5, r1
 80037d4:	e002      	b.n	80037dc <__ieee754_exp+0x3c>
 80037d6:	2e00      	cmp	r6, #0
 80037d8:	f040 8118 	bne.w	8003a0c <__ieee754_exp+0x26c>
 80037dc:	ec45 4b10 	vmov	d0, r4, r5
 80037e0:	b004      	add	sp, #16
 80037e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037e6:	a38c      	add	r3, pc, #560	@ (adr r3, 8003a18 <__ieee754_exp+0x278>)
 80037e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ec:	4620      	mov	r0, r4
 80037ee:	4629      	mov	r1, r5
 80037f0:	f7fd f936 	bl	8000a60 <__aeabi_dcmpgt>
 80037f4:	4607      	mov	r7, r0
 80037f6:	b128      	cbz	r0, 8003804 <__ieee754_exp+0x64>
 80037f8:	2000      	movs	r0, #0
 80037fa:	b004      	add	sp, #16
 80037fc:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003800:	f000 bb36 	b.w	8003e70 <__math_oflow>
 8003804:	a386      	add	r3, pc, #536	@ (adr r3, 8003a20 <__ieee754_exp+0x280>)
 8003806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800380a:	4620      	mov	r0, r4
 800380c:	4629      	mov	r1, r5
 800380e:	f7fd f909 	bl	8000a24 <__aeabi_dcmplt>
 8003812:	2800      	cmp	r0, #0
 8003814:	f000 8087 	beq.w	8003926 <__ieee754_exp+0x186>
 8003818:	4638      	mov	r0, r7
 800381a:	b004      	add	sp, #16
 800381c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003820:	f000 bb1e 	b.w	8003e60 <__math_uflow>
 8003824:	4b94      	ldr	r3, [pc, #592]	@ (8003a78 <__ieee754_exp+0x2d8>)
 8003826:	429a      	cmp	r2, r3
 8003828:	f240 80a9 	bls.w	800397e <__ieee754_exp+0x1de>
 800382c:	4b93      	ldr	r3, [pc, #588]	@ (8003a7c <__ieee754_exp+0x2dc>)
 800382e:	429a      	cmp	r2, r3
 8003830:	d879      	bhi.n	8003926 <__ieee754_exp+0x186>
 8003832:	4b93      	ldr	r3, [pc, #588]	@ (8003a80 <__ieee754_exp+0x2e0>)
 8003834:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800383c:	4620      	mov	r0, r4
 800383e:	4629      	mov	r1, r5
 8003840:	f7fc fcc6 	bl	80001d0 <__aeabi_dsub>
 8003844:	4b8f      	ldr	r3, [pc, #572]	@ (8003a84 <__ieee754_exp+0x2e4>)
 8003846:	00f7      	lsls	r7, r6, #3
 8003848:	443b      	add	r3, r7
 800384a:	ed93 7b00 	vldr	d7, [r3]
 800384e:	ed8d 7b00 	vstr	d7, [sp]
 8003852:	f1c6 0a01 	rsb	sl, r6, #1
 8003856:	4680      	mov	r8, r0
 8003858:	4689      	mov	r9, r1
 800385a:	ebaa 0a06 	sub.w	sl, sl, r6
 800385e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003862:	4640      	mov	r0, r8
 8003864:	4649      	mov	r1, r9
 8003866:	f7fc fcb3 	bl	80001d0 <__aeabi_dsub>
 800386a:	4604      	mov	r4, r0
 800386c:	460d      	mov	r5, r1
 800386e:	4622      	mov	r2, r4
 8003870:	462b      	mov	r3, r5
 8003872:	4620      	mov	r0, r4
 8003874:	4629      	mov	r1, r5
 8003876:	f7fc fe63 	bl	8000540 <__aeabi_dmul>
 800387a:	a36b      	add	r3, pc, #428	@ (adr r3, 8003a28 <__ieee754_exp+0x288>)
 800387c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003880:	4606      	mov	r6, r0
 8003882:	460f      	mov	r7, r1
 8003884:	f7fc fe5c 	bl	8000540 <__aeabi_dmul>
 8003888:	a369      	add	r3, pc, #420	@ (adr r3, 8003a30 <__ieee754_exp+0x290>)
 800388a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800388e:	f7fc fc9f 	bl	80001d0 <__aeabi_dsub>
 8003892:	4632      	mov	r2, r6
 8003894:	463b      	mov	r3, r7
 8003896:	f7fc fe53 	bl	8000540 <__aeabi_dmul>
 800389a:	a367      	add	r3, pc, #412	@ (adr r3, 8003a38 <__ieee754_exp+0x298>)
 800389c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a0:	f7fc fc98 	bl	80001d4 <__adddf3>
 80038a4:	4632      	mov	r2, r6
 80038a6:	463b      	mov	r3, r7
 80038a8:	f7fc fe4a 	bl	8000540 <__aeabi_dmul>
 80038ac:	a364      	add	r3, pc, #400	@ (adr r3, 8003a40 <__ieee754_exp+0x2a0>)
 80038ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b2:	f7fc fc8d 	bl	80001d0 <__aeabi_dsub>
 80038b6:	4632      	mov	r2, r6
 80038b8:	463b      	mov	r3, r7
 80038ba:	f7fc fe41 	bl	8000540 <__aeabi_dmul>
 80038be:	a362      	add	r3, pc, #392	@ (adr r3, 8003a48 <__ieee754_exp+0x2a8>)
 80038c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c4:	f7fc fc86 	bl	80001d4 <__adddf3>
 80038c8:	4632      	mov	r2, r6
 80038ca:	463b      	mov	r3, r7
 80038cc:	f7fc fe38 	bl	8000540 <__aeabi_dmul>
 80038d0:	4602      	mov	r2, r0
 80038d2:	460b      	mov	r3, r1
 80038d4:	4620      	mov	r0, r4
 80038d6:	4629      	mov	r1, r5
 80038d8:	f7fc fc7a 	bl	80001d0 <__aeabi_dsub>
 80038dc:	4602      	mov	r2, r0
 80038de:	460b      	mov	r3, r1
 80038e0:	4606      	mov	r6, r0
 80038e2:	460f      	mov	r7, r1
 80038e4:	4620      	mov	r0, r4
 80038e6:	4629      	mov	r1, r5
 80038e8:	f7fc fe2a 	bl	8000540 <__aeabi_dmul>
 80038ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80038f0:	f1ba 0f00 	cmp.w	sl, #0
 80038f4:	d15c      	bne.n	80039b0 <__ieee754_exp+0x210>
 80038f6:	2200      	movs	r2, #0
 80038f8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80038fc:	4630      	mov	r0, r6
 80038fe:	4639      	mov	r1, r7
 8003900:	f7fc fc66 	bl	80001d0 <__aeabi_dsub>
 8003904:	4602      	mov	r2, r0
 8003906:	460b      	mov	r3, r1
 8003908:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800390c:	f7fc ff42 	bl	8000794 <__aeabi_ddiv>
 8003910:	4622      	mov	r2, r4
 8003912:	462b      	mov	r3, r5
 8003914:	f7fc fc5c 	bl	80001d0 <__aeabi_dsub>
 8003918:	4602      	mov	r2, r0
 800391a:	460b      	mov	r3, r1
 800391c:	2000      	movs	r0, #0
 800391e:	495a      	ldr	r1, [pc, #360]	@ (8003a88 <__ieee754_exp+0x2e8>)
 8003920:	f7fc fc56 	bl	80001d0 <__aeabi_dsub>
 8003924:	e754      	b.n	80037d0 <__ieee754_exp+0x30>
 8003926:	4b59      	ldr	r3, [pc, #356]	@ (8003a8c <__ieee754_exp+0x2ec>)
 8003928:	4620      	mov	r0, r4
 800392a:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800392e:	4629      	mov	r1, r5
 8003930:	a347      	add	r3, pc, #284	@ (adr r3, 8003a50 <__ieee754_exp+0x2b0>)
 8003932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003936:	f7fc fe03 	bl	8000540 <__aeabi_dmul>
 800393a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800393e:	f7fc fc49 	bl	80001d4 <__adddf3>
 8003942:	f7fd f8ad 	bl	8000aa0 <__aeabi_d2iz>
 8003946:	4682      	mov	sl, r0
 8003948:	f7fc fd90 	bl	800046c <__aeabi_i2d>
 800394c:	a342      	add	r3, pc, #264	@ (adr r3, 8003a58 <__ieee754_exp+0x2b8>)
 800394e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003952:	4606      	mov	r6, r0
 8003954:	460f      	mov	r7, r1
 8003956:	f7fc fdf3 	bl	8000540 <__aeabi_dmul>
 800395a:	4602      	mov	r2, r0
 800395c:	460b      	mov	r3, r1
 800395e:	4620      	mov	r0, r4
 8003960:	4629      	mov	r1, r5
 8003962:	f7fc fc35 	bl	80001d0 <__aeabi_dsub>
 8003966:	a33e      	add	r3, pc, #248	@ (adr r3, 8003a60 <__ieee754_exp+0x2c0>)
 8003968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800396c:	4680      	mov	r8, r0
 800396e:	4689      	mov	r9, r1
 8003970:	4630      	mov	r0, r6
 8003972:	4639      	mov	r1, r7
 8003974:	f7fc fde4 	bl	8000540 <__aeabi_dmul>
 8003978:	e9cd 0100 	strd	r0, r1, [sp]
 800397c:	e76f      	b.n	800385e <__ieee754_exp+0xbe>
 800397e:	4b44      	ldr	r3, [pc, #272]	@ (8003a90 <__ieee754_exp+0x2f0>)
 8003980:	429a      	cmp	r2, r3
 8003982:	d810      	bhi.n	80039a6 <__ieee754_exp+0x206>
 8003984:	a338      	add	r3, pc, #224	@ (adr r3, 8003a68 <__ieee754_exp+0x2c8>)
 8003986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800398a:	4620      	mov	r0, r4
 800398c:	4629      	mov	r1, r5
 800398e:	f7fc fc21 	bl	80001d4 <__adddf3>
 8003992:	4b3d      	ldr	r3, [pc, #244]	@ (8003a88 <__ieee754_exp+0x2e8>)
 8003994:	2200      	movs	r2, #0
 8003996:	f7fd f863 	bl	8000a60 <__aeabi_dcmpgt>
 800399a:	b138      	cbz	r0, 80039ac <__ieee754_exp+0x20c>
 800399c:	4b3a      	ldr	r3, [pc, #232]	@ (8003a88 <__ieee754_exp+0x2e8>)
 800399e:	2200      	movs	r2, #0
 80039a0:	4620      	mov	r0, r4
 80039a2:	4629      	mov	r1, r5
 80039a4:	e712      	b.n	80037cc <__ieee754_exp+0x2c>
 80039a6:	f04f 0a00 	mov.w	sl, #0
 80039aa:	e760      	b.n	800386e <__ieee754_exp+0xce>
 80039ac:	4682      	mov	sl, r0
 80039ae:	e75e      	b.n	800386e <__ieee754_exp+0xce>
 80039b0:	4632      	mov	r2, r6
 80039b2:	463b      	mov	r3, r7
 80039b4:	2000      	movs	r0, #0
 80039b6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80039ba:	f7fc fc09 	bl	80001d0 <__aeabi_dsub>
 80039be:	4602      	mov	r2, r0
 80039c0:	460b      	mov	r3, r1
 80039c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80039c6:	f7fc fee5 	bl	8000794 <__aeabi_ddiv>
 80039ca:	4602      	mov	r2, r0
 80039cc:	460b      	mov	r3, r1
 80039ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 80039d2:	f7fc fbfd 	bl	80001d0 <__aeabi_dsub>
 80039d6:	4642      	mov	r2, r8
 80039d8:	464b      	mov	r3, r9
 80039da:	f7fc fbf9 	bl	80001d0 <__aeabi_dsub>
 80039de:	4602      	mov	r2, r0
 80039e0:	460b      	mov	r3, r1
 80039e2:	2000      	movs	r0, #0
 80039e4:	4928      	ldr	r1, [pc, #160]	@ (8003a88 <__ieee754_exp+0x2e8>)
 80039e6:	f7fc fbf3 	bl	80001d0 <__aeabi_dsub>
 80039ea:	f46f 727f 	mvn.w	r2, #1020	@ 0x3fc
 80039ee:	4592      	cmp	sl, r2
 80039f0:	db02      	blt.n	80039f8 <__ieee754_exp+0x258>
 80039f2:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 80039f6:	e6eb      	b.n	80037d0 <__ieee754_exp+0x30>
 80039f8:	f50a 7a7a 	add.w	sl, sl, #1000	@ 0x3e8
 80039fc:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8003a00:	2200      	movs	r2, #0
 8003a02:	f04f 73b8 	mov.w	r3, #24117248	@ 0x1700000
 8003a06:	f7fc fd9b 	bl	8000540 <__aeabi_dmul>
 8003a0a:	e6e1      	b.n	80037d0 <__ieee754_exp+0x30>
 8003a0c:	2400      	movs	r4, #0
 8003a0e:	2500      	movs	r5, #0
 8003a10:	e6e4      	b.n	80037dc <__ieee754_exp+0x3c>
 8003a12:	bf00      	nop
 8003a14:	f3af 8000 	nop.w
 8003a18:	fefa39ef 	.word	0xfefa39ef
 8003a1c:	40862e42 	.word	0x40862e42
 8003a20:	d52d3051 	.word	0xd52d3051
 8003a24:	c0874910 	.word	0xc0874910
 8003a28:	72bea4d0 	.word	0x72bea4d0
 8003a2c:	3e663769 	.word	0x3e663769
 8003a30:	c5d26bf1 	.word	0xc5d26bf1
 8003a34:	3ebbbd41 	.word	0x3ebbbd41
 8003a38:	af25de2c 	.word	0xaf25de2c
 8003a3c:	3f11566a 	.word	0x3f11566a
 8003a40:	16bebd93 	.word	0x16bebd93
 8003a44:	3f66c16c 	.word	0x3f66c16c
 8003a48:	5555553e 	.word	0x5555553e
 8003a4c:	3fc55555 	.word	0x3fc55555
 8003a50:	652b82fe 	.word	0x652b82fe
 8003a54:	3ff71547 	.word	0x3ff71547
 8003a58:	fee00000 	.word	0xfee00000
 8003a5c:	3fe62e42 	.word	0x3fe62e42
 8003a60:	35793c76 	.word	0x35793c76
 8003a64:	3dea39ef 	.word	0x3dea39ef
 8003a68:	8800759c 	.word	0x8800759c
 8003a6c:	7e37e43c 	.word	0x7e37e43c
 8003a70:	40862e41 	.word	0x40862e41
 8003a74:	7fefffff 	.word	0x7fefffff
 8003a78:	3fd62e42 	.word	0x3fd62e42
 8003a7c:	3ff0a2b1 	.word	0x3ff0a2b1
 8003a80:	08004050 	.word	0x08004050
 8003a84:	08004040 	.word	0x08004040
 8003a88:	3ff00000 	.word	0x3ff00000
 8003a8c:	08004060 	.word	0x08004060
 8003a90:	3defffff 	.word	0x3defffff
 8003a94:	00000000 	.word	0x00000000

08003a98 <__ieee754_log>:
 8003a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a9c:	ec51 0b10 	vmov	r0, r1, d0
 8003aa0:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8003aa4:	b087      	sub	sp, #28
 8003aa6:	460d      	mov	r5, r1
 8003aa8:	da26      	bge.n	8003af8 <__ieee754_log+0x60>
 8003aaa:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003aae:	4303      	orrs	r3, r0
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	d10a      	bne.n	8003aca <__ieee754_log+0x32>
 8003ab4:	49ce      	ldr	r1, [pc, #824]	@ (8003df0 <__ieee754_log+0x358>)
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	2300      	movs	r3, #0
 8003aba:	2000      	movs	r0, #0
 8003abc:	f7fc fe6a 	bl	8000794 <__aeabi_ddiv>
 8003ac0:	ec41 0b10 	vmov	d0, r0, r1
 8003ac4:	b007      	add	sp, #28
 8003ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003aca:	2900      	cmp	r1, #0
 8003acc:	da05      	bge.n	8003ada <__ieee754_log+0x42>
 8003ace:	460b      	mov	r3, r1
 8003ad0:	f7fc fb7e 	bl	80001d0 <__aeabi_dsub>
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	e7f0      	b.n	8003abc <__ieee754_log+0x24>
 8003ada:	4bc6      	ldr	r3, [pc, #792]	@ (8003df4 <__ieee754_log+0x35c>)
 8003adc:	2200      	movs	r2, #0
 8003ade:	f7fc fd2f 	bl	8000540 <__aeabi_dmul>
 8003ae2:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 8003ae6:	460d      	mov	r5, r1
 8003ae8:	4ac3      	ldr	r2, [pc, #780]	@ (8003df8 <__ieee754_log+0x360>)
 8003aea:	4295      	cmp	r5, r2
 8003aec:	dd06      	ble.n	8003afc <__ieee754_log+0x64>
 8003aee:	4602      	mov	r2, r0
 8003af0:	460b      	mov	r3, r1
 8003af2:	f7fc fb6f 	bl	80001d4 <__adddf3>
 8003af6:	e7e3      	b.n	8003ac0 <__ieee754_log+0x28>
 8003af8:	2300      	movs	r3, #0
 8003afa:	e7f5      	b.n	8003ae8 <__ieee754_log+0x50>
 8003afc:	152c      	asrs	r4, r5, #20
 8003afe:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 8003b02:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8003b06:	441c      	add	r4, r3
 8003b08:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 8003b0c:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 8003b10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b14:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 8003b18:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 8003b1c:	ea42 0105 	orr.w	r1, r2, r5
 8003b20:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8003b24:	2200      	movs	r2, #0
 8003b26:	4bb5      	ldr	r3, [pc, #724]	@ (8003dfc <__ieee754_log+0x364>)
 8003b28:	f7fc fb52 	bl	80001d0 <__aeabi_dsub>
 8003b2c:	1cab      	adds	r3, r5, #2
 8003b2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	4682      	mov	sl, r0
 8003b36:	468b      	mov	fp, r1
 8003b38:	f04f 0200 	mov.w	r2, #0
 8003b3c:	dc53      	bgt.n	8003be6 <__ieee754_log+0x14e>
 8003b3e:	2300      	movs	r3, #0
 8003b40:	f7fc ff66 	bl	8000a10 <__aeabi_dcmpeq>
 8003b44:	b1d0      	cbz	r0, 8003b7c <__ieee754_log+0xe4>
 8003b46:	2c00      	cmp	r4, #0
 8003b48:	f000 8120 	beq.w	8003d8c <__ieee754_log+0x2f4>
 8003b4c:	4620      	mov	r0, r4
 8003b4e:	f7fc fc8d 	bl	800046c <__aeabi_i2d>
 8003b52:	a391      	add	r3, pc, #580	@ (adr r3, 8003d98 <__ieee754_log+0x300>)
 8003b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b58:	4606      	mov	r6, r0
 8003b5a:	460f      	mov	r7, r1
 8003b5c:	f7fc fcf0 	bl	8000540 <__aeabi_dmul>
 8003b60:	a38f      	add	r3, pc, #572	@ (adr r3, 8003da0 <__ieee754_log+0x308>)
 8003b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b66:	4604      	mov	r4, r0
 8003b68:	460d      	mov	r5, r1
 8003b6a:	4630      	mov	r0, r6
 8003b6c:	4639      	mov	r1, r7
 8003b6e:	f7fc fce7 	bl	8000540 <__aeabi_dmul>
 8003b72:	4602      	mov	r2, r0
 8003b74:	460b      	mov	r3, r1
 8003b76:	4620      	mov	r0, r4
 8003b78:	4629      	mov	r1, r5
 8003b7a:	e7ba      	b.n	8003af2 <__ieee754_log+0x5a>
 8003b7c:	a38a      	add	r3, pc, #552	@ (adr r3, 8003da8 <__ieee754_log+0x310>)
 8003b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b82:	4650      	mov	r0, sl
 8003b84:	4659      	mov	r1, fp
 8003b86:	f7fc fcdb 	bl	8000540 <__aeabi_dmul>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	2000      	movs	r0, #0
 8003b90:	499b      	ldr	r1, [pc, #620]	@ (8003e00 <__ieee754_log+0x368>)
 8003b92:	f7fc fb1d 	bl	80001d0 <__aeabi_dsub>
 8003b96:	4652      	mov	r2, sl
 8003b98:	4606      	mov	r6, r0
 8003b9a:	460f      	mov	r7, r1
 8003b9c:	465b      	mov	r3, fp
 8003b9e:	4650      	mov	r0, sl
 8003ba0:	4659      	mov	r1, fp
 8003ba2:	f7fc fccd 	bl	8000540 <__aeabi_dmul>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	460b      	mov	r3, r1
 8003baa:	4630      	mov	r0, r6
 8003bac:	4639      	mov	r1, r7
 8003bae:	f7fc fcc7 	bl	8000540 <__aeabi_dmul>
 8003bb2:	4606      	mov	r6, r0
 8003bb4:	460f      	mov	r7, r1
 8003bb6:	b914      	cbnz	r4, 8003bbe <__ieee754_log+0x126>
 8003bb8:	4632      	mov	r2, r6
 8003bba:	463b      	mov	r3, r7
 8003bbc:	e0a0      	b.n	8003d00 <__ieee754_log+0x268>
 8003bbe:	4620      	mov	r0, r4
 8003bc0:	f7fc fc54 	bl	800046c <__aeabi_i2d>
 8003bc4:	a374      	add	r3, pc, #464	@ (adr r3, 8003d98 <__ieee754_log+0x300>)
 8003bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bca:	4680      	mov	r8, r0
 8003bcc:	4689      	mov	r9, r1
 8003bce:	f7fc fcb7 	bl	8000540 <__aeabi_dmul>
 8003bd2:	a373      	add	r3, pc, #460	@ (adr r3, 8003da0 <__ieee754_log+0x308>)
 8003bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd8:	4604      	mov	r4, r0
 8003bda:	460d      	mov	r5, r1
 8003bdc:	4640      	mov	r0, r8
 8003bde:	4649      	mov	r1, r9
 8003be0:	f7fc fcae 	bl	8000540 <__aeabi_dmul>
 8003be4:	e0a5      	b.n	8003d32 <__ieee754_log+0x29a>
 8003be6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003bea:	f7fc faf3 	bl	80001d4 <__adddf3>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	4650      	mov	r0, sl
 8003bf4:	4659      	mov	r1, fp
 8003bf6:	f7fc fdcd 	bl	8000794 <__aeabi_ddiv>
 8003bfa:	e9cd 0100 	strd	r0, r1, [sp]
 8003bfe:	4620      	mov	r0, r4
 8003c00:	f7fc fc34 	bl	800046c <__aeabi_i2d>
 8003c04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003c08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003c0c:	4610      	mov	r0, r2
 8003c0e:	4619      	mov	r1, r3
 8003c10:	f7fc fc96 	bl	8000540 <__aeabi_dmul>
 8003c14:	4602      	mov	r2, r0
 8003c16:	460b      	mov	r3, r1
 8003c18:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003c1c:	f7fc fc90 	bl	8000540 <__aeabi_dmul>
 8003c20:	a363      	add	r3, pc, #396	@ (adr r3, 8003db0 <__ieee754_log+0x318>)
 8003c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c26:	4680      	mov	r8, r0
 8003c28:	4689      	mov	r9, r1
 8003c2a:	f7fc fc89 	bl	8000540 <__aeabi_dmul>
 8003c2e:	a362      	add	r3, pc, #392	@ (adr r3, 8003db8 <__ieee754_log+0x320>)
 8003c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c34:	f7fc face 	bl	80001d4 <__adddf3>
 8003c38:	4642      	mov	r2, r8
 8003c3a:	464b      	mov	r3, r9
 8003c3c:	f7fc fc80 	bl	8000540 <__aeabi_dmul>
 8003c40:	a35f      	add	r3, pc, #380	@ (adr r3, 8003dc0 <__ieee754_log+0x328>)
 8003c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c46:	f7fc fac5 	bl	80001d4 <__adddf3>
 8003c4a:	4642      	mov	r2, r8
 8003c4c:	464b      	mov	r3, r9
 8003c4e:	f7fc fc77 	bl	8000540 <__aeabi_dmul>
 8003c52:	a35d      	add	r3, pc, #372	@ (adr r3, 8003dc8 <__ieee754_log+0x330>)
 8003c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c58:	f7fc fabc 	bl	80001d4 <__adddf3>
 8003c5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003c60:	f7fc fc6e 	bl	8000540 <__aeabi_dmul>
 8003c64:	a35a      	add	r3, pc, #360	@ (adr r3, 8003dd0 <__ieee754_log+0x338>)
 8003c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c6a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003c6e:	4640      	mov	r0, r8
 8003c70:	4649      	mov	r1, r9
 8003c72:	f7fc fc65 	bl	8000540 <__aeabi_dmul>
 8003c76:	a358      	add	r3, pc, #352	@ (adr r3, 8003dd8 <__ieee754_log+0x340>)
 8003c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c7c:	f7fc faaa 	bl	80001d4 <__adddf3>
 8003c80:	4642      	mov	r2, r8
 8003c82:	464b      	mov	r3, r9
 8003c84:	f7fc fc5c 	bl	8000540 <__aeabi_dmul>
 8003c88:	a355      	add	r3, pc, #340	@ (adr r3, 8003de0 <__ieee754_log+0x348>)
 8003c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c8e:	f7fc faa1 	bl	80001d4 <__adddf3>
 8003c92:	4642      	mov	r2, r8
 8003c94:	464b      	mov	r3, r9
 8003c96:	f7fc fc53 	bl	8000540 <__aeabi_dmul>
 8003c9a:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	460b      	mov	r3, r1
 8003ca2:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 8003ca6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003caa:	f7fc fa93 	bl	80001d4 <__adddf3>
 8003cae:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 8003cb2:	3551      	adds	r5, #81	@ 0x51
 8003cb4:	4335      	orrs	r5, r6
 8003cb6:	2d00      	cmp	r5, #0
 8003cb8:	4680      	mov	r8, r0
 8003cba:	4689      	mov	r9, r1
 8003cbc:	dd48      	ble.n	8003d50 <__ieee754_log+0x2b8>
 8003cbe:	4b50      	ldr	r3, [pc, #320]	@ (8003e00 <__ieee754_log+0x368>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	4650      	mov	r0, sl
 8003cc4:	4659      	mov	r1, fp
 8003cc6:	f7fc fc3b 	bl	8000540 <__aeabi_dmul>
 8003cca:	4652      	mov	r2, sl
 8003ccc:	465b      	mov	r3, fp
 8003cce:	f7fc fc37 	bl	8000540 <__aeabi_dmul>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	460b      	mov	r3, r1
 8003cd6:	4606      	mov	r6, r0
 8003cd8:	460f      	mov	r7, r1
 8003cda:	4640      	mov	r0, r8
 8003cdc:	4649      	mov	r1, r9
 8003cde:	f7fc fa79 	bl	80001d4 <__adddf3>
 8003ce2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003ce6:	f7fc fc2b 	bl	8000540 <__aeabi_dmul>
 8003cea:	4680      	mov	r8, r0
 8003cec:	4689      	mov	r9, r1
 8003cee:	b964      	cbnz	r4, 8003d0a <__ieee754_log+0x272>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	460b      	mov	r3, r1
 8003cf4:	4630      	mov	r0, r6
 8003cf6:	4639      	mov	r1, r7
 8003cf8:	f7fc fa6a 	bl	80001d0 <__aeabi_dsub>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	460b      	mov	r3, r1
 8003d00:	4650      	mov	r0, sl
 8003d02:	4659      	mov	r1, fp
 8003d04:	f7fc fa64 	bl	80001d0 <__aeabi_dsub>
 8003d08:	e6da      	b.n	8003ac0 <__ieee754_log+0x28>
 8003d0a:	a323      	add	r3, pc, #140	@ (adr r3, 8003d98 <__ieee754_log+0x300>)
 8003d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d14:	f7fc fc14 	bl	8000540 <__aeabi_dmul>
 8003d18:	a321      	add	r3, pc, #132	@ (adr r3, 8003da0 <__ieee754_log+0x308>)
 8003d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d1e:	4604      	mov	r4, r0
 8003d20:	460d      	mov	r5, r1
 8003d22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d26:	f7fc fc0b 	bl	8000540 <__aeabi_dmul>
 8003d2a:	4642      	mov	r2, r8
 8003d2c:	464b      	mov	r3, r9
 8003d2e:	f7fc fa51 	bl	80001d4 <__adddf3>
 8003d32:	4602      	mov	r2, r0
 8003d34:	460b      	mov	r3, r1
 8003d36:	4630      	mov	r0, r6
 8003d38:	4639      	mov	r1, r7
 8003d3a:	f7fc fa49 	bl	80001d0 <__aeabi_dsub>
 8003d3e:	4652      	mov	r2, sl
 8003d40:	465b      	mov	r3, fp
 8003d42:	f7fc fa45 	bl	80001d0 <__aeabi_dsub>
 8003d46:	4602      	mov	r2, r0
 8003d48:	460b      	mov	r3, r1
 8003d4a:	4620      	mov	r0, r4
 8003d4c:	4629      	mov	r1, r5
 8003d4e:	e7d9      	b.n	8003d04 <__ieee754_log+0x26c>
 8003d50:	4602      	mov	r2, r0
 8003d52:	460b      	mov	r3, r1
 8003d54:	4650      	mov	r0, sl
 8003d56:	4659      	mov	r1, fp
 8003d58:	f7fc fa3a 	bl	80001d0 <__aeabi_dsub>
 8003d5c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003d60:	f7fc fbee 	bl	8000540 <__aeabi_dmul>
 8003d64:	4606      	mov	r6, r0
 8003d66:	460f      	mov	r7, r1
 8003d68:	2c00      	cmp	r4, #0
 8003d6a:	f43f af25 	beq.w	8003bb8 <__ieee754_log+0x120>
 8003d6e:	a30a      	add	r3, pc, #40	@ (adr r3, 8003d98 <__ieee754_log+0x300>)
 8003d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d78:	f7fc fbe2 	bl	8000540 <__aeabi_dmul>
 8003d7c:	a308      	add	r3, pc, #32	@ (adr r3, 8003da0 <__ieee754_log+0x308>)
 8003d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d82:	4604      	mov	r4, r0
 8003d84:	460d      	mov	r5, r1
 8003d86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d8a:	e729      	b.n	8003be0 <__ieee754_log+0x148>
 8003d8c:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8003de8 <__ieee754_log+0x350>
 8003d90:	e698      	b.n	8003ac4 <__ieee754_log+0x2c>
 8003d92:	bf00      	nop
 8003d94:	f3af 8000 	nop.w
 8003d98:	fee00000 	.word	0xfee00000
 8003d9c:	3fe62e42 	.word	0x3fe62e42
 8003da0:	35793c76 	.word	0x35793c76
 8003da4:	3dea39ef 	.word	0x3dea39ef
 8003da8:	55555555 	.word	0x55555555
 8003dac:	3fd55555 	.word	0x3fd55555
 8003db0:	df3e5244 	.word	0xdf3e5244
 8003db4:	3fc2f112 	.word	0x3fc2f112
 8003db8:	96cb03de 	.word	0x96cb03de
 8003dbc:	3fc74664 	.word	0x3fc74664
 8003dc0:	94229359 	.word	0x94229359
 8003dc4:	3fd24924 	.word	0x3fd24924
 8003dc8:	55555593 	.word	0x55555593
 8003dcc:	3fe55555 	.word	0x3fe55555
 8003dd0:	d078c69f 	.word	0xd078c69f
 8003dd4:	3fc39a09 	.word	0x3fc39a09
 8003dd8:	1d8e78af 	.word	0x1d8e78af
 8003ddc:	3fcc71c5 	.word	0x3fcc71c5
 8003de0:	9997fa04 	.word	0x9997fa04
 8003de4:	3fd99999 	.word	0x3fd99999
	...
 8003df0:	c3500000 	.word	0xc3500000
 8003df4:	43500000 	.word	0x43500000
 8003df8:	7fefffff 	.word	0x7fefffff
 8003dfc:	3ff00000 	.word	0x3ff00000
 8003e00:	3fe00000 	.word	0x3fe00000

08003e04 <with_errno>:
 8003e04:	b510      	push	{r4, lr}
 8003e06:	ed2d 8b02 	vpush	{d8}
 8003e0a:	eeb0 8a40 	vmov.f32	s16, s0
 8003e0e:	eef0 8a60 	vmov.f32	s17, s1
 8003e12:	4604      	mov	r4, r0
 8003e14:	f7ff faf6 	bl	8003404 <__errno>
 8003e18:	eeb0 0a48 	vmov.f32	s0, s16
 8003e1c:	eef0 0a68 	vmov.f32	s1, s17
 8003e20:	ecbd 8b02 	vpop	{d8}
 8003e24:	6004      	str	r4, [r0, #0]
 8003e26:	bd10      	pop	{r4, pc}

08003e28 <xflow>:
 8003e28:	4603      	mov	r3, r0
 8003e2a:	b507      	push	{r0, r1, r2, lr}
 8003e2c:	ec51 0b10 	vmov	r0, r1, d0
 8003e30:	b183      	cbz	r3, 8003e54 <xflow+0x2c>
 8003e32:	4602      	mov	r2, r0
 8003e34:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003e38:	e9cd 2300 	strd	r2, r3, [sp]
 8003e3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003e40:	f7fc fb7e 	bl	8000540 <__aeabi_dmul>
 8003e44:	ec41 0b10 	vmov	d0, r0, r1
 8003e48:	2022      	movs	r0, #34	@ 0x22
 8003e4a:	b003      	add	sp, #12
 8003e4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003e50:	f7ff bfd8 	b.w	8003e04 <with_errno>
 8003e54:	4602      	mov	r2, r0
 8003e56:	460b      	mov	r3, r1
 8003e58:	e7ee      	b.n	8003e38 <xflow+0x10>
 8003e5a:	0000      	movs	r0, r0
 8003e5c:	0000      	movs	r0, r0
	...

08003e60 <__math_uflow>:
 8003e60:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8003e68 <__math_uflow+0x8>
 8003e64:	f7ff bfe0 	b.w	8003e28 <xflow>
 8003e68:	00000000 	.word	0x00000000
 8003e6c:	10000000 	.word	0x10000000

08003e70 <__math_oflow>:
 8003e70:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8003e78 <__math_oflow+0x8>
 8003e74:	f7ff bfd8 	b.w	8003e28 <xflow>
 8003e78:	00000000 	.word	0x00000000
 8003e7c:	70000000 	.word	0x70000000

08003e80 <_init>:
 8003e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e82:	bf00      	nop
 8003e84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e86:	bc08      	pop	{r3}
 8003e88:	469e      	mov	lr, r3
 8003e8a:	4770      	bx	lr

08003e8c <_fini>:
 8003e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e8e:	bf00      	nop
 8003e90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e92:	bc08      	pop	{r3}
 8003e94:	469e      	mov	lr, r3
 8003e96:	4770      	bx	lr
