#include "../../cmucal.h"
#include "cmucal-node.h"
#include "cmucal-sfr.h"

#define SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9  		    0
#define SEC_AP_RTL_MODULOCMU_CC_iPLL_CTRL_V5_8  	    1
#define SEC_AP_RTL_MODULOCMU_rPLL_CTRL_CLDVFS_V5_9		2

/******************************** PLL ********************************/

// S5E8855
// JSON/TOP_TOP
struct cmucal_pll_table TOP_PLL_SHARED0_rate_table[] = {
    PLL_RATE_MPS(1600, 125, 6, 0),
    PLL_RATE_MPS(1600, 125, 6, 0),
    PLL_RATE_MPS(1600, 125, 6, 0),
    PLL_RATE_MPS(1600, 125, 6, 0),
    PLL_RATE_MPS(1600, 125, 6, 0),
    PLL_RATE_MPS(1600, 125, 6, 0),
    PLL_RATE_MPS(1600, 125, 6, 0),
    PLL_RATE_MPS(800, 125, 6, 0),
    PLL_RATE_MPS(800, 125, 6, 0),
    PLL_RATE_MPS(800, 125, 6, 0),
    PLL_RATE_MPS(800, 125, 6, 0),
    PLL_RATE_MPS(800, 125, 6, 0),
    PLL_RATE_MPS(800, 125, 6, 0),
    PLL_RATE_MPS(800, 125, 6, 0),
    PLL_RATE_MPS(533, 125, 6, 0),
    PLL_RATE_MPS(533, 125, 6, 0),
    PLL_RATE_MPS(533, 125, 6, 0),
    PLL_RATE_MPS(533, 125, 6, 0),
    PLL_RATE_MPS(533, 125, 6, 0),
    PLL_RATE_MPS(533, 125, 6, 0),
    PLL_RATE_MPS(533, 125, 6, 0),
    PLL_RATE_MPS(400, 125, 6, 0),
    PLL_RATE_MPS(400, 125, 6, 0),
    PLL_RATE_MPS(400, 125, 6, 0),
    PLL_RATE_MPS(400, 125, 6, 0),
    PLL_RATE_MPS(400, 125, 6, 0),
    PLL_RATE_MPS(400, 125, 6, 0),
    PLL_RATE_MPS(400, 125, 6, 0),
};

struct cmucal_pll_table TOP_PLL_SHARED1_rate_table[] = {
    PLL_RATE_MPS(1333, 104, 3, 1),
    PLL_RATE_MPS(1333, 104, 3, 1),
    PLL_RATE_MPS(1333, 104, 3, 1),
    PLL_RATE_MPS(1333, 104, 3, 1),
    PLL_RATE_MPS(1333, 104, 3, 1),
    PLL_RATE_MPS(1333, 104, 3, 1),
    PLL_RATE_MPS(1333, 104, 3, 1),
    PLL_RATE_MPS(665, 104, 3, 1),
    PLL_RATE_MPS(665, 104, 3, 1),
    PLL_RATE_MPS(665, 104, 3, 1),
    PLL_RATE_MPS(665, 104, 3, 1),
    PLL_RATE_MPS(665, 104, 3, 1),
    PLL_RATE_MPS(665, 104, 3, 1),
    PLL_RATE_MPS(665, 104, 3, 1),
    PLL_RATE_MPS(443, 104, 3, 1),
    PLL_RATE_MPS(443, 104, 3, 1),
    PLL_RATE_MPS(443, 104, 3, 1),
    PLL_RATE_MPS(443, 104, 3, 1),
    PLL_RATE_MPS(443, 104, 3, 1),
    PLL_RATE_MPS(443, 104, 3, 1),
    PLL_RATE_MPS(443, 104, 3, 1),
    PLL_RATE_MPS(332, 104, 3, 1),
    PLL_RATE_MPS(332, 104, 3, 1),
    PLL_RATE_MPS(332, 104, 3, 1),
    PLL_RATE_MPS(332, 104, 3, 1),
    PLL_RATE_MPS(332, 104, 3, 1),
    PLL_RATE_MPS(332, 104, 3, 1),
    PLL_RATE_MPS(332, 104, 3, 1),
};

struct cmucal_pll_table TOP_PLL_SHARED2_rate_table[] = {
    PLL_RATE_MPS(1200, 125, 4, 1),
    PLL_RATE_MPS(1200, 125, 4, 1),
    PLL_RATE_MPS(1200, 125, 4, 1),
    PLL_RATE_MPS(1200, 125, 4, 1),
    PLL_RATE_MPS(1200, 125, 4, 1),
    PLL_RATE_MPS(1200, 125, 4, 1),
    PLL_RATE_MPS(1200, 125, 4, 1),
    PLL_RATE_MPS(600, 125, 4, 1),
    PLL_RATE_MPS(600, 125, 4, 1),
    PLL_RATE_MPS(600, 125, 4, 1),
    PLL_RATE_MPS(600, 125, 4, 1),
    PLL_RATE_MPS(600, 125, 4, 1),
    PLL_RATE_MPS(600, 125, 4, 1),
    PLL_RATE_MPS(600, 125, 4, 1),
    PLL_RATE_MPS(400, 125, 4, 1),
    PLL_RATE_MPS(400, 125, 4, 1),
    PLL_RATE_MPS(400, 125, 4, 1),
    PLL_RATE_MPS(400, 125, 4, 1),
    PLL_RATE_MPS(400, 125, 4, 1),
    PLL_RATE_MPS(400, 125, 4, 1),
    PLL_RATE_MPS(400, 125, 4, 1),
    PLL_RATE_MPS(300, 125, 4, 1),
    PLL_RATE_MPS(300, 125, 4, 1),
    PLL_RATE_MPS(300, 125, 4, 1),
    PLL_RATE_MPS(300, 125, 4, 1),
    PLL_RATE_MPS(300, 125, 4, 1),
    PLL_RATE_MPS(300, 125, 4, 1),
    PLL_RATE_MPS(300, 125, 4, 1),
};

struct cmucal_pll_table TOP_PLL_MMC_rate_table[] = {
    PLL_RATE_MPS(808, 84, 4, 1),
    PLL_RATE_MPS(808, 84, 4, 1),
    PLL_RATE_MPS(404, 84, 4, 2),
    PLL_RATE_MPS(101, 84, 4, 4),
    PLL_RATE_MPS(101, 84, 4, 4),
    PLL_RATE_MPS(808, 84, 4, 1),
    PLL_RATE_MPS(808, 84, 4, 1),
    PLL_RATE_MPS(404, 84, 4, 1),
    PLL_RATE_MPS(404, 84, 4, 1),
    PLL_RATE_MPS(202, 84, 4, 2),
    PLL_RATE_MPS(50, 84, 4, 4),
    PLL_RATE_MPS(50, 84, 4, 4),
    PLL_RATE_MPS(404, 84, 4, 1),
    PLL_RATE_MPS(404, 84, 4, 1),
    PLL_RATE_MPS(269, 84, 4, 1),
    PLL_RATE_MPS(269, 84, 4, 1),
    PLL_RATE_MPS(134, 84, 4, 2),
    PLL_RATE_MPS(33, 84, 4, 4),
    PLL_RATE_MPS(33, 84, 4, 4),
    PLL_RATE_MPS(269, 84, 4, 1),
    PLL_RATE_MPS(269, 84, 4, 1),
    PLL_RATE_MPS(202, 84, 4, 1),
    PLL_RATE_MPS(202, 84, 4, 1),
    PLL_RATE_MPS(101, 84, 4, 2),
    PLL_RATE_MPS(25, 84, 4, 4),
    PLL_RATE_MPS(25, 84, 4, 4),
    PLL_RATE_MPS(202, 84, 4, 1),
    PLL_RATE_MPS(202, 84, 4, 1),
};

struct cmucal_pll_table TOP_PLL_SHARED3_rate_table[] = {
    PLL_RATE_MPS(1066, 139, 5, 1),
    PLL_RATE_MPS(1066, 139, 5, 1),
    PLL_RATE_MPS(1066, 139, 5, 1),
    PLL_RATE_MPS(1066, 139, 5, 1),
    PLL_RATE_MPS(1066, 139, 5, 1),
    PLL_RATE_MPS(1066, 139, 5, 1),
    PLL_RATE_MPS(1066, 139, 5, 1),
    PLL_RATE_MPS(533, 139, 5, 1),
    PLL_RATE_MPS(533, 139, 5, 1),
    PLL_RATE_MPS(533, 139, 5, 1),
    PLL_RATE_MPS(533, 139, 5, 1),
    PLL_RATE_MPS(533, 139, 5, 1),
    PLL_RATE_MPS(533, 139, 5, 1),
    PLL_RATE_MPS(533, 139, 5, 1),
    PLL_RATE_MPS(355, 139, 5, 1),
    PLL_RATE_MPS(355, 139, 5, 1),
    PLL_RATE_MPS(355, 139, 5, 1),
    PLL_RATE_MPS(355, 139, 5, 1),
    PLL_RATE_MPS(355, 139, 5, 1),
    PLL_RATE_MPS(355, 139, 5, 1),
    PLL_RATE_MPS(355, 139, 5, 1),
    PLL_RATE_MPS(266, 139, 5, 1),
    PLL_RATE_MPS(266, 139, 5, 1),
    PLL_RATE_MPS(266, 139, 5, 1),
    PLL_RATE_MPS(266, 139, 5, 1),
    PLL_RATE_MPS(266, 139, 5, 1),
    PLL_RATE_MPS(266, 139, 5, 1),
    PLL_RATE_MPS(266, 139, 5, 1),
};

struct cmucal_pll_table TOP_PLL_MIF_SWITCH_rate_table[] = {
    PLL_RATE_MPS(2028, 132, 5, 0),
    PLL_RATE_MPS(2028, 132, 5, 0),
    PLL_RATE_MPS(2028, 132, 5, 0),
    PLL_RATE_MPS(2028, 132, 5, 0),
    PLL_RATE_MPS(2028, 132, 5, 0),
    PLL_RATE_MPS(2028, 132, 5, 0),
    PLL_RATE_MPS(2028, 132, 5, 0),
    PLL_RATE_MPS(1014, 132, 5, 0),
    PLL_RATE_MPS(1014, 132, 5, 0),
    PLL_RATE_MPS(1014, 132, 5, 0),
    PLL_RATE_MPS(1014, 132, 5, 0),
    PLL_RATE_MPS(1014, 132, 5, 0),
    PLL_RATE_MPS(1014, 132, 5, 0),
    PLL_RATE_MPS(1014, 132, 5, 0),
    PLL_RATE_MPS(676, 132, 5, 0),
    PLL_RATE_MPS(676, 132, 5, 0),
    PLL_RATE_MPS(676, 132, 5, 0),
    PLL_RATE_MPS(676, 132, 5, 0),
    PLL_RATE_MPS(676, 132, 5, 0),
    PLL_RATE_MPS(676, 132, 5, 0),
    PLL_RATE_MPS(676, 132, 5, 0),
    PLL_RATE_MPS(507, 132, 5, 0),
    PLL_RATE_MPS(507, 132, 5, 0),
    PLL_RATE_MPS(507, 132, 5, 0),
    PLL_RATE_MPS(507, 132, 5, 0),
    PLL_RATE_MPS(507, 132, 5, 0),
    PLL_RATE_MPS(507, 132, 5, 0),
    PLL_RATE_MPS(507, 132, 5, 0),
};

struct cmucal_pll_table TOP_PLL_SHARED4_rate_table[] = {
    PLL_RATE_MPS(2808, 146, 4, 0),
    PLL_RATE_MPS(2808, 146, 4, 0),
    PLL_RATE_MPS(2808, 146, 4, 0),
    PLL_RATE_MPS(2808, 146, 4, 0),
    PLL_RATE_MPS(2808, 146, 4, 0),
    PLL_RATE_MPS(2808, 146, 4, 0),
    PLL_RATE_MPS(2808, 146, 4, 0),
    PLL_RATE_MPS(1404, 146, 4, 0),
    PLL_RATE_MPS(1404, 146, 4, 0),
    PLL_RATE_MPS(1404, 146, 4, 0),
    PLL_RATE_MPS(1404, 146, 4, 0),
    PLL_RATE_MPS(1404, 146, 4, 0),
    PLL_RATE_MPS(1404, 146, 4, 0),
    PLL_RATE_MPS(1404, 146, 4, 0),
    PLL_RATE_MPS(936, 146, 4, 0),
    PLL_RATE_MPS(936, 146, 4, 0),
    PLL_RATE_MPS(936, 146, 4, 0),
    PLL_RATE_MPS(936, 146, 4, 0),
    PLL_RATE_MPS(936, 146, 4, 0),
    PLL_RATE_MPS(936, 146, 4, 0),
    PLL_RATE_MPS(936, 146, 4, 0),
    PLL_RATE_MPS(702, 146, 4, 0),
    PLL_RATE_MPS(702, 146, 4, 0),
    PLL_RATE_MPS(702, 146, 4, 0),
    PLL_RATE_MPS(702, 146, 4, 0),
    PLL_RATE_MPS(702, 146, 4, 0),
    PLL_RATE_MPS(702, 146, 4, 0),
    PLL_RATE_MPS(702, 146, 4, 0),
};

// JSON/ALIVE_ALIVE
// JSON/PMU_PMU
// JSON/NOCL0_NOCL0
// JSON/NOCL1A_NOCL1A
// JSON/MIF_MIF0
struct cmucal_pll_table MIF0_PLL_MIF_MAIN_rate_table[] = {
    PLL_RATE_MPS(4266, 333, 8, 0),
    PLL_RATE_MPS(4266, 333, 8, 0),
    PLL_RATE_MPS(4266, 333, 8, 0),
    PLL_RATE_MPS(1692, 176, 8, 1),
    PLL_RATE_MPS(3080, 200, 10, 0),
    PLL_RATE_MPS(844, 219, 10, 2),
    PLL_RATE_MPS(844, 219, 10, 2),
};

struct cmucal_pll_table MIF0_PLL_MIF_SUB_rate_table[] = {
    PLL_RATE_MPS(4266, 333, 8, 0),
    PLL_RATE_MPS(4266, 333, 8, 0),
    PLL_RATE_MPS(4266, 333, 8, 0),
    PLL_RATE_MPS(1692, 176, 8, 1),
    PLL_RATE_MPS(3080, 200, 10, 0),
    PLL_RATE_MPS(844, 219, 10, 2),
    PLL_RATE_MPS(844, 219, 10, 2),
};

// JSON/MIF_MIF1
struct cmucal_pll_table MIF1_PLL_MIF_MAIN_rate_table[] = {
    PLL_RATE_MPS(4266, 333, 8, 0),
    PLL_RATE_MPS(4266, 333, 8, 0),
    PLL_RATE_MPS(4266, 333, 8, 0),
    PLL_RATE_MPS(1692, 176, 8, 1),
    PLL_RATE_MPS(3080, 200, 10, 0),
    PLL_RATE_MPS(844, 219, 10, 2),
    PLL_RATE_MPS(844, 219, 10, 2),
};

struct cmucal_pll_table MIF1_PLL_MIF_SUB_rate_table[] = {
    PLL_RATE_MPS(4266, 333, 8, 0),
    PLL_RATE_MPS(4266, 333, 8, 0),
    PLL_RATE_MPS(4266, 333, 8, 0),
    PLL_RATE_MPS(1692, 176, 8, 1),
    PLL_RATE_MPS(3080, 200, 10, 0),
    PLL_RATE_MPS(844, 219, 10, 2),
    PLL_RATE_MPS(844, 219, 10, 2),
};

// JSON/CSIS_CSIS
// JSON/CMGP_CMGP
// JSON/CHUB_CHUB
// JSON/CHUBVTS_CHUBVTS
// JSON/VTS_VTS
// JSON/DBGCORE_DBGCORE
// JSON/DPU_DPU
// JSON/GNPU0_GNPU0
// JSON/SDMA_SDMA
// JSON/DNC_DNC
// JSON/PSP_PSP
// JSON/RGBP_RGBP
// JSON/G3D_G3D
// JSON/G3DCORE_G3DCORE
struct cmucal_pll_table G3DCORE_RPLL_CTRL_PLL_G3D_rate_table[] = {
    PLL_RATE_MPS(1300, 203, 6, 1),
    PLL_RATE_MPS(1300, 203, 6, 1),
    PLL_RATE_MPS(1300, 203, 6, 1),
    PLL_RATE_MPS(1025, 80, 3, 1),
    PLL_RATE_MPS(750, 78, 2, 2),
    PLL_RATE_MPS(450, 70, 6, 1),
    PLL_RATE_MPS(450, 70, 6, 1),
    PLL_RATE_MPS(650, 203, 6, 1),
    PLL_RATE_MPS(650, 203, 6, 1),
    PLL_RATE_MPS(650, 203, 6, 1),
    PLL_RATE_MPS(513, 80, 3, 1),
    PLL_RATE_MPS(375, 78, 2, 2),
    PLL_RATE_MPS(225, 70, 6, 1),
    PLL_RATE_MPS(225, 70, 6, 1),
    PLL_RATE_MPS(433, 203, 6, 1),
    PLL_RATE_MPS(433, 203, 6, 1),
    PLL_RATE_MPS(433, 203, 6, 1),
    PLL_RATE_MPS(342, 80, 3, 1),
    PLL_RATE_MPS(250, 78, 2, 2),
    PLL_RATE_MPS(150, 70, 6, 1),
    PLL_RATE_MPS(150, 70, 6, 1),
    PLL_RATE_MPS(325, 203, 6, 1),
    PLL_RATE_MPS(325, 203, 6, 1),
    PLL_RATE_MPS(325, 203, 6, 1),
    PLL_RATE_MPS(256, 80, 3, 1),
    PLL_RATE_MPS(118, 78, 2, 2),
    PLL_RATE_MPS(113, 70, 6, 1),
    PLL_RATE_MPS(113, 70, 6, 1),
};

// JSON/CPUCL0_GLB_CPUCL0_GLB
// JSON/CPUCL0_CPUCL0
struct cmucal_pll_table CPUCL0_RPLL_CTRL_PLL_CPUCL0_rate_table[] = {
    PLL_RATE_MPS(350, 73, 4, 2),
    PLL_RATE_MPS(1700, 133, 6, 0),
    PLL_RATE_MPS(1950, 127, 5, 0),
    PLL_RATE_MPS(2100, 82, 3, 0),
    PLL_RATE_MPS(650, 203, 6, 2),
    PLL_RATE_MPS(1200, 125, 4, 1),
    PLL_RATE_MPS(350, 73, 4, 2),
    PLL_RATE_MPS(175, 73, 4, 2),
    PLL_RATE_MPS(850, 133, 6, 0),
    PLL_RATE_MPS(974, 127, 5, 0),
    PLL_RATE_MPS(1050, 82, 3, 0),
    PLL_RATE_MPS(325, 203, 6, 2),
    PLL_RATE_MPS(599, 125, 4, 1),
    PLL_RATE_MPS(175, 73, 4, 2),
    PLL_RATE_MPS(116, 73, 4, 2),
    PLL_RATE_MPS(566, 133, 6, 0),
    PLL_RATE_MPS(650, 127, 5, 0),
    PLL_RATE_MPS(700, 82, 3, 0),
    PLL_RATE_MPS(216, 203, 6, 2),
    PLL_RATE_MPS(400, 125, 4, 1),
    PLL_RATE_MPS(116, 73, 4, 2),
    PLL_RATE_MPS(87, 73, 4, 2),
    PLL_RATE_MPS(424, 133, 6, 0),
    PLL_RATE_MPS(487, 127, 5, 0),
    PLL_RATE_MPS(524, 82, 3, 0),
    PLL_RATE_MPS(162, 203, 6, 2),
    PLL_RATE_MPS(300, 125, 4, 1),
    PLL_RATE_MPS(87, 73, 4, 2),
};

// JSON/CPUCL1_CPUCL1
struct cmucal_pll_table CPUCL1_PLL_CTRL_PLL_CPUCL1_rate_table[] = {
    PLL_RATE_MPS(2800, 146, 4, 0),
    PLL_RATE_MPS(2400, 125, 4, 0),
    PLL_RATE_MPS(1950, 127, 5, 0),
    PLL_RATE_MPS(1350, 176, 5, 1),
    PLL_RATE_MPS(700, 219, 6, 2),
    PLL_RATE_MPS(350, 219, 6, 3),
    PLL_RATE_MPS(700, 219, 6, 3),
    PLL_RATE_MPS(1400, 146, 4, 0),
    PLL_RATE_MPS(1200, 125, 4, 0),
    PLL_RATE_MPS(975, 127, 5, 0),
    PLL_RATE_MPS(675, 176, 5, 1),
    PLL_RATE_MPS(350, 219, 6, 2),
    PLL_RATE_MPS(175, 219, 6, 3),
    PLL_RATE_MPS(350, 219, 6, 3),
    PLL_RATE_MPS(933, 146, 4, 0),
    PLL_RATE_MPS(800, 125, 4, 0),
    PLL_RATE_MPS(650, 127, 5, 0),
    PLL_RATE_MPS(450, 176, 5, 1),
    PLL_RATE_MPS(233, 219, 6, 2),
    PLL_RATE_MPS(116, 219, 6, 3),
    PLL_RATE_MPS(233, 219, 6, 3),
    PLL_RATE_MPS(700, 146, 4, 0),
    PLL_RATE_MPS(600, 125, 4, 0),
    PLL_RATE_MPS(487, 127, 5, 0),
    PLL_RATE_MPS(337, 176, 5, 1),
    PLL_RATE_MPS(175, 219, 6, 2),
    PLL_RATE_MPS(87, 219, 6, 3),
    PLL_RATE_MPS(175, 219, 6, 3),
};

// JSON/DSU_DSU
struct cmucal_pll_table DSU_RPLL_CTRL_PLL_DSU_rate_table[] = {
    PLL_RATE_MPS(269, 169, 6, 3),
    PLL_RATE_MPS(1499, 78, 4, 0),
    PLL_RATE_MPS(1798, 94, 4, 0),
    PLL_RATE_MPS(2000, 104, 4, 0),
    PLL_RATE_MPS(550, 86, 6, 1),
    PLL_RATE_MPS(1000, 65, 5, 0),
    PLL_RATE_MPS(269, 169, 6, 3),
    PLL_RATE_MPS(135, 169, 6, 3),
    PLL_RATE_MPS(750, 78, 4, 0),
    PLL_RATE_MPS(900, 94, 4, 0),
    PLL_RATE_MPS(1000, 104, 4, 0),
    PLL_RATE_MPS(275, 86, 6, 1),
    PLL_RATE_MPS(500, 65, 5, 0),
    PLL_RATE_MPS(135, 169, 6, 3),
    PLL_RATE_MPS(90, 169, 6, 3),
    PLL_RATE_MPS(500, 78, 4, 0),
    PLL_RATE_MPS(599, 94, 4, 0),
    PLL_RATE_MPS(666, 104, 4, 0),
    PLL_RATE_MPS(183, 86, 6, 1),
    PLL_RATE_MPS(333, 65, 5, 0),
    PLL_RATE_MPS(90, 169, 6, 3),
    PLL_RATE_MPS(67, 169, 6, 3),
    PLL_RATE_MPS(374, 78, 4, 0),
    PLL_RATE_MPS(450, 94, 4, 0),
    PLL_RATE_MPS(500, 104, 4, 0),
    PLL_RATE_MPS(137, 86, 6, 1),
    PLL_RATE_MPS(250, 65, 5, 0),
    PLL_RATE_MPS(67, 169, 6, 3),
};

// JSON/MFC_MFC
// JSON/CSTAT_CSTAT
// JSON/YUVP_YUVP
// JSON/HSI_HSI
// JSON/M2M_M2M
// JSON/PERIC_PERIC
// JSON/PERIS_PERIS
// JSON/AUD_AUD
struct cmucal_pll_table AUD_PLL_AUD_rate_table[] = {
    PLL_RATE_MPSF(1179648000, 123, 8, 0, 3779900295),
    PLL_RATE_MPSF(1083801600, 113, 8, 0, 3848567295),
};

// JSON/USB_USB
// JSON/ICPU_ICPU
// JSON/USI_USI
// JSON/S2D_S2D
struct cmucal_pll_table S2D_PLL_MIF_S2D_rate_table[] = {
};

// JSON/SCA_SCA
// JSON/NOCL1B_NOCL1B
// JSON/CPUCL2_CPUCL2
struct cmucal_pll_table CPUCL2_PLL_CTRL_PLL_CPUCL2_rate_table[] = {
    PLL_RATE_MPS(2910, 114, 3, 0),
    PLL_RATE_MPS(2450, 128, 4, 0),
    PLL_RATE_MPS(2000, 104, 4, 0),
    PLL_RATE_MPS(1350, 88, 5, 0),
    PLL_RATE_MPS(720, 75, 4, 1),
    PLL_RATE_MPS(720, 75, 4, 1),
    PLL_RATE_MPS(720, 75, 4, 1),
    PLL_RATE_MPS(1455, 114, 3, 0),
    PLL_RATE_MPS(1225, 128, 4, 0),
    PLL_RATE_MPS(1000, 104, 4, 0),
    PLL_RATE_MPS(675, 88, 5, 0),
    PLL_RATE_MPS(360, 75, 4, 1),
    PLL_RATE_MPS(360, 75, 4, 1),
    PLL_RATE_MPS(360, 75, 4, 1),
    PLL_RATE_MPS(970, 114, 3, 0),
    PLL_RATE_MPS(816, 128, 4, 0),
    PLL_RATE_MPS(666, 104, 4, 0),
    PLL_RATE_MPS(450, 88, 5, 0),
    PLL_RATE_MPS(240, 75, 4, 1),
    PLL_RATE_MPS(240, 75, 4, 1),
    PLL_RATE_MPS(240, 75, 4, 1),
    PLL_RATE_MPS(727, 114, 3, 0),
    PLL_RATE_MPS(612, 128, 4, 0),
    PLL_RATE_MPS(500, 104, 4, 0),
    PLL_RATE_MPS(337, 88, 5, 0),
    PLL_RATE_MPS(180, 75, 4, 1),
    PLL_RATE_MPS(180, 75, 4, 1),
    PLL_RATE_MPS(180, 75, 4, 1),
};


struct cmucal_pll cmucal_pll_list[] = {
// S5E8855
// JSON/TOP_TOP
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, TOP_PLL_SHARED0, TOP_OSCCLK_CMU, PLL_SHARED0__LOCKTIME, PLL_SHARED0__ENABLE, PLL_SHARED0__STABLE, PLL_SHARED0__PDIV, PLL_SHARED0__MDIV, PLL_SHARED0__SDIV, PLL_SHARED0__FDIV, TOP_PLL_SHARED0_rate_table, 0, 0),
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, TOP_PLL_SHARED1, TOP_OSCCLK_CMU, PLL_SHARED1__LOCKTIME, PLL_SHARED1__ENABLE, PLL_SHARED1__STABLE, PLL_SHARED1__PDIV, PLL_SHARED1__MDIV, PLL_SHARED1__SDIV, PLL_SHARED1__FDIV, TOP_PLL_SHARED1_rate_table, 0, 0),
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, TOP_PLL_SHARED2, TOP_OSCCLK_CMU, PLL_SHARED2__LOCKTIME, PLL_SHARED2__ENABLE, PLL_SHARED2__STABLE, PLL_SHARED2__PDIV, PLL_SHARED2__MDIV, PLL_SHARED2__SDIV, PLL_SHARED2__FDIV, TOP_PLL_SHARED2_rate_table, 0, 0),
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, TOP_PLL_MMC, TOP_OSCCLK_CMU, PLL_MMC__LOCKTIME, PLL_MMC__ENABLE, PLL_MMC__STABLE, PLL_MMC__PDIV, PLL_MMC__MDIV, PLL_MMC__SDIV, PLL_MMC__FDIV, TOP_PLL_MMC_rate_table, 0, 0),
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, TOP_PLL_SHARED3, TOP_OSCCLK_CMU, PLL_SHARED3__LOCKTIME, PLL_SHARED3__ENABLE, PLL_SHARED3__STABLE, PLL_SHARED3__PDIV, PLL_SHARED3__MDIV, PLL_SHARED3__SDIV, PLL_SHARED3__FDIV, TOP_PLL_SHARED3_rate_table, 0, 0),
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, TOP_PLL_MIF_SWITCH, TOP_OSCCLK_CMU, PLL_MIF_SWITCH__LOCKTIME, PLL_MIF_SWITCH__ENABLE, PLL_MIF_SWITCH__STABLE, PLL_MIF_SWITCH__PDIV, PLL_MIF_SWITCH__MDIV, PLL_MIF_SWITCH__SDIV, PLL_MIF_SWITCH__FDIV, TOP_PLL_MIF_SWITCH_rate_table, 0, 0),
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, TOP_PLL_SHARED4, TOP_OSCCLK_CMU, PLL_SHARED4__LOCKTIME, PLL_SHARED4__ENABLE, PLL_SHARED4__STABLE, PLL_SHARED4__PDIV, PLL_SHARED4__MDIV, PLL_SHARED4__SDIV, PLL_SHARED4__FDIV, TOP_PLL_SHARED4_rate_table, 0, 0),
// JSON/ALIVE_ALIVE
// JSON/PMU_PMU
// JSON/NOCL0_NOCL0
// JSON/NOCL1A_NOCL1A
// JSON/MIF_MIF0
    CLK_PLL(SEC_AP_RTL_MODULOCMU_CC_iPLL_CTRL_V5_8, MIF0_PLL_MIF_MAIN, MIF0_DFTMUX_CLK_MIF_OSCCLK, PLL_MIF_MAIN__LOCKTIME_MIF0, PLL_MIF_MAIN__ENABLE_MIF0, PLL_MIF_MAIN__STABLE_MIF0, PLL_MIF_MAIN__PDIV_MIF0, PLL_MIF_MAIN__MDIV_MIF0, PLL_MIF_MAIN__SDIV_MIF0, EMPTY_CAL_ID, MIF0_PLL_MIF_MAIN_rate_table, 0, 0),
    CLK_PLL(SEC_AP_RTL_MODULOCMU_CC_iPLL_CTRL_V5_8, MIF0_PLL_MIF_SUB, MIF0_DFTMUX_CLK_MIF_OSCCLK, PLL_MIF_SUB__LOCKTIME_MIF0, PLL_MIF_SUB__ENABLE_MIF0, PLL_MIF_SUB__STABLE_MIF0, PLL_MIF_SUB__PDIV_MIF0, PLL_MIF_SUB__MDIV_MIF0, PLL_MIF_SUB__SDIV_MIF0, EMPTY_CAL_ID, MIF0_PLL_MIF_SUB_rate_table, 0, 0),
// JSON/MIF_MIF1
    CLK_PLL(SEC_AP_RTL_MODULOCMU_CC_iPLL_CTRL_V5_8, MIF1_PLL_MIF_MAIN, MIF1_DFTMUX_CLK_MIF_OSCCLK, PLL_MIF_MAIN__LOCKTIME_MIF1, PLL_MIF_MAIN__ENABLE_MIF1, PLL_MIF_MAIN__STABLE_MIF1, PLL_MIF_MAIN__PDIV_MIF1, PLL_MIF_MAIN__MDIV_MIF1, PLL_MIF_MAIN__SDIV_MIF1, EMPTY_CAL_ID, MIF1_PLL_MIF_MAIN_rate_table, 0, 0),
    CLK_PLL(SEC_AP_RTL_MODULOCMU_CC_iPLL_CTRL_V5_8, MIF1_PLL_MIF_SUB, MIF1_DFTMUX_CLK_MIF_OSCCLK, PLL_MIF_SUB__LOCKTIME_MIF1, PLL_MIF_SUB__ENABLE_MIF1, PLL_MIF_SUB__STABLE_MIF1, PLL_MIF_SUB__PDIV_MIF1, PLL_MIF_SUB__MDIV_MIF1, PLL_MIF_SUB__SDIV_MIF1, EMPTY_CAL_ID, MIF1_PLL_MIF_SUB_rate_table, 0, 0),
// JSON/CSIS_CSIS
// JSON/CMGP_CMGP
// JSON/CHUB_CHUB
// JSON/CHUBVTS_CHUBVTS
// JSON/VTS_VTS
// JSON/DBGCORE_DBGCORE
// JSON/DPU_DPU
// JSON/GNPU0_GNPU0
// JSON/SDMA_SDMA
// JSON/DNC_DNC
// JSON/PSP_PSP
// JSON/RGBP_RGBP
// JSON/G3D_G3D
// JSON/G3DCORE_G3DCORE
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, G3DCORE_RPLL_CTRL_PLL_G3D, G3DCORE_DFTMUX_CLK_G3DCORE_OSCCLK_CMU, RPLL_CTRL_PLL_G3D__LOCKTIME, RPLL_CTRL_PLL_G3D__ENABLE, RPLL_CTRL_PLL_G3D__STABLE, RPLL_CTRL_PLL_G3D__PDIV, RPLL_CTRL_PLL_G3D__MDIV, RPLL_CTRL_PLL_G3D__SDIV, RPLL_CTRL_PLL_G3D__FDIV, G3DCORE_RPLL_CTRL_PLL_G3D_rate_table, 0, 0),
// JSON/CPUCL0_GLB_CPUCL0_GLB
// JSON/CPUCL0_CPUCL0
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, CPUCL0_RPLL_CTRL_PLL_CPUCL0, CPUCL0_OSCCLK_SUB, RPLL_CTRL_PLL_CPUCL0__LOCKTIME, RPLL_CTRL_PLL_CPUCL0__ENABLE, RPLL_CTRL_PLL_CPUCL0__STABLE, RPLL_CTRL_PLL_CPUCL0__PDIV, RPLL_CTRL_PLL_CPUCL0__MDIV, RPLL_CTRL_PLL_CPUCL0__SDIV, RPLL_CTRL_PLL_CPUCL0__FDIV, CPUCL0_RPLL_CTRL_PLL_CPUCL0_rate_table, 0, 0),
// JSON/CPUCL1_CPUCL1
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_CLDVFS_V5_9, CPUCL1_PLL_CTRL_PLL_CPUCL1, CPUCL1_OSCCLK_CPUCL1, PLL_CTRL_PLL_CPUCL1__LOCKTIME, PLL_CTRL_PLL_CPUCL1__ENABLE, PLL_CTRL_PLL_CPUCL1__STABLE, PLL_CTRL_PLL_CPUCL1__PDIV, PLL_CTRL_PLL_CPUCL1__MDIV, PLL_CTRL_PLL_CPUCL1__SDIV, PLL_CTRL_PLL_CPUCL1__FDIV, CPUCL1_PLL_CTRL_PLL_CPUCL1_rate_table, 0, 0),
// JSON/DSU_DSU
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, DSU_RPLL_CTRL_PLL_DSU, DSU_OSCCLK_SUB, RPLL_CTRL_PLL_DSU__LOCKTIME, RPLL_CTRL_PLL_DSU__ENABLE, RPLL_CTRL_PLL_DSU__STABLE, RPLL_CTRL_PLL_DSU__PDIV, RPLL_CTRL_PLL_DSU__MDIV, RPLL_CTRL_PLL_DSU__SDIV, RPLL_CTRL_PLL_DSU__FDIV, DSU_RPLL_CTRL_PLL_DSU_rate_table, 0, 0),
// JSON/MFC_MFC
// JSON/CSTAT_CSTAT
// JSON/YUVP_YUVP
// JSON/HSI_HSI
// JSON/M2M_M2M
// JSON/PERIC_PERIC
// JSON/PERIS_PERIS
// JSON/AUD_AUD
    CLK_RPLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_V5_9, AUD_PLL_AUD, AUD_OSCCLK_SUB, PLL_AUD__LOCKTIME, PLL_AUD__ENABLE, PLL_AUD__STABLE, PLL_AUD__PDIV, PLL_AUD__MDIV, PLL_AUD__SDIV, PLL_AUD__FDIV, AUD_PLL_AUD_rate_table, 0, 0),
// JSON/USB_USB
// JSON/ICPU_ICPU
// JSON/USI_USI
// JSON/S2D_S2D
    CLK_PLL(SEC_AP_RTL_MODULOCMU_CC_iPLL_CTRL_V5_8, S2D_PLL_MIF_S2D, S2D_DFTMUX_CLK_S2D_OSCCLK, PLL_MIF_S2D__LOCKTIME, PLL_MIF_S2D__ENABLE, PLL_MIF_S2D__STABLE, PLL_MIF_S2D__PDIV, PLL_MIF_S2D__MDIV, PLL_MIF_S2D__SDIV, EMPTY_CAL_ID, S2D_PLL_MIF_S2D_rate_table, 0, 0),
// JSON/SCA_SCA
// JSON/NOCL1B_NOCL1B
// JSON/CPUCL2_CPUCL2
    CLK_PLL(SEC_AP_RTL_MODULOCMU_rPLL_CTRL_CLDVFS_V5_9, CPUCL2_PLL_CTRL_PLL_CPUCL2, CPUCL2_OSCCLK_CPUCL2, PLL_CTRL_PLL_CPUCL2__LOCKTIME, PLL_CTRL_PLL_CPUCL2__ENABLE, PLL_CTRL_PLL_CPUCL2__STABLE, PLL_CTRL_PLL_CPUCL2__PDIV, PLL_CTRL_PLL_CPUCL2__MDIV, PLL_CTRL_PLL_CPUCL2__SDIV, PLL_CTRL_PLL_CPUCL2__FDIV, CPUCL2_PLL_CTRL_PLL_CPUCL2_rate_table, 0, 0),
};
unsigned int cmucal_pll_size = 18;

/******************************** MUX ********************************/

// S5E8855
// JSON/TOP_TOP
enum clk_id cmucal_TOP_MUX_CLKCMU_AUD_CPU_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_AUD_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED4_D3,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CPUCL0_SWITCH_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D3,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CPUCL0_NOCP_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_DSU_SWITCH_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D3,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CPUCL1_SWITCH_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D3,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CIS_CLK0_parents[] = {
    TOP_OSCCLK_CMU,
    TOP_PLL_SHARED0_D4,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CIS_CLK1_parents[] = {
    TOP_OSCCLK_CMU,
    TOP_PLL_SHARED0_D4,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CIS_CLK2_parents[] = {
    TOP_OSCCLK_CMU,
    TOP_PLL_SHARED0_D4,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CIS_CLK3_parents[] = {
    TOP_OSCCLK_CMU,
    TOP_PLL_SHARED0_D4,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CIS_CLK4_parents[] = {
    TOP_OSCCLK_CMU,
    TOP_PLL_SHARED0_D4,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CMU_BOOST_TOP_parents[] = {
    TOP_PLL_SHARED0_D4,
    TOP_PLL_SHARED1_D4,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CMU_BOOST_parents[] = {
    TOP_PLL_SHARED0_D4,
    TOP_PLL_SHARED1_D4,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CMU_BOOST_CPU_parents[] = {
    TOP_PLL_SHARED0_D4,
    TOP_PLL_SHARED1_D4,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CMU_BOOST_MIF0_parents[] = {
    TOP_PLL_SHARED0_D4,
    TOP_PLL_SHARED1_D4,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CSIS_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CSTAT_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CSTAT_BYRP_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_DPU_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_G3DCORE_SWITCH_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_HSI_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_HSI_UFS_EMBD_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_M2M_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_M2M_JPEG_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_M2M_GDC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_MIF1_NOCP_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_MFC_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_MIF0_NOCP_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_NOCL0_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_NOCL1A_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_PERIC_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_MMC_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_PERIC_MMC_CARD_parents[] = {
    TOP_OSCCLK_CMU,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_MMC_D1,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_PERIC_IP_parents[] = {
    TOP_PLL_SHARED0_D4,
    TOP_PLL_SHARED1_D4,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_RGBP_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_USB_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED0_D4,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_USB_USB20DRD_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED0_D4,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_YUVP_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_ALIVE_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D4,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CSIS_DCPHY_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED0_D4,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CSIS_OIS_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED0_D4,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_ICPU_NOCD_0_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_ICPU_NOCD_1_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_CMU_CUSTOM_TOP_MUX_CMUREF_parents[] = {
    TOP_MUX_CLKCMU_BOOST_RCO,
    TOP_DIV_CLKCMU_CMU_BOOST_TOP,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_GNPU0_NOC_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D4,
    TOP_PLL_SHARED4_D3,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED4_D3,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_GNPU0_XMAA_parents[] = {
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D4,
    TOP_PLL_SHARED4_D3,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED4_D3,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_SDMA_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED4_D3,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_DNC_HTU_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED4_D3,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_DNC_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED4_D3,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_PSP_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_PERIS_GIC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED1_D4,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_MMC_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_PERIS_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED1_D4,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_MMC_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_G3D_NOCP_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_USI_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_MMC_D2,
    TOP_PLL_SHARED1_D4,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_USI_IP_parents[] = {
    TOP_PLL_SHARED0_D4,
    TOP_PLL_SHARED1_D4,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CPUCL0_DBG_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_BOOST_RCO_parents[] = {
    TOP_OSCCLK_CMU,
    ALIVE_CLKALIVE_CMU_BOOST,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_MIF0_SWITCH_parents[] = {
    TOP_PLL_MIF_SWITCH_D1,
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D1,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_MIF1_SWITCH_parents[] = {
    TOP_PLL_MIF_SWITCH_D1,
    TOP_PLL_SHARED0_D1,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED1_D1,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_NOCL1B_NOC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CPUCL2_SWITCH_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED3_D1,
    TOP_PLL_SHARED4_D3,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CMU_BOOST_MIF1_parents[] = {
    TOP_PLL_SHARED0_D4,
    TOP_PLL_SHARED1_D4,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_CSTAT_MCSC_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

enum clk_id cmucal_TOP_MUX_CLKCMU_G3D_HTU_parents[] = {
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED3_D2,
    TOP_PLL_SHARED3_D3,
};

// JSON/ALIVE_ALIVE

enum clk_id cmucal_ALIVE_MUX_CLKCMU_ALIVE_BOOST_parents[] = {
    ALIVE_MUX_CLK_RCO_ALIVE_USER,
    ALIVE_RCO_400,
    ALIVE_MUX_CLKCMU_ALIVE_NOC_USER,
    ALIVE_OSCCLK_SUB,
};

enum clk_id cmucal_ALIVE_MUX_CLKCMU_AP2GNSS_parents[] = {
    ALIVE_MUX_CLKCMU_ALIVE_NOC_USER,
    ALIVE_RCO_400,
};

enum clk_id cmucal_ALIVE_MUX_CLKCMU_CHUBVTS_NOC_parents[] = {
    ALIVE_MUX_CLK_RCO_ALIVE_USER,
    ALIVE_RCO_400,
    ALIVE_MUX_CLKCMU_ALIVE_NOC_USER,
    ALIVE_OSCCLK_SUB,
};

enum clk_id cmucal_ALIVE_MUX_CLKCMU_CMGP_NOC_parents[] = {
    ALIVE_MUX_CLK_RCO_ALIVE_USER,
    ALIVE_RCO_400,
    ALIVE_MUX_CLKCMU_ALIVE_NOC_USER,
    ALIVE_OSCCLK_SUB,
};

enum clk_id cmucal_ALIVE_MUX_CLKCMU_CMGP_PERI_parents[] = {
    ALIVE_MUX_CLK_RCO_ALIVE_USER,
    ALIVE_RCO_400,
    ALIVE_MUX_CLKCMU_ALIVE_NOC_USER,
    ALIVE_OSCCLK_SUB,
};

enum clk_id cmucal_ALIVE_MUX_CLKCMU_DBGCORE_NOC_parents[] = {
    ALIVE_MUX_CLK_RCO_ALIVE_USER,
    ALIVE_RCO_400,
    ALIVE_MUX_CLKCMU_ALIVE_NOC_USER,
    ALIVE_OSCCLK_SUB,
};

enum clk_id cmucal_ALIVE_MUX_CLK_ALIVE_DBGCORE_UART_parents[] = {
    ALIVE_OSCCLK_SUB,
    ALIVE_MUX_CLK_ALIVE_NOC,
};

enum clk_id cmucal_ALIVE_MUX_CLK_ALIVE_I2C_parents[] = {
    ALIVE_OSCCLK_SUB,
    ALIVE_MUX_CLK_ALIVE_NOC,
};

enum clk_id cmucal_ALIVE_MUX_CLK_ALIVE_NOC_parents[] = {
    ALIVE_MUX_CLK_RCO_ALIVE_USER,
    ALIVE_RCO_400,
    ALIVE_MUX_CLKCMU_ALIVE_NOC_USER,
    ALIVE_OSCCLK_SUB,
};

enum clk_id cmucal_ALIVE_MUX_CLK_ALIVE_SPMI_parents[] = {
    ALIVE_MUX_CLK_ALIVE_NOC,
    ALIVE_MUX_CLK_RCO_ALIVE_SPMI_USER,
};

enum clk_id cmucal_ALIVE_MUX_CLK_ALIVE_TIMER_ASM_USER_parents[] = {
    ALIVE_OSCCLK_SUB,
    ALIVE_OSCCLK_ALIVE,
};

enum clk_id cmucal_ALIVE_MUX_CLK_ALIVE_TIMER_USER_parents[] = {
    ALIVE_OSCCLK_SUB,
    ALIVE_OSCCLK_ALIVE,
};

enum clk_id cmucal_ALIVE_MUX_CLK_ALIVE_USI0_parents[] = {
    ALIVE_OSCCLK_SUB,
    ALIVE_MUX_CLK_ALIVE_NOC,
};

// JSON/PMU_PMU
// JSON/NOCL0_NOCL0

enum clk_id cmucal_NOCL0_MUX_CLK_NOCL0_RCO_BOOST_parents[] = {
    NOCL0_MUX_CLKCMU_NOCL0_NOC_USER,
    ALIVE_DIV_CLKCMU_ALIVE_BOOST,
};

enum clk_id cmucal_NOCL0_MUX_NOCL0_CMUREF_parents[] = {
    NOCL0_OSCCLK_CMU,
    TOP_DIV_CLKCMU_CMU_BOOST,
};

// JSON/NOCL1A_NOCL1A
enum clk_id cmucal_NOCL1A_MUX_CLK_NOCL1A_RCO_BOOST_parents[] = {
    NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER,
    ALIVE_DIV_CLKCMU_ALIVE_BOOST,
};

enum clk_id cmucal_NOCL1A_MUX_NOCL1A_CMUREF_parents[] = {
    NOCL1A_OSCCLK_CMU,
    TOP_DIV_CLKCMU_CMU_BOOST,
};

// JSON/MIF_MIF0
enum clk_id cmucal_MIF0_MUX_MIF_CMUREF_parents[] = {
    MIF0_OSCCLK_CMU,
    TOP_DIV_CLKCMU_CMU_BOOST_MIF0,
};

// JSON/MIF_MIF1
enum clk_id cmucal_MIF1_MUX_MIF_CMUREF_parents[] = {
    MIF1_OSCCLK_CMU,
    TOP_DIV_CLKCMU_CMU_BOOST_MIF1,
};

// JSON/CSIS_CSIS
enum clk_id cmucal_CSIS_MUX_CLK_CSIS_DCPHY_parents[] = {
    CSIS_MUX_CLKCMU_CSIS_DCPHY_USER,
    CSIS_MUX_CLKCMU_CSIS_NOC_USER,
};

// JSON/CMGP_CMGP
enum clk_id cmucal_CMGP_MUX_CLK_CMGP_I2C_parents[] = {
    CMGP_MUX_CLKCMU_CMGP_RCO_USER,
    CMGP_MUX_CLKCMU_CMGP_PERI_USER,
};

enum clk_id cmucal_CMGP_MUX_CLK_CMGP_I3C_parents[] = {
    CMGP_MUX_CLKCMU_CMGP_RCO_USER,
    CMGP_MUX_CLKCMU_CMGP_PERI_USER,
};

enum clk_id cmucal_CMGP_MUX_CLK_CMGP_NOC_parents[] = {
    CMGP_MUX_CLKCMU_CMGP_RCO_USER,
    CMGP_MUX_CLKCMU_CMGP_NOC_USER,
};

enum clk_id cmucal_CMGP_MUX_CLK_CMGP_USI0_parents[] = {
    CMGP_MUX_CLKCMU_CMGP_RCO_USER,
    CMGP_MUX_CLKCMU_CMGP_PERI_USER,
};

enum clk_id cmucal_CMGP_MUX_CLK_CMGP_USI1_parents[] = {
    CMGP_MUX_CLKCMU_CMGP_RCO_USER,
    CMGP_MUX_CLKCMU_CMGP_PERI_USER,
};

enum clk_id cmucal_CMGP_MUX_CLK_CMGP_USI2_parents[] = {
    CMGP_MUX_CLKCMU_CMGP_RCO_USER,
    CMGP_MUX_CLKCMU_CMGP_PERI_USER,
};

enum clk_id cmucal_CMGP_MUX_CLK_CMGP_USI3_parents[] = {
    CMGP_MUX_CLKCMU_CMGP_RCO_USER,
    CMGP_MUX_CLKCMU_CMGP_PERI_USER,
};

enum clk_id cmucal_CMGP_MUX_CLK_CMGP_USI4_parents[] = {
    CMGP_MUX_CLKCMU_CMGP_RCO_USER,
    CMGP_MUX_CLKCMU_CMGP_PERI_USER,
};

// JSON/CHUB_CHUB
enum clk_id cmucal_CHUB_MUX_CLK_CHUB_I2C_parents[] = {
    CHUB_MUX_CLKCMU_CHUB_RCO_USER,
    CHUB_MUX_CLKCMU_CHUB_NOC_USER,
};

enum clk_id cmucal_CHUB_MUX_CLK_CHUB_NOC_parents[] = {
    CHUB_MUX_CLKCMU_CHUB_RCO_USER,
    CHUB_MUX_CLKCMU_CHUB_NOC_USER,
};

enum clk_id cmucal_CHUB_MUX_CLK_CHUB_TIMER_parents[] = {
    CHUB_OSCCLK_SUB,
    CHUB_RTCCLK_CHUB,
};

enum clk_id cmucal_CHUB_MUX_CLK_CHUB_USI0_parents[] = {
    CHUB_MUX_CLKCMU_CHUB_RCO_USER,
    CHUB_MUX_CLKCMU_CHUB_NOC_USER,
};

enum clk_id cmucal_CHUB_MUX_CLK_CHUB_USI1_parents[] = {
    CHUB_MUX_CLKCMU_CHUB_RCO_USER,
    CHUB_MUX_CLKCMU_CHUB_NOC_USER,
};

enum clk_id cmucal_CHUB_MUX_CLK_CHUB_USI2_parents[] = {
    CHUB_MUX_CLKCMU_CHUB_RCO_USER,
    CHUB_MUX_CLKCMU_CHUB_NOC_USER,
};

enum clk_id cmucal_CHUB_MUX_CLK_CHUB_USI3_parents[] = {
    CHUB_MUX_CLKCMU_CHUB_RCO_USER,
    CHUB_MUX_CLKCMU_CHUB_NOC_USER,
};

// JSON/CHUBVTS_CHUBVTS
enum clk_id cmucal_CHUBVTS_MUX_CLK_CHUBVTS_NOC_parents[] = {
    CHUBVTS_MUX_CLKCMU_CHUBVTS_RCO_USER,
    CHUBVTS_MUX_CLKCMU_CHUBVTS_NOC_USER,
};

// JSON/VTS_VTS
enum clk_id cmucal_VTS_MUX_CLK_VTS_DMIC_AUD_parents[] = {
    VTS_MUX_CLKCMU_VTS_RCO_USER,
    VTS_MUX_CLKCMU_AUD_DMIC_BUS_USER,
};

enum clk_id cmucal_VTS_MUX_CLK_VTS_NOC_parents[] = {
    VTS_MUX_CLKCMU_VTS_RCO_USER,
    VTS_MUX_CLKCMU_VTS_NOC_USER,
};

// JSON/DBGCORE_DBGCORE
// JSON/DPU_DPU
// JSON/GNPU0_GNPU0
// JSON/SDMA_SDMA
// JSON/DNC_DNC
// JSON/PSP_PSP
// JSON/RGBP_RGBP

enum clk_id cmucal_RGBP_MUX_RGBP_CMUREF_parents[] = {
    RGBP_OSCCLK_CMU,
    RGBP_OSCCLK_CMU,
};

// JSON/G3D_G3D
// JSON/G3DCORE_G3DCORE

enum clk_id cmucal_G3DCORE_MUX_CLK_G3DCORE_PLL_parents[] = {
    G3DCORE_RPLL_CTRL_PLL_G3D_D1,
    G3DCORE_MUX_CLKCMU_G3DCORE_SWITCH_USER,
    G3DCORE_OSCCLK_SUB,
    G3DCORE_OSCCLK_SUB,
};

// JSON/CPUCL0_GLB_CPUCL0_GLB

// JSON/CPUCL0_CPUCL0

enum clk_id cmucal_CPUCL0_MUX_CLK_CPUCL0_HTU_PLL_parents[] = {
    CPUCL0_MUX_CLK_CPUCL0_PLL3,
    CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
    CPUCL0_OSCCLK_SUB,
    CPUCL0_OSCCLK_SUB,
};

enum clk_id cmucal_CPUCL0_MUX_CLK_CPUCL0_PLL_parents[] = {
    CPUCL0_RPLL_CTRL_PLL_CPUCL0_D1,
    CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
    CPUCL0_OSCCLK_SUB,
    CPUCL0_OSCCLK_SUB,
};

enum clk_id cmucal_CPUCL0_MUX_CLK_CPUCL0_PLL3_parents[] = {
    CPUCL0_RPLL_CTRL_PLL_CPUCL0_D2,
    CPUCL0_RPLL_CTRL_PLL_CPUCL0_D3,
    CPUCL0_RPLL_CTRL_PLL_CPUCL0_D4,
    CPUCL0_OSCCLK_SUB,
};

enum clk_id cmucal_CPUCL0_MUX_CPUCL0_CMUREF_parents[] = {
    CPUCL0_OSCCLK_SUB,
    TOP_DIV_CLKCMU_CMU_BOOST_CPU,
};

// JSON/CPUCL1_CPUCL1

enum clk_id cmucal_CPUCL1_MUX_CLK_CPUCL1_ATB_parents[] = {
    CPUCL1_MUX_CLK_CPUCL1_IDLECLKDOWN,
    CPUCL1_CPUCL1_CPM,
};

enum clk_id cmucal_CPUCL1_MUX_CLK_CPUCL1_HTU_parents[] = {
    CPUCL1_MUX_CLK_CPUCL1_PLL3,
    CPUCL1_MUX_CLKCMU_CPUCL1_SWITCH_USER,
    CPUCL1_OSCCLK_CPUCL1,
    CPUCL1_OSCCLK_CPUCL1,
};

enum clk_id cmucal_CPUCL1_MUX_CLK_CPUCL1_IDLECLKDOWN_parents[] = {
    CPUCL1_CPUCL1_CPM,
    CPUCL1_MUX_CLKCMU_CPUCL1_SWITCH_USER,
    CPUCL1_OSCCLK_CPUCL1,
    CPUCL1_OSCCLK_CPUCL1,
};

enum clk_id cmucal_CPUCL1_MUX_CLK_CPUCL1_PLL3_parents[] = {
    CPUCL1_PLL_CTRL_PLL_CPUCL1_D2,
    CPUCL1_PLL_CTRL_PLL_CPUCL1_D3,
    CPUCL1_PLL_CTRL_PLL_CPUCL1_D4,
    CPUCL1_OSCCLK_CPUCL1,
};

enum clk_id cmucal_CPUCL1_MUX_CPUCL1_CMUREF_parents[] = {
    CPUCL1_OSCCLK_CMU,
    TOP_DIV_CLKCMU_CMU_BOOST_CPU,
};

// JSON/DSU_DSU

enum clk_id cmucal_DSU_MUX_CLK_DSU_HTU_PLL_parents[] = {
    DSU_RPLL_CTRL_PLL_DSU_D2,
    DSU_RPLL_CTRL_PLL_DSU_D3,
    DSU_MUX_CLKCMU_DSU_SWITCH_USER,
    DSU_OSCCLK_SUB,
};

enum clk_id cmucal_DSU_MUX_CLK_DSU_PLL_parents[] = {
    DSU_RPLL_CTRL_PLL_DSU_D1,
    DSU_MUX_CLKCMU_DSU_SWITCH_USER,
    DSU_OSCCLK_SUB,
    DSU_OSCCLK_SUB,
};

enum clk_id cmucal_DSU_MUX_DSU_CMUREF_parents[] = {
    DSU_OSCCLK_SUB,
    TOP_DIV_CLKCMU_CMU_BOOST_CPU,
};

// JSON/MFC_MFC
// JSON/CSTAT_CSTAT
// JSON/YUVP_YUVP
// JSON/HSI_HSI
// JSON/M2M_M2M
// JSON/PERIC_PERIC

enum clk_id cmucal_PERIC_MUX_CLK_PERIC_I2C_parents[] = {
    PERIC_OSCCLK_SUB,
    PERIC_MUX_CLKCMU_PERIC_IP_USER,
};

enum clk_id cmucal_PERIC_MUX_CLK_PERIC_UART_DBG_parents[] = {
    PERIC_OSCCLK_SUB,
    PERIC_MUX_CLKCMU_PERIC_IP_USER,
};

enum clk_id cmucal_PERIC_MUX_CLK_PERIC_USI00_parents[] = {
    PERIC_OSCCLK_SUB,
    PERIC_MUX_CLKCMU_PERIC_IP_USER,
};

enum clk_id cmucal_PERIC_MUX_CLK_PERIC_USI01_parents[] = {
    PERIC_OSCCLK_SUB,
    PERIC_MUX_CLKCMU_PERIC_IP_USER,
};

enum clk_id cmucal_PERIC_MUX_CLK_PERIC_USI02_parents[] = {
    PERIC_OSCCLK_SUB,
    PERIC_MUX_CLKCMU_PERIC_IP_USER,
};

enum clk_id cmucal_PERIC_MUX_CLK_PERIC_USI03_parents[] = {
    PERIC_OSCCLK_SUB,
    PERIC_MUX_CLKCMU_PERIC_IP_USER,
};

enum clk_id cmucal_PERIC_MUX_CLK_PERIC_USI04_parents[] = {
    PERIC_OSCCLK_SUB,
    PERIC_MUX_CLKCMU_PERIC_IP_USER,
};

enum clk_id cmucal_PERIC_MUX_CLK_PERIC_USI09_USI_OIS_parents[] = {
    PERIC_OSCCLK_SUB,
    PERIC_MUX_CLKCMU_PERIC_IP_USER,
};

enum clk_id cmucal_PERIC_MUX_CLK_PERIC_USI10_USI_OIS_parents[] = {
    PERIC_OSCCLK_SUB,
    PERIC_MUX_CLKCMU_PERIC_IP_USER,
};

// JSON/PERIS_PERIS
enum clk_id cmucal_PERIS_MUX_CLK_PERIS_GIC_parents[] = {
    PERIS_MUX_CLK_PERIS_GIC_USER,
    PERIS_OSCCLK_SUB,
};

// JSON/AUD_AUD
enum clk_id cmucal_AUD_MUX_CLKVTS_AUD_DMIC_parents[] = {
    AUD_OSCCLK_SUB,
    VTS_DIV_CLK_VTS_DMIC_AUD,
};

enum clk_id cmucal_AUD_MUX_CLK_AUD_AUDIF_parents[] = {
    AUD_PLL_AUD_D3,
    AUD_PLL_AUD_D4,
};

enum clk_id cmucal_AUD_MUX_CLK_AUD_CPU_parents[] = {
    AUD_MUX_CLK_AUD_CPU_PLL,
    AUD_MUX_CLKCMU_AUD_CPU_USER,
};

enum clk_id cmucal_AUD_MUX_CLK_AUD_CPU_PLL_parents[] = {
    AUD_PLL_AUD_D1,
    AUD_PLL_AUD_D2,
    AUD_PLL_AUD_D3,
    AUD_PLL_AUD_D4,
};

enum clk_id cmucal_AUD_MUX_CLK_AUD_DSIF_parents[] = {
    AUD_DIV_CLK_AUD_AUDIF,
    AUD_CLKIO_AUD_DSIF,
};

enum clk_id cmucal_AUD_MUX_CLK_AUD_FM_parents[] = {
    AUD_OSCCLK_SUB,
    AUD_TICK_USB,
};

enum clk_id cmucal_AUD_MUX_CLK_AUD_MISC_parents[] = {
    AUD_PLL_AUD_D4,
    AUD_PLL_AUD_D3,
};

enum clk_id cmucal_AUD_MUX_CLK_AUD_NOC_parents[] = {
    AUD_MUX_CLK_AUD_NOC_PLL,
    AUD_MUX_CLKCMU_AUD_NOC_USER,
};

enum clk_id cmucal_AUD_MUX_CLK_AUD_NOC_PLL_parents[] = {
    AUD_PLL_AUD_D1,
    AUD_PLL_AUD_D2,
    AUD_PLL_AUD_D3,
    AUD_PLL_AUD_D4,
};

enum clk_id cmucal_AUD_MUX_CLK_AUD_PCMC_parents[] = {
    AUD_MUX_CP_PCMC_CLK_USER,
    AUD_DIV_CLK_AUD_PCMC,
};

enum clk_id cmucal_AUD_MUX_CLK_AUD_UAIF0_parents[] = {
    AUD_DIV_CLK_AUD_AUDIF,
    AUD_IOCLK_AUDIOCDCLK0,
};

enum clk_id cmucal_AUD_MUX_CLK_AUD_UAIF1_parents[] = {
    AUD_DIV_CLK_AUD_AUDIF,
    AUD_IOCLK_AUDIOCDCLK1,
};

enum clk_id cmucal_AUD_MUX_CLK_AUD_UAIF2_parents[] = {
    AUD_DIV_CLK_AUD_AUDIF,
    AUD_IOCLK_AUDIOCDCLK2,
};

enum clk_id cmucal_AUD_MUX_CLK_AUD_UAIF3_parents[] = {
    AUD_DIV_CLK_AUD_AUDIF,
    AUD_IOCLK_AUDIOCDCLK3,
};

enum clk_id cmucal_AUD_MUX_CLK_AUD_UAIF4_parents[] = {
    AUD_DIV_CLK_AUD_AUDIF,
    AUD_IOCLK_AUDIOCDCLK4,
};

enum clk_id cmucal_AUD_MUX_CLK_AUD_UAIF5_parents[] = {
    AUD_DIV_CLK_AUD_AUDIF,
    AUD_OSCCLK_SUB,
};

enum clk_id cmucal_AUD_MUX_CLK_AUD_UAIF6_parents[] = {
    AUD_DIV_CLK_AUD_AUDIF,
    AUD_IOCLK_AUDIOCDCLK6,
};

enum clk_id cmucal_AUD_MUX_HCHGEN_CLK_AUD_CPU_parents[] = {
    AUD_MUX_CLK_AUD_CPU,
    AUD_OSCCLK_SUB,
};

// JSON/USB_USB
enum clk_id cmucal_USB_MUX_CLK_USB_USB20DRD_parents[] = {
    USB_OSCCLK_USB_LINK,
    USB_MUX_CLKCMU_USB_USB20DRD_USER,
};

// JSON/ICPU_ICPU
// JSON/USI_USI
enum clk_id cmucal_USI_MUX_CLK_USI_I2C_parents[] = {
    USI_OSCCLK_SUB,
    USI_MUX_CLKCMU_USI_IP_USER,
};

enum clk_id cmucal_USI_MUX_CLK_USI_USI06_parents[] = {
    USI_OSCCLK_SUB,
    USI_MUX_CLKCMU_USI_IP_USER,
};

enum clk_id cmucal_USI_MUX_CLK_USI_USI07_parents[] = {
    USI_OSCCLK_SUB,
    USI_MUX_CLKCMU_USI_IP_USER,
};

// JSON/S2D_S2D
enum clk_id cmucal_S2D_MUX_CLK_S2D_CORE_parents[] = {
    S2D_OSCCLK_SUB,
    S2D_DIV_CLK_MIF_NOCD_S2D,
};

// JSON/SCA_SCA
enum clk_id cmucal_SCA_MUX_CLK_SCA_TIMER_ASM_USER_parents[] = {
    SCA_OSCCLK_APM,
    SCA_OSCCLK_SCA,
};

// JSON/NOCL1B_NOCL1B
enum clk_id cmucal_NOCL1B_MUX_NOCL1B_CMUREF_parents[] = {
    NOCL1B_OSCCLK_CMU,
    TOP_DIV_CLKCMU_CMU_BOOST,
};

// JSON/CPUCL2_CPUCL2
enum clk_id cmucal_CPUCL2_MUX_CLK_CPUCL2_ATB_parents[] = {
    CPUCL2_MUX_CLK_CPUCL2_IDLECLKDOWN,
    CPUCL2_CPUCL2_CPM,
};

enum clk_id cmucal_CPUCL2_MUX_CLK_CPUCL2_HTU_parents[] = {
    CPUCL2_MUX_CLK_CPUCL2_PLL3,
    CPUCL2_MUX_CLKCMU_CPUCL2_SWITCH_USER,
    CPUCL2_OSCCLK_CPUCL2,
    CPUCL2_OSCCLK_CPUCL2,
};

enum clk_id cmucal_CPUCL2_MUX_CLK_CPUCL2_IDLECLKDOWN_parents[] = {
    CPUCL2_CPUCL2_CPM,
    CPUCL2_MUX_CLKCMU_CPUCL2_SWITCH_USER,
    CPUCL2_OSCCLK_CPUCL2,
    CPUCL2_OSCCLK_CPUCL2,
};

enum clk_id cmucal_CPUCL2_MUX_CLK_CPUCL2_PLL3_parents[] = {
    CPUCL2_PLL_CTRL_PLL_CPUCL2_D2,
    CPUCL2_PLL_CTRL_PLL_CPUCL2_D3,
    CPUCL2_PLL_CTRL_PLL_CPUCL2_D4,
    CPUCL2_OSCCLK_CPUCL2,
};

enum clk_id cmucal_CPUCL2_MUX_CPUCL2_CMUREF_parents[] = {
    CPUCL2_OSCCLK_CMU,
    TOP_DIV_CLKCMU_CMU_BOOST_CPU,
};


// S5E8855
// JSON/TOP_TOP
// JSON/ALIVE_ALIVE
enum clk_id cmucal_ALIVE_MUX_CLKCMU_ALIVE_NOC_USER_parents[] = {
    ALIVE_OSCCLK_SUB,
    TOP_DIV_CLKCMU_ALIVE_NOC,
};

enum clk_id cmucal_ALIVE_MUX_CLK_RCO_ALIVE_SPMI_USER_parents[] = {
    ALIVE_OSCCLK_SUB,
    ALIVE_OSCCLK_RCO_SPMI,
};

enum clk_id cmucal_ALIVE_MUX_CLK_RCO_ALIVE_USER_parents[] = {
    ALIVE_OSCCLK_SUB,
    ALIVE_CLK_RCO_ALIVE,
};

// JSON/PMU_PMU
// JSON/NOCL0_NOCL0
enum clk_id cmucal_NOCL0_MUX_CLKCMU_NOCL0_NOC_USER_parents[] = {
    NOCL0_OSCCLK_SUB,
    TOP_DIV_CLKCMU_NOCL0_NOC,
};

// JSON/NOCL1A_NOCL1A
enum clk_id cmucal_NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER_parents[] = {
    NOCL1A_OSCCLK_SUB,
    TOP_DIV_CLKCMU_NOCL1A_NOC,
};

// JSON/MIF_MIF0
enum clk_id cmucal_MIF0_CLKMUX_MIF_DDRPHY2X_parents[] = {
    MIF0_OSCCLK_SUB,
    TOP_GATE_CLKCMU_MIF0_SWITCH,
    MIF0_PLL_MIF_MAIN,
    MIF0_PLL_MIF_SUB,
};

enum clk_id cmucal_MIF0_MUX_CLKCMU_MIF_NOCP_USER_parents[] = {
    MIF0_OSCCLK_SUB,
    TOP_DIV_CLKCMU_MIF0_NOCP,
};

// JSON/MIF_MIF1
enum clk_id cmucal_MIF1_CLKMUX_MIF_DDRPHY2X_parents[] = {
    MIF1_OSCCLK_SUB,
    TOP_GATE_CLKCMU_MIF1_SWITCH,
    MIF1_PLL_MIF_MAIN,
    MIF1_PLL_MIF_SUB,
};

enum clk_id cmucal_MIF1_MUX_CLKCMU_MIF_NOCP_USER_parents[] = {
    MIF1_OSCCLK_SUB,
    TOP_DIV_CLKCMU_MIF1_NOCP,
};

// JSON/CSIS_CSIS
enum clk_id cmucal_CSIS_MUX_CLKCMU_CSIS_DCPHY_USER_parents[] = {
    CSIS_OSCCLK_CSIS,
    TOP_DIV_CLKCMU_CSIS_DCPHY,
};

enum clk_id cmucal_CSIS_MUX_CLKCMU_CSIS_NOC_USER_parents[] = {
    CSIS_OSCCLK_CSIS,
    TOP_DIV_CLKCMU_CSIS_NOC,
};

enum clk_id cmucal_CSIS_MUX_CLKCMU_CSIS_OIS_USER_parents[] = {
    CSIS_OSCCLK_CSIS,
    TOP_DIV_CLKCMU_CSIS_OIS,
};

// JSON/CMGP_CMGP
enum clk_id cmucal_CMGP_MUX_CLKCMU_CMGP_NOC_USER_parents[] = {
    CMGP_OSCCLK_SUB,
    ALIVE_DIV_CLK_ALIVE_CMGP_NOC,
};

enum clk_id cmucal_CMGP_MUX_CLKCMU_CMGP_PERI_USER_parents[] = {
    CMGP_OSCCLK_SUB,
    ALIVE_DIV_CLK_ALIVE_CMGP_PERI_ALIVE,
};

enum clk_id cmucal_CMGP_MUX_CLKCMU_CMGP_RCO_USER_parents[] = {
    CMGP_OSCCLK_SUB,
    ALIVE_GATE_CLKCMU_CMGP,
};

// JSON/CHUB_CHUB
enum clk_id cmucal_CHUB_MUX_CLKCMU_CHUB_NOC_USER_parents[] = {
    CHUB_OSCCLK_SUB,
    CHUBVTS_MUX_CLKCMU_CHUBVTS_NOC_USER,
};

enum clk_id cmucal_CHUB_MUX_CLKCMU_CHUB_RCO_USER_parents[] = {
    CHUB_OSCCLK_SUB,
    CHUBVTS_MUX_CLKCMU_CHUBVTS_RCO_USER,
};

// JSON/CHUBVTS_CHUBVTS
enum clk_id cmucal_CHUBVTS_MUX_CLKCMU_CHUBVTS_NOC_USER_parents[] = {
    CHUBVTS_OSCCLK_SUB,
    ALIVE_DIV_CLK_ALIVE_CHUBVTS_NOC,
};

enum clk_id cmucal_CHUBVTS_MUX_CLKCMU_CHUBVTS_RCO_USER_parents[] = {
    CHUBVTS_OSCCLK_SUB,
    ALIVE_CLKALIVE_CHUBVTS_RCO__ALV,
};

// JSON/VTS_VTS
enum clk_id cmucal_VTS_MUX_CLKCMU_AUD_DMIC_BUS_USER_parents[] = {
    VTS_OSCCLK_SUB,
    AUD_DIV_CLK_AUD_AUDIF,
};

enum clk_id cmucal_VTS_MUX_CLKCMU_VTS_NOC_USER_parents[] = {
    VTS_OSCCLK_SUB,
    CHUBVTS_MUX_CLKCMU_CHUBVTS_NOC_USER,
};

enum clk_id cmucal_VTS_MUX_CLKCMU_VTS_RCO_USER_parents[] = {
    VTS_OSCCLK_SUB,
    CHUBVTS_MUX_CLKCMU_CHUBVTS_RCO_USER,
};

// JSON/DBGCORE_DBGCORE
enum clk_id cmucal_DBGCORE_MUX_CLKCMU_DBGCORE_USER_parents[] = {
    DBGCORE_OSCCLK_SUB,
    ALIVE_DIV_CLK_ALIVE_DBGCORE_NOC,
};

// JSON/DPU_DPU
enum clk_id cmucal_DPU_MUX_CLKCMU_DPU_NOC_USER_parents[] = {
    DPU_OSCCLK_SUB,
    TOP_DIV_CLKCMU_DPU_NOC,
};

// JSON/GNPU0_GNPU0
enum clk_id cmucal_GNPU0_MUX_CLKCMU_GNPU0_NOC_USER_parents[] = {
    GNPU0_OSCCLK_GNPU0,
    TOP_DIV_CLKCMU_GNPU0_NOC,
};

enum clk_id cmucal_GNPU0_MUX_CLKCMU_GNPU0_XMAA_USER_parents[] = {
    GNPU0_OSCCLK_GNPU0,
    TOP_DIV_CLKCMU_GNPU0_XMAA,
};

// JSON/SDMA_SDMA
enum clk_id cmucal_SDMA_MUC_CLKCMU_SDMA_NOC_USER_parents[] = {
    SDMA_OSCCLK_SDMA,
    TOP_DIV_CLKCMU_SDMA_NOC,
};

// JSON/DNC_DNC
enum clk_id cmucal_DNC_MUX_CLKCMU_DNC_HTU_USER_parents[] = {
    DNC_OSCCLK_SUB,
    TOP_DIV_CLKCMU_DNC_HTU,
};

enum clk_id cmucal_DNC_MUX_CLKCMU_DNC_NOC_USER_parents[] = {
    DNC_OSCCLK_SUB,
    TOP_DIV_CLKCMU_DNC_NOC,
};

// JSON/PSP_PSP
enum clk_id cmucal_PSP_MUX_CLKCMU_PSP_NOC_USER_parents[] = {
    PSP_OSCCLK_SUB,
    TOP_DIV_CLKCMU_PSP_NOC,
};

// JSON/RGBP_RGBP
enum clk_id cmucal_RGBP_MUX_CLKCMU_RGBP_NOC_USER_parents[] = {
    RGBP_OSCCLK_SUB,
    TOP_DIV_CLKCMU_RGBP_NOC,
};

// JSON/G3D_G3D
enum clk_id cmucal_G3D_MUX_CLKCMU_G3D_HTU_parents[] = {
    G3D_OSCCLK_SUB,
    TOP_DIV_CLKCMU_G3D_HTU,
};

enum clk_id cmucal_G3D_MUX_CLKCMU_G3D_NOCP_parents[] = {
    G3D_OSCCLK_SUB,
    TOP_DIV_CLKCMU_G3D_NOCP,
};

// JSON/G3DCORE_G3DCORE
enum clk_id cmucal_G3DCORE_MUX_CLKCMU_G3DCORE_SWITCH_USER_parents[] = {
    G3DCORE_OSCCLK_SUB,
    TOP_DIV_CLKCMU_G3DCORE_SWITCH,
};

// JSON/CPUCL0_GLB_CPUCL0_GLB
enum clk_id cmucal_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_DBG_NOC_USER_parents[] = {
    CPUCL0_GLB_OSCCLK_SUB,
    TOP_DIV_CLKCMU_CPUCL0_DBG_NOC,
};

enum clk_id cmucal_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER_parents[] = {
    CPUCL0_GLB_OSCCLK_SUB,
    TOP_DIV_CLKCMU_CPUCL0_NOCP,
};

// JSON/CPUCL0_CPUCL0
enum clk_id cmucal_CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER_parents[] = {
    CPUCL0_OSCCLK_SUB,
    TOP_DIV_CLKCMU_CPUCL0_SWITCH,
};

// JSON/CPUCL1_CPUCL1
enum clk_id cmucal_CPUCL1_MUX_CLKCMU_CPUCL1_SWITCH_USER_parents[] = {
    CPUCL1_OSCCLK_CPUCL1,
    TOP_DIV_CLKCMU_CPUCL1_SWITCH,
};

// JSON/DSU_DSU
enum clk_id cmucal_DSU_MUX_CLKCMU_DSU_SWITCH_USER_parents[] = {
    DSU_OSCCLK_SUB,
    TOP_DIV_CLKCMU_DSU_SWITCH,
};

// JSON/MFC_MFC
enum clk_id cmucal_MFC_MUX_CLKCMU_MFC_NOC_USER_parents[] = {
    MFC_OSCCLK_SUB,
    TOP_DIV_CLKCMU_MFC_NOC,
};

// JSON/CSTAT_CSTAT
enum clk_id cmucal_CSTAT_MUX_CLKCMU_CSTAT_BYRP_USER_parents[] = {
    CSTAT_OSCCLK_SUB,
    TOP_DIV_CLKCMU_CSTAT_BYRP,
};

enum clk_id cmucal_CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER_parents[] = {
    CSTAT_OSCCLK_SUB,
    TOP_DIV_CLKCMU_CSTAT_MCSC,
};

enum clk_id cmucal_CSTAT_MUX_CLKCMU_CSTAT_NOC_USER_parents[] = {
    CSTAT_OSCCLK_SUB,
    TOP_DIV_CLKCMU_CSTAT_NOC,
};

// JSON/YUVP_YUVP
enum clk_id cmucal_YUVP_MUX_CLKCMU_YUVP_NOC_USER_parents[] = {
    YUVP_OSCCLK_SUB,
    TOP_DIV_CLKCMU_YUVP_NOC,
};

// JSON/HSI_HSI
enum clk_id cmucal_HSI_MUX_CLKCMU_HSI_NOC_USER_parents[] = {
    HSI_OSCCLK_SUB,
    TOP_DIV_CLKCMU_HSI_NOC,
};

enum clk_id cmucal_HSI_MUX_CLKCMU_HSI_UFS_EMBD_USER_parents[] = {
    HSI_OSCCLK_SUB,
    TOP_DIV_CLKCMU_HSI_UFS_EMBD,
};

// JSON/M2M_M2M
enum clk_id cmucal_M2M_MUX_CLKCMU_M2M_GDC_USER_parents[] = {
    M2M_OSCCLK_SUB,
    TOP_DIV_CLKCMU_M2M_GDC,
};

enum clk_id cmucal_M2M_MUX_CLKCMU_M2M_JPEG_USER_parents[] = {
    M2M_OSCCLK_SUB,
    TOP_DIV_CLKCMU_M2M_JPEG,
};

enum clk_id cmucal_M2M_MUX_CLKCMU_M2M_NOC_USER_parents[] = {
    M2M_OSCCLK_SUB,
    TOP_DIV_CLKCMU_M2M_NOC,
};

// JSON/PERIC_PERIC
enum clk_id cmucal_PERIC_MUX_CLKCMU_PERIC_IP_USER_parents[] = {
    PERIC_OSCCLK_SUB,
    TOP_DIV_CLKCMU_PERIC_IP,
};

enum clk_id cmucal_PERIC_MUX_CLKCMU_PERIC_MMC_CARD_USER_parents[] = {
    PERIC_OSCCLK_SUB,
    TOP_DIV_CLKCMU_PERIC_MMC_CARD,
};

enum clk_id cmucal_PERIC_MUX_CLKCMU_PERIC_NOC_USER_parents[] = {
    PERIC_OSCCLK_SUB,
    TOP_DIV_CLKCMU_PERIC_NOC,
};

// JSON/PERIS_PERIS
enum clk_id cmucal_PERIS_MUX_CLKCMU_PERIS_NOC_USER_parents[] = {
    PERIS_OSCCLK_SUB,
    TOP_DIV_CLKCMU_PERIS_NOC,
};

enum clk_id cmucal_PERIS_MUX_CLK_PERIS_GIC_USER_parents[] = {
    PERIS_OSCCLK_SUB,
    TOP_DIV_CLKCMU_PERIS_GIC,
};

// JSON/AUD_AUD
enum clk_id cmucal_AUD_MUX_CLKCMU_AUD_CPU_USER_parents[] = {
    AUD_OSCCLK_SUB,
    TOP_DIV_CLKCMU_AUD_CPU,
};

enum clk_id cmucal_AUD_MUX_CLKCMU_AUD_NOC_USER_parents[] = {
    AUD_OSCCLK_SUB,
    TOP_DIV_CLKCMU_AUD_NOC,
};

enum clk_id cmucal_AUD_MUX_CP_PCMC_CLK_USER_parents[] = {
    AUD_OSCCLK_SUB,
    AUD_CP_PCMC_CLK,
};

// JSON/USB_USB
enum clk_id cmucal_USB_MUX_CLKCMU_USB_NOC_USER_parents[] = {
    USB_OSCCLK_SUB,
    TOP_DIV_CLKCMU_USB_NOC,
};

enum clk_id cmucal_USB_MUX_CLKCMU_USB_USB20DRD_USER_parents[] = {
    USB_OSCCLK_SUB,
    TOP_DIV_CLKCMU_USB_USB20DRD,
};

// JSON/ICPU_ICPU
enum clk_id cmucal_ICPU_MUX_CLKCMU_ICPU_NOCD_1_USER_parents[] = {
    ICPU_OSCCLK_SUB,
    TOP_DIV_CLKCMU_ICPU_NOCD_1,
};

enum clk_id cmucal_ICPU_MUX_CLKCMU_ICPU_NOC_0_USER_parents[] = {
    ICPU_OSCCLK_SUB,
    TOP_DIV_CLKCMU_ICPU_NOCD_0,
};

// JSON/USI_USI
enum clk_id cmucal_USI_MUX_CLKCMU_USI_IP_USER_parents[] = {
    USI_OSCCLK_SUB,
    TOP_DIV_CLKCMU_USI_IP,
};

enum clk_id cmucal_USI_MUX_CLKCMU_USI_NOC_USER_parents[] = {
    USI_OSCCLK_SUB,
    TOP_DIV_CLKCMU_USI_NOC,
};

// JSON/S2D_S2D
enum clk_id cmucal_S2D_CLKMUX_MIF_DDRPHY2X_S2D_parents[] = {
    S2D_OSCCLK_SUB,
    S2D_PLL_MIF_S2D,
    S2D_PLL_MIF_S2D,
    S2D_PLL_MIF_S2D,
};

// JSON/SCA_SCA
// JSON/NOCL1B_NOCL1B
enum clk_id cmucal_NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER_parents[] = {
    NOCL1B_OSCCLK_SUB,
    TOP_DIV_CLKCMU_NOCL1B_NOC,
};

// JSON/CPUCL2_CPUCL2
enum clk_id cmucal_CPUCL2_MUX_CLKCMU_CPUCL2_SWITCH_USER_parents[] = {
    CPUCL2_OSCCLK_CPUCL2,
    TOP_DIV_CLKCMU_CPUCL2_SWITCH,
};


struct cmucal_mux cmucal_mux_list[] = {
// S5E8855
// JSON/TOP_TOP
    CLK_MUX(TOP_MUX_CLKCMU_AUD_CPU, cmucal_TOP_MUX_CLKCMU_AUD_CPU_parents, MUX_CLKCMU_AUD_CPU__SELECT, MUX_CLKCMU_AUD_CPU__BUSY, MUX_CLKCMU_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_AUD_NOC, cmucal_TOP_MUX_CLKCMU_AUD_NOC_parents, MUX_CLKCMU_AUD_NOC__SELECT, MUX_CLKCMU_AUD_NOC__BUSY, MUX_CLKCMU_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CPUCL0_SWITCH, cmucal_TOP_MUX_CLKCMU_CPUCL0_SWITCH_parents, MUX_CLKCMU_CPUCL0_SWITCH__SELECT, MUX_CLKCMU_CPUCL0_SWITCH__BUSY, MUX_CLKCMU_CPUCL0_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CPUCL0_NOCP, cmucal_TOP_MUX_CLKCMU_CPUCL0_NOCP_parents, MUX_CLKCMU_CPUCL0_NOCP__SELECT, MUX_CLKCMU_CPUCL0_NOCP__BUSY, MUX_CLKCMU_CPUCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_DSU_SWITCH, cmucal_TOP_MUX_CLKCMU_DSU_SWITCH_parents, MUX_CLKCMU_DSU_SWITCH__SELECT, MUX_CLKCMU_DSU_SWITCH__BUSY, MUX_CLKCMU_DSU_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CPUCL1_SWITCH, cmucal_TOP_MUX_CLKCMU_CPUCL1_SWITCH_parents, MUX_CLKCMU_CPUCL1_SWITCH__SELECT, MUX_CLKCMU_CPUCL1_SWITCH__BUSY, MUX_CLKCMU_CPUCL1_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CIS_CLK0, cmucal_TOP_MUX_CLKCMU_CIS_CLK0_parents, MUX_CLKCMU_CIS_CLK0__SELECT, MUX_CLKCMU_CIS_CLK0__BUSY, MUX_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CIS_CLK1, cmucal_TOP_MUX_CLKCMU_CIS_CLK1_parents, MUX_CLKCMU_CIS_CLK1__SELECT, MUX_CLKCMU_CIS_CLK1__BUSY, MUX_CLKCMU_CIS_CLK1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CIS_CLK2, cmucal_TOP_MUX_CLKCMU_CIS_CLK2_parents, MUX_CLKCMU_CIS_CLK2__SELECT, MUX_CLKCMU_CIS_CLK2__BUSY, MUX_CLKCMU_CIS_CLK2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CIS_CLK3, cmucal_TOP_MUX_CLKCMU_CIS_CLK3_parents, MUX_CLKCMU_CIS_CLK3__SELECT, MUX_CLKCMU_CIS_CLK3__BUSY, MUX_CLKCMU_CIS_CLK3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CIS_CLK4, cmucal_TOP_MUX_CLKCMU_CIS_CLK4_parents, MUX_CLKCMU_CIS_CLK4__SELECT, MUX_CLKCMU_CIS_CLK4__BUSY, MUX_CLKCMU_CIS_CLK4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CMU_BOOST_TOP, cmucal_TOP_MUX_CLKCMU_CMU_BOOST_TOP_parents, MUX_CLKCMU_CMU_BOOST_TOP__SELECT, MUX_CLKCMU_CMU_BOOST_TOP__BUSY, MUX_CLKCMU_CMU_BOOST_TOP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CMU_BOOST, cmucal_TOP_MUX_CLKCMU_CMU_BOOST_parents, MUX_CLKCMU_CMU_BOOST__SELECT, MUX_CLKCMU_CMU_BOOST__BUSY, MUX_CLKCMU_CMU_BOOST__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CMU_BOOST_CPU, cmucal_TOP_MUX_CLKCMU_CMU_BOOST_CPU_parents, MUX_CLKCMU_CMU_BOOST_CPU__SELECT, MUX_CLKCMU_CMU_BOOST_CPU__BUSY, MUX_CLKCMU_CMU_BOOST_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CMU_BOOST_MIF0, cmucal_TOP_MUX_CLKCMU_CMU_BOOST_MIF0_parents, MUX_CLKCMU_CMU_BOOST_MIF0__SELECT, MUX_CLKCMU_CMU_BOOST_MIF0__BUSY, MUX_CLKCMU_CMU_BOOST_MIF0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CSIS_NOC, cmucal_TOP_MUX_CLKCMU_CSIS_NOC_parents, MUX_CLKCMU_CSIS_NOC__SELECT, MUX_CLKCMU_CSIS_NOC__BUSY, MUX_CLKCMU_CSIS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CSTAT_NOC, cmucal_TOP_MUX_CLKCMU_CSTAT_NOC_parents, MUX_CLKCMU_CSTAT_NOC__SELECT, MUX_CLKCMU_CSTAT_NOC__BUSY, MUX_CLKCMU_CSTAT_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CSTAT_BYRP, cmucal_TOP_MUX_CLKCMU_CSTAT_BYRP_parents, MUX_CLKCMU_CSTAT_BYRP__SELECT, MUX_CLKCMU_CSTAT_BYRP__BUSY, MUX_CLKCMU_CSTAT_BYRP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_DPU_NOC, cmucal_TOP_MUX_CLKCMU_DPU_NOC_parents, MUX_CLKCMU_DPU_NOC__SELECT, MUX_CLKCMU_DPU_NOC__BUSY, MUX_CLKCMU_DPU_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_G3DCORE_SWITCH, cmucal_TOP_MUX_CLKCMU_G3DCORE_SWITCH_parents, MUX_CLKCMU_G3DCORE_SWITCH__SELECT, MUX_CLKCMU_G3DCORE_SWITCH__BUSY, MUX_CLKCMU_G3DCORE_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_HSI_NOC, cmucal_TOP_MUX_CLKCMU_HSI_NOC_parents, MUX_CLKCMU_HSI_NOC__SELECT, MUX_CLKCMU_HSI_NOC__BUSY, MUX_CLKCMU_HSI_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_HSI_UFS_EMBD, cmucal_TOP_MUX_CLKCMU_HSI_UFS_EMBD_parents, MUX_CLKCMU_HSI_UFS_EMBD__SELECT, MUX_CLKCMU_HSI_UFS_EMBD__BUSY, MUX_CLKCMU_HSI_UFS_EMBD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_M2M_NOC, cmucal_TOP_MUX_CLKCMU_M2M_NOC_parents, MUX_CLKCMU_M2M_NOC__SELECT, MUX_CLKCMU_M2M_NOC__BUSY, MUX_CLKCMU_M2M_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_M2M_JPEG, cmucal_TOP_MUX_CLKCMU_M2M_JPEG_parents, MUX_CLKCMU_M2M_JPEG__SELECT, MUX_CLKCMU_M2M_JPEG__BUSY, MUX_CLKCMU_M2M_JPEG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_M2M_GDC, cmucal_TOP_MUX_CLKCMU_M2M_GDC_parents, MUX_CLKCMU_M2M_GDC__SELECT, MUX_CLKCMU_M2M_GDC__BUSY, MUX_CLKCMU_M2M_GDC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_MIF1_NOCP, cmucal_TOP_MUX_CLKCMU_MIF1_NOCP_parents, MUX_CLKCMU_MIF1_NOCP__SELECT, MUX_CLKCMU_MIF1_NOCP__BUSY, MUX_CLKCMU_MIF1_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_MFC_NOC, cmucal_TOP_MUX_CLKCMU_MFC_NOC_parents, MUX_CLKCMU_MFC_NOC__SELECT, MUX_CLKCMU_MFC_NOC__BUSY, MUX_CLKCMU_MFC_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_MIF0_NOCP, cmucal_TOP_MUX_CLKCMU_MIF0_NOCP_parents, MUX_CLKCMU_MIF0_NOCP__SELECT, MUX_CLKCMU_MIF0_NOCP__BUSY, MUX_CLKCMU_MIF0_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_NOCL0_NOC, cmucal_TOP_MUX_CLKCMU_NOCL0_NOC_parents, MUX_CLKCMU_NOCL0_NOC__SELECT, MUX_CLKCMU_NOCL0_NOC__BUSY, MUX_CLKCMU_NOCL0_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_NOCL1A_NOC, cmucal_TOP_MUX_CLKCMU_NOCL1A_NOC_parents, MUX_CLKCMU_NOCL1A_NOC__SELECT, MUX_CLKCMU_NOCL1A_NOC__BUSY, MUX_CLKCMU_NOCL1A_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_PERIC_NOC, cmucal_TOP_MUX_CLKCMU_PERIC_NOC_parents, MUX_CLKCMU_PERIC_NOC__SELECT, MUX_CLKCMU_PERIC_NOC__BUSY, MUX_CLKCMU_PERIC_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_PERIC_MMC_CARD, cmucal_TOP_MUX_CLKCMU_PERIC_MMC_CARD_parents, MUX_CLKCMU_PERIC_MMC_CARD__SELECT, MUX_CLKCMU_PERIC_MMC_CARD__BUSY, MUX_CLKCMU_PERIC_MMC_CARD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_PERIC_IP, cmucal_TOP_MUX_CLKCMU_PERIC_IP_parents, MUX_CLKCMU_PERIC_IP__SELECT, MUX_CLKCMU_PERIC_IP__BUSY, MUX_CLKCMU_PERIC_IP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_RGBP_NOC, cmucal_TOP_MUX_CLKCMU_RGBP_NOC_parents, MUX_CLKCMU_RGBP_NOC__SELECT, MUX_CLKCMU_RGBP_NOC__BUSY, MUX_CLKCMU_RGBP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_USB_NOC, cmucal_TOP_MUX_CLKCMU_USB_NOC_parents, MUX_CLKCMU_USB_NOC__SELECT, MUX_CLKCMU_USB_NOC__BUSY, MUX_CLKCMU_USB_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_USB_USB20DRD, cmucal_TOP_MUX_CLKCMU_USB_USB20DRD_parents, MUX_CLKCMU_USB_USB20DRD__SELECT, MUX_CLKCMU_USB_USB20DRD__BUSY, MUX_CLKCMU_USB_USB20DRD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_YUVP_NOC, cmucal_TOP_MUX_CLKCMU_YUVP_NOC_parents, MUX_CLKCMU_YUVP_NOC__SELECT, MUX_CLKCMU_YUVP_NOC__BUSY, MUX_CLKCMU_YUVP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_ALIVE_NOC, cmucal_TOP_MUX_CLKCMU_ALIVE_NOC_parents, MUX_CLKCMU_ALIVE_NOC__SELECT, MUX_CLKCMU_ALIVE_NOC__BUSY, MUX_CLKCMU_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CSIS_DCPHY, cmucal_TOP_MUX_CLKCMU_CSIS_DCPHY_parents, MUX_CLKCMU_CSIS_DCPHY__SELECT, MUX_CLKCMU_CSIS_DCPHY__BUSY, MUX_CLKCMU_CSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CSIS_OIS, cmucal_TOP_MUX_CLKCMU_CSIS_OIS_parents, MUX_CLKCMU_CSIS_OIS__SELECT, MUX_CLKCMU_CSIS_OIS__BUSY, MUX_CLKCMU_CSIS_OIS__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_ICPU_NOCD_0, cmucal_TOP_MUX_CLKCMU_ICPU_NOCD_0_parents, MUX_CLKCMU_ICPU_NOCD_0__SELECT, MUX_CLKCMU_ICPU_NOCD_0__BUSY, MUX_CLKCMU_ICPU_NOCD_0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_ICPU_NOCD_1, cmucal_TOP_MUX_CLKCMU_ICPU_NOCD_1_parents, MUX_CLKCMU_ICPU_NOCD_1__SELECT, MUX_CLKCMU_ICPU_NOCD_1__BUSY, MUX_CLKCMU_ICPU_NOCD_1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_CMU_CUSTOM_TOP_MUX_CMUREF, cmucal_TOP_CMU_CUSTOM_TOP_MUX_CMUREF_parents, CMU_CUSTOM_TOP_MUX_CMUREF__SELECT, CMU_CUSTOM_TOP_MUX_CMUREF__BUSY, CMU_CUSTOM_TOP_MUX_CMUREF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_GNPU0_NOC, cmucal_TOP_MUX_CLKCMU_GNPU0_NOC_parents, MUX_CLKCMU_GNPU0_NOC__SELECT, MUX_CLKCMU_GNPU0_NOC__BUSY, MUX_CLKCMU_GNPU0_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_GNPU0_XMAA, cmucal_TOP_MUX_CLKCMU_GNPU0_XMAA_parents, MUX_CLKCMU_GNPU0_XMAA__SELECT, MUX_CLKCMU_GNPU0_XMAA__BUSY, MUX_CLKCMU_GNPU0_XMAA__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_SDMA_NOC, cmucal_TOP_MUX_CLKCMU_SDMA_NOC_parents, MUX_CLKCMU_SDMA_NOC__SELECT, MUX_CLKCMU_SDMA_NOC__BUSY, MUX_CLKCMU_SDMA_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_DNC_HTU, cmucal_TOP_MUX_CLKCMU_DNC_HTU_parents, MUX_CLKCMU_DNC_HTU__SELECT, MUX_CLKCMU_DNC_HTU__BUSY, MUX_CLKCMU_DNC_HTU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_DNC_NOC, cmucal_TOP_MUX_CLKCMU_DNC_NOC_parents, MUX_CLKCMU_DNC_NOC__SELECT, MUX_CLKCMU_DNC_NOC__BUSY, MUX_CLKCMU_DNC_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_PSP_NOC, cmucal_TOP_MUX_CLKCMU_PSP_NOC_parents, MUX_CLKCMU_PSP_NOC__SELECT, MUX_CLKCMU_PSP_NOC__BUSY, MUX_CLKCMU_PSP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_PERIS_GIC, cmucal_TOP_MUX_CLKCMU_PERIS_GIC_parents, MUX_CLKCMU_PERIS_GIC__SELECT, MUX_CLKCMU_PERIS_GIC__BUSY, MUX_CLKCMU_PERIS_GIC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_PERIS_NOC, cmucal_TOP_MUX_CLKCMU_PERIS_NOC_parents, MUX_CLKCMU_PERIS_NOC__SELECT, MUX_CLKCMU_PERIS_NOC__BUSY, MUX_CLKCMU_PERIS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_G3D_NOCP, cmucal_TOP_MUX_CLKCMU_G3D_NOCP_parents, MUX_CLKCMU_G3D_NOCP__SELECT, MUX_CLKCMU_G3D_NOCP__BUSY, MUX_CLKCMU_G3D_NOCP__ENABLE_AUTOMATIC_CLKGATING_TOP),
    CLK_MUX(TOP_MUX_CLKCMU_USI_NOC, cmucal_TOP_MUX_CLKCMU_USI_NOC_parents, MUX_CLKCMU_USI_NOC__SELECT, MUX_CLKCMU_USI_NOC__BUSY, MUX_CLKCMU_USI_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_USI_IP, cmucal_TOP_MUX_CLKCMU_USI_IP_parents, MUX_CLKCMU_USI_IP__SELECT, MUX_CLKCMU_USI_IP__BUSY, MUX_CLKCMU_USI_IP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CPUCL0_DBG_NOC, cmucal_TOP_MUX_CLKCMU_CPUCL0_DBG_NOC_parents, MUX_CLKCMU_CPUCL0_DBG_NOC__SELECT, MUX_CLKCMU_CPUCL0_DBG_NOC__BUSY, MUX_CLKCMU_CPUCL0_DBG_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_BOOST_RCO, cmucal_TOP_MUX_CLKCMU_BOOST_RCO_parents, MUX_CLKCMU_BOOST_RCO__SELECT, MUX_CLKCMU_BOOST_RCO__BUSY, MUX_CLKCMU_BOOST_RCO__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_MIF0_SWITCH, cmucal_TOP_MUX_CLKCMU_MIF0_SWITCH_parents, MUX_CLKCMU_MIF0_SWITCH__SELECT, MUX_CLKCMU_MIF0_SWITCH__BUSY, MUX_CLKCMU_MIF0_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_MIF1_SWITCH, cmucal_TOP_MUX_CLKCMU_MIF1_SWITCH_parents, MUX_CLKCMU_MIF1_SWITCH__SELECT, MUX_CLKCMU_MIF1_SWITCH__BUSY, MUX_CLKCMU_MIF1_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_NOCL1B_NOC, cmucal_TOP_MUX_CLKCMU_NOCL1B_NOC_parents, MUX_CLKCMU_NOCL1B_NOC__SELECT, MUX_CLKCMU_NOCL1B_NOC__BUSY, MUX_CLKCMU_NOCL1B_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CPUCL2_SWITCH, cmucal_TOP_MUX_CLKCMU_CPUCL2_SWITCH_parents, MUX_CLKCMU_CPUCL2_SWITCH__SELECT, MUX_CLKCMU_CPUCL2_SWITCH__BUSY, MUX_CLKCMU_CPUCL2_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CMU_BOOST_MIF1, cmucal_TOP_MUX_CLKCMU_CMU_BOOST_MIF1_parents, MUX_CLKCMU_CMU_BOOST_MIF1__SELECT, MUX_CLKCMU_CMU_BOOST_MIF1__BUSY, MUX_CLKCMU_CMU_BOOST_MIF1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_CSTAT_MCSC, cmucal_TOP_MUX_CLKCMU_CSTAT_MCSC_parents, MUX_CLKCMU_CSTAT_MCSC__SELECT, MUX_CLKCMU_CSTAT_MCSC__BUSY, MUX_CLKCMU_CSTAT_MCSC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(TOP_MUX_CLKCMU_G3D_HTU, cmucal_TOP_MUX_CLKCMU_G3D_HTU_parents, MUX_CLKCMU_G3D_HTU__SELECT, MUX_CLKCMU_G3D_HTU__BUSY, MUX_CLKCMU_G3D_HTU__ENABLE_AUTOMATIC_CLKGATING_TOP),
// JSON/ALIVE_ALIVE
    CLK_MUX(ALIVE_MUX_CLKCMU_ALIVE_BOOST, cmucal_ALIVE_MUX_CLKCMU_ALIVE_BOOST_parents, MUX_CLKCMU_ALIVE_BOOST__SELECT, MUX_CLKCMU_ALIVE_BOOST__BUSY, MUX_CLKCMU_ALIVE_BOOST__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLKCMU_AP2GNSS, cmucal_ALIVE_MUX_CLKCMU_AP2GNSS_parents, MUX_CLKCMU_AP2GNSS__SELECT, MUX_CLKCMU_AP2GNSS__BUSY, MUX_CLKCMU_AP2GNSS__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLKCMU_CHUBVTS_NOC, cmucal_ALIVE_MUX_CLKCMU_CHUBVTS_NOC_parents, MUX_CLKCMU_CHUBVTS_NOC__SELECT, MUX_CLKCMU_CHUBVTS_NOC__BUSY, MUX_CLKCMU_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLKCMU_CMGP_NOC, cmucal_ALIVE_MUX_CLKCMU_CMGP_NOC_parents, MUX_CLKCMU_CMGP_NOC__SELECT, MUX_CLKCMU_CMGP_NOC__BUSY, MUX_CLKCMU_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLKCMU_CMGP_PERI, cmucal_ALIVE_MUX_CLKCMU_CMGP_PERI_parents, MUX_CLKCMU_CMGP_PERI__SELECT, MUX_CLKCMU_CMGP_PERI__BUSY, MUX_CLKCMU_CMGP_PERI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLKCMU_DBGCORE_NOC, cmucal_ALIVE_MUX_CLKCMU_DBGCORE_NOC_parents, MUX_CLKCMU_DBGCORE_NOC__SELECT, MUX_CLKCMU_DBGCORE_NOC__BUSY, MUX_CLKCMU_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLK_ALIVE_DBGCORE_UART, cmucal_ALIVE_MUX_CLK_ALIVE_DBGCORE_UART_parents, MUX_CLK_ALIVE_DBGCORE_UART__SELECT, MUX_CLK_ALIVE_DBGCORE_UART__BUSY, MUX_CLK_ALIVE_DBGCORE_UART__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLK_ALIVE_I2C, cmucal_ALIVE_MUX_CLK_ALIVE_I2C_parents, MUX_CLK_ALIVE_I2C__SELECT, MUX_CLK_ALIVE_I2C__BUSY, MUX_CLK_ALIVE_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLK_ALIVE_NOC, cmucal_ALIVE_MUX_CLK_ALIVE_NOC_parents, MUX_CLK_ALIVE_NOC__SELECT, MUX_CLK_ALIVE_NOC__BUSY, MUX_CLK_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLK_ALIVE_SPMI, cmucal_ALIVE_MUX_CLK_ALIVE_SPMI_parents, MUX_CLK_ALIVE_SPMI__SELECT, MUX_CLK_ALIVE_SPMI__BUSY, MUX_CLK_ALIVE_SPMI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLK_ALIVE_TIMER_ASM_USER, cmucal_ALIVE_MUX_CLK_ALIVE_TIMER_ASM_USER_parents, MUX_CLK_ALIVE_TIMER_ASM_USER__SELECT, MUX_CLK_ALIVE_TIMER_ASM_USER__BUSY, MUX_CLK_ALIVE_TIMER_ASM_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLK_ALIVE_TIMER_USER, cmucal_ALIVE_MUX_CLK_ALIVE_TIMER_USER_parents, MUX_CLK_ALIVE_TIMER_USER__SELECT, MUX_CLK_ALIVE_TIMER_USER__BUSY, MUX_CLK_ALIVE_TIMER_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLK_ALIVE_USI0, cmucal_ALIVE_MUX_CLK_ALIVE_USI0_parents, MUX_CLK_ALIVE_USI0__SELECT, MUX_CLK_ALIVE_USI0__BUSY, MUX_CLK_ALIVE_USI0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLKCMU_ALIVE_NOC_USER, cmucal_ALIVE_MUX_CLKCMU_ALIVE_NOC_USER_parents, MUX_CLKCMU_ALIVE_NOC_USER__MUX_SEL, MUX_CLKCMU_ALIVE_NOC_USER__MUX_BUSY, MUX_CLKCMU_ALIVE_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLK_RCO_ALIVE_SPMI_USER, cmucal_ALIVE_MUX_CLK_RCO_ALIVE_SPMI_USER_parents, MUX_CLK_RCO_ALIVE_SPMI_USER__MUX_SEL, MUX_CLK_RCO_ALIVE_SPMI_USER__MUX_BUSY, MUX_CLK_RCO_ALIVE_SPMI_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ALIVE_MUX_CLK_RCO_ALIVE_USER, cmucal_ALIVE_MUX_CLK_RCO_ALIVE_USER_parents, MUX_CLK_RCO_ALIVE_USER__MUX_SEL, MUX_CLK_RCO_ALIVE_USER__MUX_BUSY, MUX_CLK_RCO_ALIVE_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/PMU_PMU
// JSON/NOCL0_NOCL0
    CLK_MUX(NOCL0_MUX_CLK_NOCL0_RCO_BOOST, cmucal_NOCL0_MUX_CLK_NOCL0_RCO_BOOST_parents, MUX_CLK_NOCL0_RCO_BOOST__SELECT, MUX_CLK_NOCL0_RCO_BOOST__BUSY, MUX_CLK_NOCL0_RCO_BOOST__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL0_MUX_NOCL0_CMUREF, cmucal_NOCL0_MUX_NOCL0_CMUREF_parents, MUX_NOCL0_CMUREF__SELECT, MUX_NOCL0_CMUREF__BUSY, MUX_NOCL0_CMUREF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, cmucal_NOCL0_MUX_CLKCMU_NOCL0_NOC_USER_parents, MUX_CLKCMU_NOCL0_NOC_USER__MUX_SEL, MUX_CLKCMU_NOCL0_NOC_USER__MUX_BUSY, MUX_CLKCMU_NOCL0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/NOCL1A_NOCL1A
    CLK_MUX(NOCL1A_MUX_CLK_NOCL1A_RCO_BOOST, cmucal_NOCL1A_MUX_CLK_NOCL1A_RCO_BOOST_parents, MUX_CLK_NOCL1A_RCO_BOOST__SELECT, MUX_CLK_NOCL1A_RCO_BOOST__BUSY, MUX_CLK_NOCL1A_RCO_BOOST__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL1A_MUX_NOCL1A_CMUREF, cmucal_NOCL1A_MUX_NOCL1A_CMUREF_parents, MUX_NOCL1A_CMUREF__SELECT, MUX_NOCL1A_CMUREF__BUSY, MUX_NOCL1A_CMUREF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, cmucal_NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER_parents, MUX_CLKCMU_NOCL1A_NOC_USER__MUX_SEL, MUX_CLKCMU_NOCL1A_NOC_USER__MUX_BUSY, MUX_CLKCMU_NOCL1A_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/MIF_MIF0
    CLK_MUX(MIF0_MUX_MIF_CMUREF, cmucal_MIF0_MUX_MIF_CMUREF_parents, MUX_MIF_CMUREF__SELECT, MUX_MIF_CMUREF__BUSY, MUX_MIF_CMUREF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MIF0_CLKMUX_MIF_DDRPHY2X, cmucal_MIF0_CLKMUX_MIF_DDRPHY2X_parents, CLKMUX_MIF_DDRPHY2X__MUX_SEL, CLKMUX_MIF_DDRPHY2X__MUX_BUSY, CLKMUX_MIF_DDRPHY2X__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MIF0_MUX_CLKCMU_MIF_NOCP_USER, cmucal_MIF0_MUX_CLKCMU_MIF_NOCP_USER_parents, MUX_CLKCMU_MIF_NOCP_USER__MUX_SEL, MUX_CLKCMU_MIF_NOCP_USER__MUX_BUSY, MUX_CLKCMU_MIF_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/MIF_MIF1
    CLK_MUX(MIF1_MUX_MIF_CMUREF, cmucal_MIF1_MUX_MIF_CMUREF_parents, MUX_MIF_CMUREF__SELECT, MUX_MIF_CMUREF__BUSY, MUX_MIF_CMUREF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MIF1_CLKMUX_MIF_DDRPHY2X, cmucal_MIF1_CLKMUX_MIF_DDRPHY2X_parents, CLKMUX_MIF_DDRPHY2X__MUX_SEL, CLKMUX_MIF_DDRPHY2X__MUX_BUSY, CLKMUX_MIF_DDRPHY2X__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(MIF1_MUX_CLKCMU_MIF_NOCP_USER, cmucal_MIF1_MUX_CLKCMU_MIF_NOCP_USER_parents, MUX_CLKCMU_MIF_NOCP_USER__MUX_SEL, MUX_CLKCMU_MIF_NOCP_USER__MUX_BUSY, MUX_CLKCMU_MIF_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CSIS_CSIS
    CLK_MUX(CSIS_MUX_CLK_CSIS_DCPHY, cmucal_CSIS_MUX_CLK_CSIS_DCPHY_parents, MUX_CLK_CSIS_DCPHY__SELECT, MUX_CLK_CSIS_DCPHY__BUSY, MUX_CLK_CSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CSIS_MUX_CLKCMU_CSIS_DCPHY_USER, cmucal_CSIS_MUX_CLKCMU_CSIS_DCPHY_USER_parents, MUX_CLKCMU_CSIS_DCPHY_USER__MUX_SEL, MUX_CLKCMU_CSIS_DCPHY_USER__MUX_BUSY, MUX_CLKCMU_CSIS_DCPHY_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CSIS_MUX_CLKCMU_CSIS_NOC_USER, cmucal_CSIS_MUX_CLKCMU_CSIS_NOC_USER_parents, MUX_CLKCMU_CSIS_NOC_USER__MUX_SEL, MUX_CLKCMU_CSIS_NOC_USER__MUX_BUSY, MUX_CLKCMU_CSIS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CSIS_MUX_CLKCMU_CSIS_OIS_USER, cmucal_CSIS_MUX_CLKCMU_CSIS_OIS_USER_parents, MUX_CLKCMU_CSIS_OIS_USER__MUX_SEL, MUX_CLKCMU_CSIS_OIS_USER__MUX_BUSY, MUX_CLKCMU_CSIS_OIS_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CMGP_CMGP
    CLK_MUX(CMGP_MUX_CLK_CMGP_I2C, cmucal_CMGP_MUX_CLK_CMGP_I2C_parents, MUX_CLK_CMGP_I2C__SELECT, MUX_CLK_CMGP_I2C__BUSY, MUX_CLK_CMGP_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLK_CMGP_I3C, cmucal_CMGP_MUX_CLK_CMGP_I3C_parents, MUX_CLK_CMGP_I3C__SELECT, MUX_CLK_CMGP_I3C__BUSY, MUX_CLK_CMGP_I3C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLK_CMGP_NOC, cmucal_CMGP_MUX_CLK_CMGP_NOC_parents, MUX_CLK_CMGP_NOC__SELECT, MUX_CLK_CMGP_NOC__BUSY, MUX_CLK_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLK_CMGP_USI0, cmucal_CMGP_MUX_CLK_CMGP_USI0_parents, MUX_CLK_CMGP_USI0__SELECT, MUX_CLK_CMGP_USI0__BUSY, MUX_CLK_CMGP_USI0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLK_CMGP_USI1, cmucal_CMGP_MUX_CLK_CMGP_USI1_parents, MUX_CLK_CMGP_USI1__SELECT, MUX_CLK_CMGP_USI1__BUSY, MUX_CLK_CMGP_USI1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLK_CMGP_USI2, cmucal_CMGP_MUX_CLK_CMGP_USI2_parents, MUX_CLK_CMGP_USI2__SELECT, MUX_CLK_CMGP_USI2__BUSY, MUX_CLK_CMGP_USI2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLK_CMGP_USI3, cmucal_CMGP_MUX_CLK_CMGP_USI3_parents, MUX_CLK_CMGP_USI3__SELECT, MUX_CLK_CMGP_USI3__BUSY, MUX_CLK_CMGP_USI3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLK_CMGP_USI4, cmucal_CMGP_MUX_CLK_CMGP_USI4_parents, MUX_CLK_CMGP_USI4__SELECT, MUX_CLK_CMGP_USI4__BUSY, MUX_CLK_CMGP_USI4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLKCMU_CMGP_NOC_USER, cmucal_CMGP_MUX_CLKCMU_CMGP_NOC_USER_parents, MUX_CLKCMU_CMGP_NOC_USER__MUX_SEL, MUX_CLKCMU_CMGP_NOC_USER__MUX_BUSY, MUX_CLKCMU_CMGP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLKCMU_CMGP_PERI_USER, cmucal_CMGP_MUX_CLKCMU_CMGP_PERI_USER_parents, MUX_CLKCMU_CMGP_PERI_USER__MUX_SEL, MUX_CLKCMU_CMGP_PERI_USER__MUX_BUSY, MUX_CLKCMU_CMGP_PERI_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CMGP_MUX_CLKCMU_CMGP_RCO_USER, cmucal_CMGP_MUX_CLKCMU_CMGP_RCO_USER_parents, MUX_CLKCMU_CMGP_RCO_USER__MUX_SEL, MUX_CLKCMU_CMGP_RCO_USER__MUX_BUSY, MUX_CLKCMU_CMGP_RCO_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CHUB_CHUB
    CLK_MUX(CHUB_MUX_CLK_CHUB_I2C, cmucal_CHUB_MUX_CLK_CHUB_I2C_parents, MUX_CLK_CHUB_I2C__SELECT, MUX_CLK_CHUB_I2C__BUSY, MUX_CLK_CHUB_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLK_CHUB_NOC, cmucal_CHUB_MUX_CLK_CHUB_NOC_parents, MUX_CLK_CHUB_NOC__SELECT, MUX_CLK_CHUB_NOC__BUSY, MUX_CLK_CHUB_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLK_CHUB_TIMER, cmucal_CHUB_MUX_CLK_CHUB_TIMER_parents, MUX_CLK_CHUB_TIMER__SELECT, MUX_CLK_CHUB_TIMER__BUSY, MUX_CLK_CHUB_TIMER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLK_CHUB_USI0, cmucal_CHUB_MUX_CLK_CHUB_USI0_parents, MUX_CLK_CHUB_USI0__SELECT, MUX_CLK_CHUB_USI0__BUSY, MUX_CLK_CHUB_USI0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLK_CHUB_USI1, cmucal_CHUB_MUX_CLK_CHUB_USI1_parents, MUX_CLK_CHUB_USI1__SELECT, MUX_CLK_CHUB_USI1__BUSY, MUX_CLK_CHUB_USI1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLK_CHUB_USI2, cmucal_CHUB_MUX_CLK_CHUB_USI2_parents, MUX_CLK_CHUB_USI2__SELECT, MUX_CLK_CHUB_USI2__BUSY, MUX_CLK_CHUB_USI2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLK_CHUB_USI3, cmucal_CHUB_MUX_CLK_CHUB_USI3_parents, MUX_CLK_CHUB_USI3__SELECT, MUX_CLK_CHUB_USI3__BUSY, MUX_CLK_CHUB_USI3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLKCMU_CHUB_NOC_USER, cmucal_CHUB_MUX_CLKCMU_CHUB_NOC_USER_parents, MUX_CLKCMU_CHUB_NOC_USER__MUX_SEL, MUX_CLKCMU_CHUB_NOC_USER__MUX_BUSY, MUX_CLKCMU_CHUB_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUB_MUX_CLKCMU_CHUB_RCO_USER, cmucal_CHUB_MUX_CLKCMU_CHUB_RCO_USER_parents, MUX_CLKCMU_CHUB_RCO_USER__MUX_SEL, MUX_CLKCMU_CHUB_RCO_USER__MUX_BUSY, MUX_CLKCMU_CHUB_RCO_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CHUBVTS_CHUBVTS
    CLK_MUX(CHUBVTS_MUX_CLK_CHUBVTS_NOC, cmucal_CHUBVTS_MUX_CLK_CHUBVTS_NOC_parents, MUX_CLK_CHUBVTS_NOC__SELECT, MUX_CLK_CHUBVTS_NOC__BUSY, MUX_CLK_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUBVTS_MUX_CLKCMU_CHUBVTS_NOC_USER, cmucal_CHUBVTS_MUX_CLKCMU_CHUBVTS_NOC_USER_parents, MUX_CLKCMU_CHUBVTS_NOC_USER__MUX_SEL, MUX_CLKCMU_CHUBVTS_NOC_USER__MUX_BUSY, MUX_CLKCMU_CHUBVTS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CHUBVTS_MUX_CLKCMU_CHUBVTS_RCO_USER, cmucal_CHUBVTS_MUX_CLKCMU_CHUBVTS_RCO_USER_parents, MUX_CLKCMU_CHUBVTS_RCO_USER__MUX_SEL, MUX_CLKCMU_CHUBVTS_RCO_USER__MUX_BUSY, MUX_CLKCMU_CHUBVTS_RCO_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/VTS_VTS
    CLK_MUX(VTS_MUX_CLK_VTS_DMIC_AUD, cmucal_VTS_MUX_CLK_VTS_DMIC_AUD_parents, MUX_CLK_VTS_DMIC_AUD__SELECT, MUX_CLK_VTS_DMIC_AUD__BUSY, MUX_CLK_VTS_DMIC_AUD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(VTS_MUX_CLK_VTS_NOC, cmucal_VTS_MUX_CLK_VTS_NOC_parents, MUX_CLK_VTS_NOC__SELECT, MUX_CLK_VTS_NOC__BUSY, MUX_CLK_VTS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(VTS_MUX_CLKCMU_AUD_DMIC_BUS_USER, cmucal_VTS_MUX_CLKCMU_AUD_DMIC_BUS_USER_parents, MUX_CLKCMU_AUD_DMIC_BUS_USER__MUX_SEL, MUX_CLKCMU_AUD_DMIC_BUS_USER__MUX_BUSY, MUX_CLKCMU_AUD_DMIC_BUS_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(VTS_MUX_CLKCMU_VTS_NOC_USER, cmucal_VTS_MUX_CLKCMU_VTS_NOC_USER_parents, MUX_CLKCMU_VTS_NOC_USER__MUX_SEL, MUX_CLKCMU_VTS_NOC_USER__MUX_BUSY, MUX_CLKCMU_VTS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(VTS_MUX_CLKCMU_VTS_RCO_USER, cmucal_VTS_MUX_CLKCMU_VTS_RCO_USER_parents, MUX_CLKCMU_VTS_RCO_USER__MUX_SEL, MUX_CLKCMU_VTS_RCO_USER__MUX_BUSY, MUX_CLKCMU_VTS_RCO_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/DBGCORE_DBGCORE
    CLK_MUX(DBGCORE_MUX_CLKCMU_DBGCORE_USER, cmucal_DBGCORE_MUX_CLKCMU_DBGCORE_USER_parents, MUX_CLKCMU_DBGCORE_USER__MUX_SEL, MUX_CLKCMU_DBGCORE_USER__MUX_BUSY, MUX_CLKCMU_DBGCORE_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/DPU_DPU
    CLK_MUX(DPU_MUX_CLKCMU_DPU_NOC_USER, cmucal_DPU_MUX_CLKCMU_DPU_NOC_USER_parents, MUX_CLKCMU_DPU_NOC_USER__MUX_SEL, MUX_CLKCMU_DPU_NOC_USER__MUX_BUSY, MUX_CLKCMU_DPU_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/GNPU0_GNPU0
    CLK_MUX(GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, cmucal_GNPU0_MUX_CLKCMU_GNPU0_NOC_USER_parents, MUX_CLKCMU_GNPU0_NOC_USER__MUX_SEL, MUX_CLKCMU_GNPU0_NOC_USER__MUX_BUSY, MUX_CLKCMU_GNPU0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(GNPU0_MUX_CLKCMU_GNPU0_XMAA_USER, cmucal_GNPU0_MUX_CLKCMU_GNPU0_XMAA_USER_parents, MUX_CLKCMU_GNPU0_XMAA_USER__MUX_SEL, MUX_CLKCMU_GNPU0_XMAA_USER__MUX_BUSY, MUX_CLKCMU_GNPU0_XMAA_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/SDMA_SDMA
    CLK_MUX(SDMA_MUC_CLKCMU_SDMA_NOC_USER, cmucal_SDMA_MUC_CLKCMU_SDMA_NOC_USER_parents, MUC_CLKCMU_SDMA_NOC_USER__MUX_SEL, MUC_CLKCMU_SDMA_NOC_USER__MUX_BUSY, MUC_CLKCMU_SDMA_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/DNC_DNC
    CLK_MUX(DNC_MUX_CLKCMU_DNC_HTU_USER, cmucal_DNC_MUX_CLKCMU_DNC_HTU_USER_parents, MUX_CLKCMU_DNC_HTU_USER__MUX_SEL, MUX_CLKCMU_DNC_HTU_USER__MUX_BUSY, MUX_CLKCMU_DNC_HTU_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(DNC_MUX_CLKCMU_DNC_NOC_USER, cmucal_DNC_MUX_CLKCMU_DNC_NOC_USER_parents, MUX_CLKCMU_DNC_NOC_USER__MUX_SEL, MUX_CLKCMU_DNC_NOC_USER__MUX_BUSY, MUX_CLKCMU_DNC_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/PSP_PSP
    CLK_MUX(PSP_MUX_CLKCMU_PSP_NOC_USER, cmucal_PSP_MUX_CLKCMU_PSP_NOC_USER_parents, MUX_CLKCMU_PSP_NOC_USER__MUX_SEL, MUX_CLKCMU_PSP_NOC_USER__MUX_BUSY, MUX_CLKCMU_PSP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/RGBP_RGBP
    CLK_MUX(RGBP_MUX_RGBP_CMUREF, cmucal_RGBP_MUX_RGBP_CMUREF_parents, MUX_RGBP_CMUREF__SELECT, MUX_RGBP_CMUREF__BUSY, MUX_RGBP_CMUREF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(RGBP_MUX_CLKCMU_RGBP_NOC_USER, cmucal_RGBP_MUX_CLKCMU_RGBP_NOC_USER_parents, MUX_CLKCMU_RGBP_NOC_USER__MUX_SEL, MUX_CLKCMU_RGBP_NOC_USER__MUX_BUSY, MUX_CLKCMU_RGBP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/G3D_G3D
    CLK_MUX(G3D_MUX_CLKCMU_G3D_HTU, cmucal_G3D_MUX_CLKCMU_G3D_HTU_parents, MUX_CLKCMU_G3D_HTU__MUX_SEL, MUX_CLKCMU_G3D_HTU__MUX_BUSY, MUX_CLKCMU_G3D_HTU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(G3D_MUX_CLKCMU_G3D_NOCP, cmucal_G3D_MUX_CLKCMU_G3D_NOCP_parents, MUX_CLKCMU_G3D_NOCP__MUX_SEL, MUX_CLKCMU_G3D_NOCP__MUX_BUSY, MUX_CLKCMU_G3D_NOCP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/G3DCORE_G3DCORE
    CLK_MUX(G3DCORE_MUX_CLK_G3DCORE_PLL, cmucal_G3DCORE_MUX_CLK_G3DCORE_PLL_parents, MUX_CLK_G3DCORE_PLL__SELECT, MUX_CLK_G3DCORE_PLL__BUSY, MUX_CLK_G3DCORE_PLL__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(G3DCORE_MUX_CLKCMU_G3DCORE_SWITCH_USER, cmucal_G3DCORE_MUX_CLKCMU_G3DCORE_SWITCH_USER_parents, MUX_CLKCMU_G3DCORE_SWITCH_USER__MUX_SEL, MUX_CLKCMU_G3DCORE_SWITCH_USER__MUX_BUSY, MUX_CLKCMU_G3DCORE_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CPUCL0_GLB_CPUCL0_GLB
    CLK_MUX(CPUCL0_GLB_MUX_CLKCMU_CPUCL0_DBG_NOC_USER, cmucal_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_DBG_NOC_USER_parents, MUX_CLKCMU_CPUCL0_DBG_NOC_USER__MUX_SEL, MUX_CLKCMU_CPUCL0_DBG_NOC_USER__MUX_BUSY, MUX_CLKCMU_CPUCL0_DBG_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, cmucal_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER_parents, MUX_CLKCMU_CPUCL0_NOCP_USER__MUX_SEL, MUX_CLKCMU_CPUCL0_NOCP_USER__MUX_BUSY, MUX_CLKCMU_CPUCL0_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CPUCL0_CPUCL0
    CLK_MUX(CPUCL0_MUX_CLK_CPUCL0_HTU_PLL, cmucal_CPUCL0_MUX_CLK_CPUCL0_HTU_PLL_parents, MUX_CLK_CPUCL0_HTU_PLL__SELECT, MUX_CLK_CPUCL0_HTU_PLL__BUSY, MUX_CLK_CPUCL0_HTU_PLL__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL0_MUX_CLK_CPUCL0_PLL, cmucal_CPUCL0_MUX_CLK_CPUCL0_PLL_parents, MUX_CLK_CPUCL0_PLL__SELECT, MUX_CLK_CPUCL0_PLL__BUSY, MUX_CLK_CPUCL0_PLL__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL0_MUX_CLK_CPUCL0_PLL3, cmucal_CPUCL0_MUX_CLK_CPUCL0_PLL3_parents, MUX_CLK_CPUCL0_PLL3__SELECT, MUX_CLK_CPUCL0_PLL3__BUSY, MUX_CLK_CPUCL0_PLL3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL0_MUX_CPUCL0_CMUREF, cmucal_CPUCL0_MUX_CPUCL0_CMUREF_parents, MUX_CPUCL0_CMUREF__SELECT, MUX_CPUCL0_CMUREF__BUSY, MUX_CPUCL0_CMUREF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER, cmucal_CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER_parents, MUX_CLKCMU_CPUCL0_SWITCH_USER__MUX_SEL, MUX_CLKCMU_CPUCL0_SWITCH_USER__MUX_BUSY, MUX_CLKCMU_CPUCL0_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CPUCL1_CPUCL1
    CLK_MUX(CPUCL1_MUX_CLK_CPUCL1_ATB, cmucal_CPUCL1_MUX_CLK_CPUCL1_ATB_parents, MUX_CLK_CPUCL1_ATB__SELECT, MUX_CLK_CPUCL1_ATB__BUSY, MUX_CLK_CPUCL1_ATB__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL1_MUX_CLK_CPUCL1_HTU, cmucal_CPUCL1_MUX_CLK_CPUCL1_HTU_parents, MUX_CLK_CPUCL1_HTU__SELECT, MUX_CLK_CPUCL1_HTU__BUSY, MUX_CLK_CPUCL1_HTU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL1_MUX_CLK_CPUCL1_IDLECLKDOWN, cmucal_CPUCL1_MUX_CLK_CPUCL1_IDLECLKDOWN_parents, MUX_CLK_CPUCL1_IDLECLKDOWN__SELECT, MUX_CLK_CPUCL1_IDLECLKDOWN__BUSY, MUX_CLK_CPUCL1_IDLECLKDOWN__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL1_MUX_CLK_CPUCL1_PLL3, cmucal_CPUCL1_MUX_CLK_CPUCL1_PLL3_parents, MUX_CLK_CPUCL1_PLL3__SELECT, MUX_CLK_CPUCL1_PLL3__BUSY, MUX_CLK_CPUCL1_PLL3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL1_MUX_CPUCL1_CMUREF, cmucal_CPUCL1_MUX_CPUCL1_CMUREF_parents, MUX_CPUCL1_CMUREF__SELECT, MUX_CPUCL1_CMUREF__BUSY, MUX_CPUCL1_CMUREF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL1_MUX_CLKCMU_CPUCL1_SWITCH_USER, cmucal_CPUCL1_MUX_CLKCMU_CPUCL1_SWITCH_USER_parents, MUX_CLKCMU_CPUCL1_SWITCH_USER__MUX_SEL, MUX_CLKCMU_CPUCL1_SWITCH_USER__MUX_BUSY, MUX_CLKCMU_CPUCL1_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/DSU_DSU
    CLK_MUX(DSU_MUX_CLK_DSU_HTU_PLL, cmucal_DSU_MUX_CLK_DSU_HTU_PLL_parents, MUX_CLK_DSU_HTU_PLL__SELECT, MUX_CLK_DSU_HTU_PLL__BUSY, MUX_CLK_DSU_HTU_PLL__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(DSU_MUX_CLK_DSU_PLL, cmucal_DSU_MUX_CLK_DSU_PLL_parents, MUX_CLK_DSU_PLL__SELECT, MUX_CLK_DSU_PLL__BUSY, MUX_CLK_DSU_PLL__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(DSU_MUX_DSU_CMUREF, cmucal_DSU_MUX_DSU_CMUREF_parents, MUX_DSU_CMUREF__SELECT, MUX_DSU_CMUREF__BUSY, MUX_DSU_CMUREF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(DSU_MUX_CLKCMU_DSU_SWITCH_USER, cmucal_DSU_MUX_CLKCMU_DSU_SWITCH_USER_parents, MUX_CLKCMU_DSU_SWITCH_USER__MUX_SEL, MUX_CLKCMU_DSU_SWITCH_USER__MUX_BUSY, MUX_CLKCMU_DSU_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/MFC_MFC
    CLK_MUX(MFC_MUX_CLKCMU_MFC_NOC_USER, cmucal_MFC_MUX_CLKCMU_MFC_NOC_USER_parents, MUX_CLKCMU_MFC_NOC_USER__MUX_SEL, MUX_CLKCMU_MFC_NOC_USER__MUX_BUSY, MUX_CLKCMU_MFC_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CSTAT_CSTAT
    CLK_MUX(CSTAT_MUX_CLKCMU_CSTAT_BYRP_USER, cmucal_CSTAT_MUX_CLKCMU_CSTAT_BYRP_USER_parents, MUX_CLKCMU_CSTAT_BYRP_USER__MUX_SEL, MUX_CLKCMU_CSTAT_BYRP_USER__MUX_BUSY, MUX_CLKCMU_CSTAT_BYRP_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, cmucal_CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER_parents, MUX_CLKCMU_CSTAT_MCSC_USER__MUX_SEL, MUX_CLKCMU_CSTAT_MCSC_USER__MUX_BUSY, MUX_CLKCMU_CSTAT_MCSC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, cmucal_CSTAT_MUX_CLKCMU_CSTAT_NOC_USER_parents, MUX_CLKCMU_CSTAT_NOC_USER__MUX_SEL, MUX_CLKCMU_CSTAT_NOC_USER__MUX_BUSY, MUX_CLKCMU_CSTAT_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/YUVP_YUVP
    CLK_MUX(YUVP_MUX_CLKCMU_YUVP_NOC_USER, cmucal_YUVP_MUX_CLKCMU_YUVP_NOC_USER_parents, MUX_CLKCMU_YUVP_NOC_USER__MUX_SEL, MUX_CLKCMU_YUVP_NOC_USER__MUX_BUSY, MUX_CLKCMU_YUVP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/HSI_HSI
    CLK_MUX(HSI_MUX_CLKCMU_HSI_NOC_USER, cmucal_HSI_MUX_CLKCMU_HSI_NOC_USER_parents, MUX_CLKCMU_HSI_NOC_USER__MUX_SEL, MUX_CLKCMU_HSI_NOC_USER__MUX_BUSY, MUX_CLKCMU_HSI_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(HSI_MUX_CLKCMU_HSI_UFS_EMBD_USER, cmucal_HSI_MUX_CLKCMU_HSI_UFS_EMBD_USER_parents, MUX_CLKCMU_HSI_UFS_EMBD_USER__MUX_SEL, MUX_CLKCMU_HSI_UFS_EMBD_USER__MUX_BUSY, MUX_CLKCMU_HSI_UFS_EMBD_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/M2M_M2M
    CLK_MUX(M2M_MUX_CLKCMU_M2M_GDC_USER, cmucal_M2M_MUX_CLKCMU_M2M_GDC_USER_parents, MUX_CLKCMU_M2M_GDC_USER__MUX_SEL, MUX_CLKCMU_M2M_GDC_USER__MUX_BUSY, MUX_CLKCMU_M2M_GDC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(M2M_MUX_CLKCMU_M2M_JPEG_USER, cmucal_M2M_MUX_CLKCMU_M2M_JPEG_USER_parents, MUX_CLKCMU_M2M_JPEG_USER__MUX_SEL, MUX_CLKCMU_M2M_JPEG_USER__MUX_BUSY, MUX_CLKCMU_M2M_JPEG_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(M2M_MUX_CLKCMU_M2M_NOC_USER, cmucal_M2M_MUX_CLKCMU_M2M_NOC_USER_parents, MUX_CLKCMU_M2M_NOC_USER__MUX_SEL, MUX_CLKCMU_M2M_NOC_USER__MUX_BUSY, MUX_CLKCMU_M2M_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/PERIC_PERIC
    CLK_MUX(PERIC_MUX_CLK_PERIC_I2C, cmucal_PERIC_MUX_CLK_PERIC_I2C_parents, MUX_CLK_PERIC_I2C__SELECT, MUX_CLK_PERIC_I2C__BUSY, MUX_CLK_PERIC_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC_MUX_CLK_PERIC_UART_DBG, cmucal_PERIC_MUX_CLK_PERIC_UART_DBG_parents, MUX_CLK_PERIC_UART_DBG__SELECT, MUX_CLK_PERIC_UART_DBG__BUSY, MUX_CLK_PERIC_UART_DBG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC_MUX_CLK_PERIC_USI00, cmucal_PERIC_MUX_CLK_PERIC_USI00_parents, MUX_CLK_PERIC_USI00__SELECT, MUX_CLK_PERIC_USI00__BUSY, MUX_CLK_PERIC_USI00__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC_MUX_CLK_PERIC_USI01, cmucal_PERIC_MUX_CLK_PERIC_USI01_parents, MUX_CLK_PERIC_USI01__SELECT, MUX_CLK_PERIC_USI01__BUSY, MUX_CLK_PERIC_USI01__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC_MUX_CLK_PERIC_USI02, cmucal_PERIC_MUX_CLK_PERIC_USI02_parents, MUX_CLK_PERIC_USI02__SELECT, MUX_CLK_PERIC_USI02__BUSY, MUX_CLK_PERIC_USI02__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC_MUX_CLK_PERIC_USI03, cmucal_PERIC_MUX_CLK_PERIC_USI03_parents, MUX_CLK_PERIC_USI03__SELECT, MUX_CLK_PERIC_USI03__BUSY, MUX_CLK_PERIC_USI03__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC_MUX_CLK_PERIC_USI04, cmucal_PERIC_MUX_CLK_PERIC_USI04_parents, MUX_CLK_PERIC_USI04__SELECT, MUX_CLK_PERIC_USI04__BUSY, MUX_CLK_PERIC_USI04__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC_MUX_CLK_PERIC_USI09_USI_OIS, cmucal_PERIC_MUX_CLK_PERIC_USI09_USI_OIS_parents, MUX_CLK_PERIC_USI09_USI_OIS__SELECT, MUX_CLK_PERIC_USI09_USI_OIS__BUSY, MUX_CLK_PERIC_USI09_USI_OIS__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC_MUX_CLK_PERIC_USI10_USI_OIS, cmucal_PERIC_MUX_CLK_PERIC_USI10_USI_OIS_parents, MUX_CLK_PERIC_USI10_USI_OIS__SELECT, MUX_CLK_PERIC_USI10_USI_OIS__BUSY, MUX_CLK_PERIC_USI10_USI_OIS__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC_MUX_CLKCMU_PERIC_IP_USER, cmucal_PERIC_MUX_CLKCMU_PERIC_IP_USER_parents, MUX_CLKCMU_PERIC_IP_USER__MUX_SEL, MUX_CLKCMU_PERIC_IP_USER__MUX_BUSY, MUX_CLKCMU_PERIC_IP_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC_MUX_CLKCMU_PERIC_MMC_CARD_USER, cmucal_PERIC_MUX_CLKCMU_PERIC_MMC_CARD_USER_parents, MUX_CLKCMU_PERIC_MMC_CARD_USER__MUX_SEL, MUX_CLKCMU_PERIC_MMC_CARD_USER__MUX_BUSY, MUX_CLKCMU_PERIC_MMC_CARD_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIC_MUX_CLKCMU_PERIC_NOC_USER, cmucal_PERIC_MUX_CLKCMU_PERIC_NOC_USER_parents, MUX_CLKCMU_PERIC_NOC_USER__MUX_SEL, MUX_CLKCMU_PERIC_NOC_USER__MUX_BUSY, MUX_CLKCMU_PERIC_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/PERIS_PERIS
    CLK_MUX(PERIS_MUX_CLK_PERIS_GIC, cmucal_PERIS_MUX_CLK_PERIS_GIC_parents, MUX_CLK_PERIS_GIC__SELECT, MUX_CLK_PERIS_GIC__BUSY, MUX_CLK_PERIS_GIC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIS_MUX_CLKCMU_PERIS_NOC_USER, cmucal_PERIS_MUX_CLKCMU_PERIS_NOC_USER_parents, MUX_CLKCMU_PERIS_NOC_USER__MUX_SEL, MUX_CLKCMU_PERIS_NOC_USER__MUX_BUSY, MUX_CLKCMU_PERIS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(PERIS_MUX_CLK_PERIS_GIC_USER, cmucal_PERIS_MUX_CLK_PERIS_GIC_USER_parents, MUX_CLK_PERIS_GIC_USER__MUX_SEL, MUX_CLK_PERIS_GIC_USER__MUX_BUSY, MUX_CLK_PERIS_GIC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/AUD_AUD
    CLK_MUX(AUD_MUX_CLKVTS_AUD_DMIC, cmucal_AUD_MUX_CLKVTS_AUD_DMIC_parents, MUX_CLKVTS_AUD_DMIC__SELECT, MUX_CLKVTS_AUD_DMIC__BUSY, MUX_CLKVTS_AUD_DMIC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_AUDIF, cmucal_AUD_MUX_CLK_AUD_AUDIF_parents, MUX_CLK_AUD_AUDIF__SELECT, MUX_CLK_AUD_AUDIF__BUSY, MUX_CLK_AUD_AUDIF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_CPU, cmucal_AUD_MUX_CLK_AUD_CPU_parents, MUX_CLK_AUD_CPU__SELECT, MUX_CLK_AUD_CPU__BUSY, MUX_CLK_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_CPU_PLL, cmucal_AUD_MUX_CLK_AUD_CPU_PLL_parents, MUX_CLK_AUD_CPU_PLL__SELECT, MUX_CLK_AUD_CPU_PLL__BUSY, MUX_CLK_AUD_CPU_PLL__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_DSIF, cmucal_AUD_MUX_CLK_AUD_DSIF_parents, MUX_CLK_AUD_DSIF__SELECT, MUX_CLK_AUD_DSIF__BUSY, MUX_CLK_AUD_DSIF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_FM, cmucal_AUD_MUX_CLK_AUD_FM_parents, MUX_CLK_AUD_FM__SELECT, MUX_CLK_AUD_FM__BUSY, MUX_CLK_AUD_FM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_MISC, cmucal_AUD_MUX_CLK_AUD_MISC_parents, MUX_CLK_AUD_MISC__SELECT, MUX_CLK_AUD_MISC__BUSY, MUX_CLK_AUD_MISC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_NOC, cmucal_AUD_MUX_CLK_AUD_NOC_parents, MUX_CLK_AUD_NOC__SELECT, MUX_CLK_AUD_NOC__BUSY, MUX_CLK_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_NOC_PLL, cmucal_AUD_MUX_CLK_AUD_NOC_PLL_parents, MUX_CLK_AUD_NOC_PLL__SELECT, MUX_CLK_AUD_NOC_PLL__BUSY, MUX_CLK_AUD_NOC_PLL__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_PCMC, cmucal_AUD_MUX_CLK_AUD_PCMC_parents, MUX_CLK_AUD_PCMC__SELECT, MUX_CLK_AUD_PCMC__BUSY, MUX_CLK_AUD_PCMC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_UAIF0, cmucal_AUD_MUX_CLK_AUD_UAIF0_parents, MUX_CLK_AUD_UAIF0__SELECT, MUX_CLK_AUD_UAIF0__BUSY, MUX_CLK_AUD_UAIF0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_UAIF1, cmucal_AUD_MUX_CLK_AUD_UAIF1_parents, MUX_CLK_AUD_UAIF1__SELECT, MUX_CLK_AUD_UAIF1__BUSY, MUX_CLK_AUD_UAIF1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_UAIF2, cmucal_AUD_MUX_CLK_AUD_UAIF2_parents, MUX_CLK_AUD_UAIF2__SELECT, MUX_CLK_AUD_UAIF2__BUSY, MUX_CLK_AUD_UAIF2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_UAIF3, cmucal_AUD_MUX_CLK_AUD_UAIF3_parents, MUX_CLK_AUD_UAIF3__SELECT, MUX_CLK_AUD_UAIF3__BUSY, MUX_CLK_AUD_UAIF3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_UAIF4, cmucal_AUD_MUX_CLK_AUD_UAIF4_parents, MUX_CLK_AUD_UAIF4__SELECT, MUX_CLK_AUD_UAIF4__BUSY, MUX_CLK_AUD_UAIF4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_UAIF5, cmucal_AUD_MUX_CLK_AUD_UAIF5_parents, MUX_CLK_AUD_UAIF5__SELECT, MUX_CLK_AUD_UAIF5__BUSY, MUX_CLK_AUD_UAIF5__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLK_AUD_UAIF6, cmucal_AUD_MUX_CLK_AUD_UAIF6_parents, MUX_CLK_AUD_UAIF6__SELECT, MUX_CLK_AUD_UAIF6__BUSY, MUX_CLK_AUD_UAIF6__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_HCHGEN_CLK_AUD_CPU, cmucal_AUD_MUX_HCHGEN_CLK_AUD_CPU_parents, MUX_HCHGEN_CLK_AUD_CPU__SELECT, MUX_HCHGEN_CLK_AUD_CPU__BUSY, MUX_HCHGEN_CLK_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLKCMU_AUD_CPU_USER, cmucal_AUD_MUX_CLKCMU_AUD_CPU_USER_parents, MUX_CLKCMU_AUD_CPU_USER__MUX_SEL, MUX_CLKCMU_AUD_CPU_USER__MUX_BUSY, MUX_CLKCMU_AUD_CPU_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CLKCMU_AUD_NOC_USER, cmucal_AUD_MUX_CLKCMU_AUD_NOC_USER_parents, MUX_CLKCMU_AUD_NOC_USER__MUX_SEL, MUX_CLKCMU_AUD_NOC_USER__MUX_BUSY, MUX_CLKCMU_AUD_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(AUD_MUX_CP_PCMC_CLK_USER, cmucal_AUD_MUX_CP_PCMC_CLK_USER_parents, MUX_CP_PCMC_CLK_USER__MUX_SEL, MUX_CP_PCMC_CLK_USER__MUX_BUSY, MUX_CP_PCMC_CLK_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/USB_USB
    CLK_MUX(USB_MUX_CLK_USB_USB20DRD, cmucal_USB_MUX_CLK_USB_USB20DRD_parents, MUX_CLK_USB_USB20DRD__SELECT, MUX_CLK_USB_USB20DRD__BUSY, MUX_CLK_USB_USB20DRD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(USB_MUX_CLKCMU_USB_NOC_USER, cmucal_USB_MUX_CLKCMU_USB_NOC_USER_parents, MUX_CLKCMU_USB_NOC_USER__MUX_SEL, MUX_CLKCMU_USB_NOC_USER__MUX_BUSY, MUX_CLKCMU_USB_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(USB_MUX_CLKCMU_USB_USB20DRD_USER, cmucal_USB_MUX_CLKCMU_USB_USB20DRD_USER_parents, MUX_CLKCMU_USB_USB20DRD_USER__MUX_SEL, MUX_CLKCMU_USB_USB20DRD_USER__MUX_BUSY, MUX_CLKCMU_USB_USB20DRD_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/ICPU_ICPU
    CLK_MUX(ICPU_MUX_CLKCMU_ICPU_NOCD_1_USER, cmucal_ICPU_MUX_CLKCMU_ICPU_NOCD_1_USER_parents, MUX_CLKCMU_ICPU_NOCD_1_USER__MUX_SEL, MUX_CLKCMU_ICPU_NOCD_1_USER__MUX_BUSY, MUX_CLKCMU_ICPU_NOCD_1_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(ICPU_MUX_CLKCMU_ICPU_NOC_0_USER, cmucal_ICPU_MUX_CLKCMU_ICPU_NOC_0_USER_parents, MUX_CLKCMU_ICPU_NOC_0_USER__MUX_SEL, MUX_CLKCMU_ICPU_NOC_0_USER__MUX_BUSY, MUX_CLKCMU_ICPU_NOC_0_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/USI_USI
    CLK_MUX(USI_MUX_CLK_USI_I2C, cmucal_USI_MUX_CLK_USI_I2C_parents, MUX_CLK_USI_I2C__SELECT, MUX_CLK_USI_I2C__BUSY, MUX_CLK_USI_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(USI_MUX_CLK_USI_USI06, cmucal_USI_MUX_CLK_USI_USI06_parents, MUX_CLK_USI_USI06__SELECT, MUX_CLK_USI_USI06__BUSY, MUX_CLK_USI_USI06__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(USI_MUX_CLK_USI_USI07, cmucal_USI_MUX_CLK_USI_USI07_parents, MUX_CLK_USI_USI07__SELECT, MUX_CLK_USI_USI07__BUSY, MUX_CLK_USI_USI07__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(USI_MUX_CLKCMU_USI_IP_USER, cmucal_USI_MUX_CLKCMU_USI_IP_USER_parents, MUX_CLKCMU_USI_IP_USER__MUX_SEL, MUX_CLKCMU_USI_IP_USER__MUX_BUSY, MUX_CLKCMU_USI_IP_USER__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(USI_MUX_CLKCMU_USI_NOC_USER, cmucal_USI_MUX_CLKCMU_USI_NOC_USER_parents, MUX_CLKCMU_USI_NOC_USER__MUX_SEL, MUX_CLKCMU_USI_NOC_USER__MUX_BUSY, MUX_CLKCMU_USI_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/S2D_S2D
    CLK_MUX(S2D_MUX_CLK_S2D_CORE, cmucal_S2D_MUX_CLK_S2D_CORE_parents, MUX_CLK_S2D_CORE__SELECT, MUX_CLK_S2D_CORE__BUSY, MUX_CLK_S2D_CORE__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(S2D_CLKMUX_MIF_DDRPHY2X_S2D, cmucal_S2D_CLKMUX_MIF_DDRPHY2X_S2D_parents, CLKMUX_MIF_DDRPHY2X_S2D__MUX_SEL, CLKMUX_MIF_DDRPHY2X_S2D__MUX_BUSY, CLKMUX_MIF_DDRPHY2X_S2D__ENABLE_AUTOMATIC_CLKGATING),
// JSON/SCA_SCA
    CLK_MUX(SCA_MUX_CLK_SCA_TIMER_ASM_USER, cmucal_SCA_MUX_CLK_SCA_TIMER_ASM_USER_parents, MUX_CLK_SCA_TIMER_ASM_USER__SELECT, MUX_CLK_SCA_TIMER_ASM_USER__BUSY, MUX_CLK_SCA_TIMER_ASM_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/NOCL1B_NOCL1B
    CLK_MUX(NOCL1B_MUX_NOCL1B_CMUREF, cmucal_NOCL1B_MUX_NOCL1B_CMUREF_parents, MUX_NOCL1B_CMUREF__SELECT, MUX_NOCL1B_CMUREF__BUSY, MUX_NOCL1B_CMUREF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, cmucal_NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER_parents, MUX_CLKCMU_NOCL1B_NOC_USER__MUX_SEL, MUX_CLKCMU_NOCL1B_NOC_USER__MUX_BUSY, MUX_CLKCMU_NOCL1B_NOC_USER__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CPUCL2_CPUCL2
    CLK_MUX(CPUCL2_MUX_CLK_CPUCL2_ATB, cmucal_CPUCL2_MUX_CLK_CPUCL2_ATB_parents, MUX_CLK_CPUCL2_ATB__SELECT, MUX_CLK_CPUCL2_ATB__BUSY, MUX_CLK_CPUCL2_ATB__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL2_MUX_CLK_CPUCL2_HTU, cmucal_CPUCL2_MUX_CLK_CPUCL2_HTU_parents, MUX_CLK_CPUCL2_HTU__SELECT, MUX_CLK_CPUCL2_HTU__BUSY, MUX_CLK_CPUCL2_HTU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL2_MUX_CLK_CPUCL2_IDLECLKDOWN, cmucal_CPUCL2_MUX_CLK_CPUCL2_IDLECLKDOWN_parents, MUX_CLK_CPUCL2_IDLECLKDOWN__SELECT, MUX_CLK_CPUCL2_IDLECLKDOWN__BUSY, MUX_CLK_CPUCL2_IDLECLKDOWN__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL2_MUX_CLK_CPUCL2_PLL3, cmucal_CPUCL2_MUX_CLK_CPUCL2_PLL3_parents, MUX_CLK_CPUCL2_PLL3__SELECT, MUX_CLK_CPUCL2_PLL3__BUSY, MUX_CLK_CPUCL2_PLL3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL2_MUX_CPUCL2_CMUREF, cmucal_CPUCL2_MUX_CPUCL2_CMUREF_parents, MUX_CPUCL2_CMUREF__SELECT, MUX_CPUCL2_CMUREF__BUSY, MUX_CPUCL2_CMUREF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_MUX(CPUCL2_MUX_CLKCMU_CPUCL2_SWITCH_USER, cmucal_CPUCL2_MUX_CLKCMU_CPUCL2_SWITCH_USER_parents, MUX_CLKCMU_CPUCL2_SWITCH_USER__MUX_SEL, MUX_CLKCMU_CPUCL2_SWITCH_USER__MUX_BUSY, MUX_CLKCMU_CPUCL2_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING),
};
unsigned int cmucal_mux_size = 221;

/******************************** DIV ********************************/
struct cmucal_div cmucal_div_list[] = {
// S5E8855
// JSON/TOP_TOP
    CLK_DIV(TOP_DIV_CLKCMU_AUD_CPU, TOP_GATE_CLKCMU_AUD_CPU, DIV_CLKCMU_AUD_CPU__DIVRATIO, DIV_CLKCMU_AUD_CPU__BUSY, DIV_CLKCMU_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_AUD_NOC, TOP_GATE_CLKCMU_AUD_NOC, DIV_CLKCMU_AUD_NOC__DIVRATIO, DIV_CLKCMU_AUD_NOC__BUSY, DIV_CLKCMU_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CPUCL0_SWITCH, TOP_GATE_CLKCMU_CPUCL0_SWITCH, DIV_CLKCMU_CPUCL0_SWITCH__DIVRATIO, DIV_CLKCMU_CPUCL0_SWITCH__BUSY, DIV_CLKCMU_CPUCL0_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CPUCL0_NOCP, TOP_GATE_CLKCMU_CPUCL0_NOCP, DIV_CLKCMU_CPUCL0_NOCP__DIVRATIO, DIV_CLKCMU_CPUCL0_NOCP__BUSY, DIV_CLKCMU_CPUCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_DSU_SWITCH, TOP_GATE_CLKCMU_DSU_SWITCH, DIV_CLKCMU_DSU_SWITCH__DIVRATIO, DIV_CLKCMU_DSU_SWITCH__BUSY, DIV_CLKCMU_DSU_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CPUCL1_SWITCH, TOP_GATE_CLKCMU_CPUCL1_SWITCH, DIV_CLKCMU_CPUCL1_SWITCH__DIVRATIO, DIV_CLKCMU_CPUCL1_SWITCH__BUSY, DIV_CLKCMU_CPUCL1_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CIS_CLK0, TOP_GATE_CLKCMU_CIS_CLK0, DIV_CLKCMU_CIS_CLK0__DIVRATIO, DIV_CLKCMU_CIS_CLK0__BUSY, DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CIS_CLK1, TOP_GATE_CLKCMU_CIS_CLK1, DIV_CLKCMU_CIS_CLK1__DIVRATIO, DIV_CLKCMU_CIS_CLK1__BUSY, DIV_CLKCMU_CIS_CLK1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CIS_CLK2, TOP_GATE_CLKCMU_CIS_CLK2, DIV_CLKCMU_CIS_CLK2__DIVRATIO, DIV_CLKCMU_CIS_CLK2__BUSY, DIV_CLKCMU_CIS_CLK2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CIS_CLK3, TOP_GATE_CLKCMU_CIS_CLK3, DIV_CLKCMU_CIS_CLK3__DIVRATIO, DIV_CLKCMU_CIS_CLK3__BUSY, DIV_CLKCMU_CIS_CLK3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CIS_CLK4, TOP_GATE_CLKCMU_CIS_CLK4, DIV_CLKCMU_CIS_CLK4__DIVRATIO, DIV_CLKCMU_CIS_CLK4__BUSY, DIV_CLKCMU_CIS_CLK4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CMU_BOOST_TOP, TOP_GATE_CLKCMU_CMU_BOOST_TOP, DIV_CLKCMU_CMU_BOOST_TOP__DIVRATIO, DIV_CLKCMU_CMU_BOOST_TOP__BUSY, DIV_CLKCMU_CMU_BOOST_TOP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CMU_BOOST, TOP_GATE_CLKCMU_CMU_BOOST, DIV_CLKCMU_CMU_BOOST__DIVRATIO, DIV_CLKCMU_CMU_BOOST__BUSY, DIV_CLKCMU_CMU_BOOST__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CSIS_NOC, TOP_GATE_CLKCMU_CSIS_NOC, DIV_CLKCMU_CSIS_NOC__DIVRATIO, DIV_CLKCMU_CSIS_NOC__BUSY, DIV_CLKCMU_CSIS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CMU_BOOST_CPU, TOP_GATE_CLKCMU_CMU_BOOST_CPU, DIV_CLKCMU_CMU_BOOST_CPU__DIVRATIO, DIV_CLKCMU_CMU_BOOST_CPU__BUSY, DIV_CLKCMU_CMU_BOOST_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CMU_BOOST_MIF0, TOP_GATE_CLKCMU_CMU_BOOST_MIF0, DIV_CLKCMU_CMU_BOOST_MIF0__DIVRATIO, DIV_CLKCMU_CMU_BOOST_MIF0__BUSY, DIV_CLKCMU_CMU_BOOST_MIF0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CSTAT_NOC, TOP_GATE_CLKCMU_CSTAT_NOC, DIV_CLKCMU_CSTAT_NOC__DIVRATIO, DIV_CLKCMU_CSTAT_NOC__BUSY, DIV_CLKCMU_CSTAT_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CSTAT_BYRP, TOP_GATE_CLKCMU_CSTAT_BYRP, DIV_CLKCMU_CSTAT_BYRP__DIVRATIO, DIV_CLKCMU_CSTAT_BYRP__BUSY, DIV_CLKCMU_CSTAT_BYRP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_DPU_NOC, TOP_GATE_CLKCMU_DPU_NOC, DIV_CLKCMU_DPU_NOC__DIVRATIO, DIV_CLKCMU_DPU_NOC__BUSY, DIV_CLKCMU_DPU_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_G3DCORE_SWITCH, TOP_GATE_CLKCMU_G3DCORE_SWITCH, DIV_CLKCMU_G3DCORE_SWITCH__DIVRATIO, DIV_CLKCMU_G3DCORE_SWITCH__BUSY, DIV_CLKCMU_G3DCORE_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_HSI_NOC, TOP_GATE_CLKCMU_HSI_NOC, DIV_CLKCMU_HSI_NOC__DIVRATIO, DIV_CLKCMU_HSI_NOC__BUSY, DIV_CLKCMU_HSI_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_HSI_UFS_EMBD, TOP_GATE_CLKCMU_HSI_UFS_EMBD, DIV_CLKCMU_HSI_UFS_EMBD__DIVRATIO, DIV_CLKCMU_HSI_UFS_EMBD__BUSY, DIV_CLKCMU_HSI_UFS_EMBD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_M2M_NOC, TOP_GATE_CLKCMU_M2M_NOC, DIV_CLKCMU_M2M_NOC__DIVRATIO, DIV_CLKCMU_M2M_NOC__BUSY, DIV_CLKCMU_M2M_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_M2M_JPEG, TOP_GATE_CLKCMU_M2M_JPEG, DIV_CLKCMU_M2M_JPEG__DIVRATIO, DIV_CLKCMU_M2M_JPEG__BUSY, DIV_CLKCMU_M2M_JPEG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_M2M_GDC, TOP_GATE_CLKCMU_M2M_GDC, DIV_CLKCMU_M2M_GDC__DIVRATIO, DIV_CLKCMU_M2M_GDC__BUSY, DIV_CLKCMU_M2M_GDC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_MIF1_NOCP, TOP_GATE_CLKCMU_MIF1_NOCP, DIV_CLKCMU_MIF1_NOCP__DIVRATIO, DIV_CLKCMU_MIF1_NOCP__BUSY, DIV_CLKCMU_MIF1_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_MFC_NOC, TOP_GATE_CLKCMU_MFC_NOC, DIV_CLKCMU_MFC_NOC__DIVRATIO, DIV_CLKCMU_MFC_NOC__BUSY, DIV_CLKCMU_MFC_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_MIF0_NOCP, TOP_GATE_CLKCMU_MIF0_NOCP, DIV_CLKCMU_MIF0_NOCP__DIVRATIO, DIV_CLKCMU_MIF0_NOCP__BUSY, DIV_CLKCMU_MIF0_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_NOCL0_NOC, TOP_GATE_CLKCMU_NOCL0_NOC, DIV_CLKCMU_NOCL0_NOC__DIVRATIO, DIV_CLKCMU_NOCL0_NOC__BUSY, DIV_CLKCMU_NOCL0_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_NOCL1A_NOC, TOP_GATE_CLKCMU_NOCL1A_NOC, DIV_CLKCMU_NOCL1A_NOC__DIVRATIO, DIV_CLKCMU_NOCL1A_NOC__BUSY, DIV_CLKCMU_NOCL1A_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_PERIC_NOC, TOP_GATE_CLKCMU_PERIC_NOC, DIV_CLKCMU_PERIC_NOC__DIVRATIO, DIV_CLKCMU_PERIC_NOC__BUSY, DIV_CLKCMU_PERIC_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_PERIC_MMC_CARD, TOP_GATE_CLKCMU_PERIC_MMC_CARD, DIV_CLKCMU_PERIC_MMC_CARD__DIVRATIO, DIV_CLKCMU_PERIC_MMC_CARD__BUSY, DIV_CLKCMU_PERIC_MMC_CARD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_PERIC_IP, TOP_GATE_CLKCMU_PERIC_IP, DIV_CLKCMU_PERIC_IP__DIVRATIO, DIV_CLKCMU_PERIC_IP__BUSY, DIV_CLKCMU_PERIC_IP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_RGBP_NOC, TOP_GATE_CLKCMU_RGBP_NOC, DIV_CLKCMU_RGBP_NOC__DIVRATIO, DIV_CLKCMU_RGBP_NOC__BUSY, DIV_CLKCMU_RGBP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_USB_NOC, TOP_GATE_CLKCMU_USB_NOC, DIV_CLKCMU_USB_NOC__DIVRATIO, DIV_CLKCMU_USB_NOC__BUSY, DIV_CLKCMU_USB_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_USB_USB20DRD, TOP_GATE_CLKCMU_USB_USB20DRD, DIV_CLKCMU_USB_USB20DRD__DIVRATIO, DIV_CLKCMU_USB_USB20DRD__BUSY, DIV_CLKCMU_USB_USB20DRD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_YUVP_NOC, TOP_GATE_CLKCMU_YUVP_NOC, DIV_CLKCMU_YUVP_NOC__DIVRATIO, DIV_CLKCMU_YUVP_NOC__BUSY, DIV_CLKCMU_YUVP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_ALIVE_NOC, TOP_GATE_CLKCMU_ALIVE_NOC, DIV_CLKCMU_ALIVE_NOC__DIVRATIO, DIV_CLKCMU_ALIVE_NOC__BUSY, DIV_CLKCMU_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CSIS_DCPHY, TOP_GATE_CLKCMU_CSIS_DCPHY, DIV_CLKCMU_CSIS_DCPHY__DIVRATIO, DIV_CLKCMU_CSIS_DCPHY__BUSY, DIV_CLKCMU_CSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CSIS_OIS, TOP_GATE_CLKCMU_CSIS_OIS, DIV_CLKCMU_CSIS_OIS__DIVRATIO, DIV_CLKCMU_CSIS_OIS__BUSY, DIV_CLKCMU_CSIS_OIS__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_ICPU_NOCD_0, TOP_GATE_CLKCMU_ICPU_NOCD_0, DIV_CLKCMU_ICPU_NOCD_0__DIVRATIO, DIV_CLKCMU_ICPU_NOCD_0__BUSY, DIV_CLKCMU_ICPU_NOCD_0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_ICPU_NOCD_1, TOP_GATE_CLKCMU_ICPU_NOCD_1, DIV_CLKCMU_ICPU_NOCD_1__DIVRATIO, DIV_CLKCMU_ICPU_NOCD_1__BUSY, DIV_CLKCMU_ICPU_NOCD_1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_GNPU0_NOC, TOP_GATE_CLKCMU_GNPU0_NOC, DIV_CLKCMU_GNPU0_NOC__DIVRATIO, DIV_CLKCMU_GNPU0_NOC__BUSY, DIV_CLKCMU_GNPU0_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_GNPU0_XMAA, TOP_GATE_CLKCMU_GNPU0_XMAA, DIV_CLKCMU_GNPU0_XMAA__DIVRATIO, DIV_CLKCMU_GNPU0_XMAA__BUSY, DIV_CLKCMU_GNPU0_XMAA__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_SDMA_NOC, TOP_GATE_CLKCMU_SDMA_NOC, DIV_CLKCMU_SDMA_NOC__DIVRATIO, DIV_CLKCMU_SDMA_NOC__BUSY, DIV_CLKCMU_SDMA_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_DNC_HTU, TOP_GATE_CLKCMU_DNC_HTU, DIV_CLKCMU_DNC_HTU__DIVRATIO, DIV_CLKCMU_DNC_HTU__BUSY, DIV_CLKCMU_DNC_HTU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_DNC_NOC, TOP_GATE_CLKCMU_DNC_NOC, DIV_CLKCMU_DNC_NOC__DIVRATIO, DIV_CLKCMU_DNC_NOC__BUSY, DIV_CLKCMU_DNC_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_PSP_NOC, TOP_GATE_CLKCMU_PSP_NOC, DIV_CLKCMU_PSP_NOC__DIVRATIO, DIV_CLKCMU_PSP_NOC__BUSY, DIV_CLKCMU_PSP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_PERIS_GIC, TOP_GATE_CLKCMU_PERIS_GIC, DIV_CLKCMU_PERIS_GIC__DIVRATIO, DIV_CLKCMU_PERIS_GIC__BUSY, DIV_CLKCMU_PERIS_GIC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_PERIS_NOC, TOP_GATE_CLKCMU_PERIS_NOC, DIV_CLKCMU_PERIS_NOC__DIVRATIO, DIV_CLKCMU_PERIS_NOC__BUSY, DIV_CLKCMU_PERIS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_G3D_NOCP, TOP_GATE_CLKCMU_G3D_NOCP, DIV_CLKCMU_G3D_NOCP__DIVRATIO, DIV_CLKCMU_G3D_NOCP__BUSY, DIV_CLKCMU_G3D_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_USI_NOC, TOP_GATE_CLKCMU_USI_NOC, DIV_CLKCMU_USI_NOC__DIVRATIO, DIV_CLKCMU_USI_NOC__BUSY, DIV_CLKCMU_USI_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_USI_IP, TOP_GATE_CLKCMU_USI_IP, DIV_CLKCMU_USI_IP__DIVRATIO, DIV_CLKCMU_USI_IP__BUSY, DIV_CLKCMU_USI_IP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CPUCL0_DBG_NOC, TOP_GATE_CLKCMU_CPUCL0_DBG_NOC, DIV_CLKCMU_CPUCL0_DBG_NOC__DIVRATIO, DIV_CLKCMU_CPUCL0_DBG_NOC__BUSY, DIV_CLKCMU_CPUCL0_DBG_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_NOCL1B_NOC, TOP_GATE_CLKCMU_NOCL1B_NOC, DIV_CLKCMU_NOCL1B_NOC__DIVRATIO, DIV_CLKCMU_NOCL1B_NOC__BUSY, DIV_CLKCMU_NOCL1B_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CPUCL2_SWITCH, TOP_GATE_CLKCMU_CPUCL2_SWITCH, DIV_CLKCMU_CPUCL2_SWITCH__DIVRATIO, DIV_CLKCMU_CPUCL2_SWITCH__BUSY, DIV_CLKCMU_CPUCL2_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CMU_BOOST_MIF1, TOP_GATE_CLKCMU_CMU_BOOST_MIF1, DIV_CLKCMU_CMU_BOOST_MIF1__DIVRATIO, DIV_CLKCMU_CMU_BOOST_MIF1__BUSY, DIV_CLKCMU_CMU_BOOST_MIF1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_CSTAT_MCSC, TOP_GATE_CLKCMU_CSTAT_MCSC, DIV_CLKCMU_CSTAT_MCSC__DIVRATIO, DIV_CLKCMU_CSTAT_MCSC__BUSY, DIV_CLKCMU_CSTAT_MCSC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(TOP_DIV_CLKCMU_G3D_HTU, TOP_GATE_CLKCMU_G3D_HTU, DIV_CLKCMU_G3D_HTU__DIVRATIO, DIV_CLKCMU_G3D_HTU__BUSY, DIV_CLKCMU_G3D_HTU__ENABLE_AUTOMATIC_CLKGATING),
// JSON/ALIVE_ALIVE
    CLK_DIV(ALIVE_CLKDIV__DIV_CLK_ALIVE_DBGCORE_UART, ALIVE_MUX_CLK_ALIVE_DBGCORE_UART, CLKDIV__DIV_CLK_ALIVE_DBGCORE_UART__DIVRATIO, CLKDIV__DIV_CLK_ALIVE_DBGCORE_UART__BUSY, CLKDIV__DIV_CLK_ALIVE_DBGCORE_UART__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(ALIVE_DIV_CLKALIVE_SCA_USI0, ALIVE_MUX_CLK_ALIVE_USI0, DIV_CLKALIVE_SCA_USI0__DIVRATIO, DIV_CLKALIVE_SCA_USI0__BUSY, DIV_CLKALIVE_SCA_USI0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(ALIVE_DIV_CLKCMU_ALIVE_BOOST, ALIVE_GATE_CLKCMU_ALIVE_BOOST, DIV_CLKCMU_ALIVE_BOOST__DIVRATIO, DIV_CLKCMU_ALIVE_BOOST__BUSY, DIV_CLKCMU_ALIVE_BOOST__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(ALIVE_DIV_CLK_ALIVE_CHUBVTS_NOC, ALIVE_GATE_CLKCMU_CHUBVTS_NOC, DIV_CLK_ALIVE_CHUBVTS_NOC__DIVRATIO, DIV_CLK_ALIVE_CHUBVTS_NOC__BUSY, DIV_CLK_ALIVE_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(ALIVE_DIV_CLK_ALIVE_CMGP_NOC, ALIVE_GATE_CLKCMU_CMGP_NOC, DIV_CLK_ALIVE_CMGP_NOC__DIVRATIO, DIV_CLK_ALIVE_CMGP_NOC__BUSY, DIV_CLK_ALIVE_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(ALIVE_DIV_CLK_ALIVE_CMGP_PERI_ALIVE, ALIVE_GATE_CLKCMU_CMGP_PERI, DIV_CLK_ALIVE_CMGP_PERI_ALIVE__DIVRATIO, DIV_CLK_ALIVE_CMGP_PERI_ALIVE__BUSY, DIV_CLK_ALIVE_CMGP_PERI_ALIVE__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(ALIVE_DIV_CLK_ALIVE_DBGCORE_NOC, ALIVE_GATE_CLKCMU_DBGCORE_NOC, DIV_CLK_ALIVE_DBGCORE_NOC__DIVRATIO, DIV_CLK_ALIVE_DBGCORE_NOC__BUSY, DIV_CLK_ALIVE_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(ALIVE_DIV_CLK_ALIVE_I2C, ALIVE_MUX_CLK_ALIVE_I2C, DIV_CLK_ALIVE_I2C__DIVRATIO, DIV_CLK_ALIVE_I2C__BUSY, DIV_CLK_ALIVE_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(ALIVE_DIV_CLK_ALIVE_NOC, ALIVE_MUX_CLK_ALIVE_NOC, DIV_CLK_ALIVE_NOC__DIVRATIO, DIV_CLK_ALIVE_NOC__BUSY, DIV_CLK_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(ALIVE_DIV_CLK_ALIVE_SPMI, ALIVE_MUX_CLK_ALIVE_SPMI, DIV_CLK_ALIVE_SPMI__DIVRATIO, DIV_CLK_ALIVE_SPMI__BUSY, DIV_CLK_ALIVE_SPMI__ENABLE_AUTOMATIC_CLKGATING),
// JSON/PMU_PMU
// JSON/NOCL0_NOCL0
    CLK_DIV(NOCL0_DIV_CLK_NOCL0_NOCP, NOCL0_MUX_CLK_NOCL0_RCO_BOOST, DIV_CLK_NOCL0_NOCP__DIVRATIO, DIV_CLK_NOCL0_NOCP__BUSY, DIV_CLK_NOCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/NOCL1A_NOCL1A
    CLK_DIV(NOCL1A_DIV_CLK_NOCL1A_NOCP, NOCL1A_MUX_CLK_NOCL1A_RCO_BOOST, DIV_CLK_NOCL1A_NOCP__DIVRATIO, DIV_CLK_NOCL1A_NOCP__BUSY, DIV_CLK_NOCL1A_NOCP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/MIF_MIF0
    CLK_DIV(MIF0_DIV_CLK_MIF_NOCD, MIF0_CLKMUX_MIF_DDRPHY2X, DIV_CLK_MIF_NOCD__DIVRATIO, DIV_CLK_MIF_NOCD__BUSY, DIV_CLK_MIF_NOCD__ENABLE_AUTOMATIC_CLKGATING),
// JSON/MIF_MIF1
    CLK_DIV(MIF1_DIV_CLK_MIF_NOCD, MIF1_CLKMUX_MIF_DDRPHY2X, DIV_CLK_MIF_NOCD__DIVRATIO, DIV_CLK_MIF_NOCD__BUSY, DIV_CLK_MIF_NOCD__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CSIS_CSIS
    CLK_DIV(CSIS_DIV_CLK_CSIS_DCPHY, CSIS_MUX_CLK_CSIS_DCPHY, DIV_CLK_CSIS_DCPHY__DIVRATIO, DIV_CLK_CSIS_DCPHY__BUSY, DIV_CLK_CSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(CSIS_DIV_CLK_CSIS_NOCP, CSIS_MUX_CLKCMU_CSIS_NOC_USER, DIV_CLK_CSIS_NOCP__DIVRATIO, DIV_CLK_CSIS_NOCP__BUSY, DIV_CLK_CSIS_NOCP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CMGP_CMGP
    CLK_DIV(CMGP_DIV_CLK_CMGP_USI00_USI, CMGP_MUX_CLK_CMGP_USI0, DIV_CLK_CMGP_USI00_USI__DIVRATIO, DIV_CLK_CMGP_USI00_USI__BUSY, DIV_CLK_CMGP_USI00_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(CMGP_DIV_CLK_CMGP_USI01_USI, CMGP_MUX_CLK_CMGP_USI1, DIV_CLK_CMGP_USI01_USI__DIVRATIO, DIV_CLK_CMGP_USI01_USI__BUSY, DIV_CLK_CMGP_USI01_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(CMGP_DIV_CLK_CMGP_USI02_USI, CMGP_MUX_CLK_CMGP_USI2, DIV_CLK_CMGP_USI02_USI__DIVRATIO, DIV_CLK_CMGP_USI02_USI__BUSY, DIV_CLK_CMGP_USI02_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(CMGP_DIV_CLK_CMGP_USI03_USI, CMGP_MUX_CLK_CMGP_USI3, DIV_CLK_CMGP_USI03_USI__DIVRATIO, DIV_CLK_CMGP_USI03_USI__BUSY, DIV_CLK_CMGP_USI03_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(CMGP_DIV_CLK_CMGP_USI04_USI, CMGP_MUX_CLK_CMGP_USI4, DIV_CLK_CMGP_USI04_USI__DIVRATIO, DIV_CLK_CMGP_USI04_USI__BUSY, DIV_CLK_CMGP_USI04_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(CMGP_DIV_CLK_CMGP_USI_I2C, CMGP_MUX_CLK_CMGP_I2C, DIV_CLK_CMGP_USI_I2C__DIVRATIO, DIV_CLK_CMGP_USI_I2C__BUSY, DIV_CLK_CMGP_USI_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(CMGP_DIV_CLK_CMGP_USI_I3C, CMGP_MUX_CLK_CMGP_I3C, DIV_CLK_CMGP_USI_I3C__DIVRATIO, DIV_CLK_CMGP_USI_I3C__BUSY, DIV_CLK_CMGP_USI_I3C__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CHUB_CHUB
    CLK_DIV(CHUB_DIV_CLK_CHUB_I2C, CHUB_MUX_CLK_CHUB_I2C, DIV_CLK_CHUB_I2C__DIVRATIO, DIV_CLK_CHUB_I2C__BUSY, DIV_CLK_CHUB_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(CHUB_DIV_CLK_CHUB_NOC, CHUB_MUX_CLK_CHUB_NOC, DIV_CLK_CHUB_NOC__DIVRATIO, DIV_CLK_CHUB_NOC__BUSY, DIV_CLK_CHUB_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(CHUB_DIV_CLK_CHUB_USI0, CHUB_MUX_CLK_CHUB_USI0, DIV_CLK_CHUB_USI0__DIVRATIO, DIV_CLK_CHUB_USI0__BUSY, DIV_CLK_CHUB_USI0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(CHUB_DIV_CLK_CHUB_USI1, CHUB_MUX_CLK_CHUB_USI1, DIV_CLK_CHUB_USI1__DIVRATIO, DIV_CLK_CHUB_USI1__BUSY, DIV_CLK_CHUB_USI1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(CHUB_DIV_CLK_CHUB_USI2, CHUB_MUX_CLK_CHUB_USI2, DIV_CLK_CHUB_USI2__DIVRATIO, DIV_CLK_CHUB_USI2__BUSY, DIV_CLK_CHUB_USI2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(CHUB_DIV_CLK_CHUB_USI3, CHUB_MUX_CLK_CHUB_USI3, DIV_CLK_CHUB_USI3__DIVRATIO, DIV_CLK_CHUB_USI3__BUSY, DIV_CLK_CHUB_USI3__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CHUBVTS_CHUBVTS
    CLK_DIV(CHUBVTS_DIV_CLK_CHUBVTS_NOC, CHUBVTS_MUX_CLK_CHUBVTS_NOC, DIV_CLK_CHUBVTS_NOC__DIVRATIO, DIV_CLK_CHUBVTS_NOC__BUSY, DIV_CLK_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING),
// JSON/VTS_VTS
    CLK_DIV(VTS_DIV_CLK_VTS_DMIC_AUD, VTS_MUX_CLK_VTS_DMIC_AUD, DIV_CLK_VTS_DMIC_AUD__DIVRATIO, DIV_CLK_VTS_DMIC_AUD__BUSY, DIV_CLK_VTS_DMIC_AUD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(VTS_DIV_CLK_VTS_DMIC_IF, VTS_DIV_CLK_VTS_DMIC_AUD, DIV_CLK_VTS_DMIC_IF__DIVRATIO, DIV_CLK_VTS_DMIC_IF__BUSY, DIV_CLK_VTS_DMIC_IF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(VTS_DIV_CLK_VTS_DMIC_IF_DIV2, VTS_DIV_CLK_VTS_DMIC_IF, DIV_CLK_VTS_DMIC_IF_DIV2__DIVRATIO, DIV_CLK_VTS_DMIC_IF_DIV2__BUSY, DIV_CLK_VTS_DMIC_IF_DIV2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(VTS_DIV_CLK_VTS_NOC, VTS_MUX_CLK_VTS_NOC, DIV_CLK_VTS_NOC__DIVRATIO, DIV_CLK_VTS_NOC__BUSY, DIV_CLK_VTS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(VTS_DIV_CLK_VTS_SERIAL_LIF, VTS_MUX_CLK_VTS_DMIC_AUD, DIV_CLK_VTS_SERIAL_LIF__DIVRATIO, DIV_CLK_VTS_SERIAL_LIF__BUSY, DIV_CLK_VTS_SERIAL_LIF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(VTS_DIV_CLK_VTS_SERIAL_LIF_CORE, VTS_MUX_CLK_VTS_DMIC_AUD, DIV_CLK_VTS_SERIAL_LIF_CORE__DIVRATIO, DIV_CLK_VTS_SERIAL_LIF_CORE__BUSY, DIV_CLK_VTS_SERIAL_LIF_CORE__ENABLE_AUTOMATIC_CLKGATING),
// JSON/DBGCORE_DBGCORE
    CLK_DIV(DBGCORE_DIV_CLK_DBGCORE_NOC_DIV, DBGCORE_MUX_CLKCMU_DBGCORE_USER, DIV_CLK_DBGCORE_NOC_DIV__DIVRATIO, DIV_CLK_DBGCORE_NOC_DIV__BUSY, DIV_CLK_DBGCORE_NOC_DIV__ENABLE_AUTOMATIC_CLKGATING),
// JSON/DPU_DPU
    CLK_DIV(DPU_DIV_CLK_DPU_DSIM, DPU_OSCCLK_SUB, DIV_CLK_DPU_DSIM__DIVRATIO, DIV_CLK_DPU_DSIM__BUSY, DIV_CLK_DPU_DSIM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DPU_DIV_CLK_DPU_NOCP, DPU_MUX_CLKCMU_DPU_NOC_USER, DIV_CLK_DPU_NOCP__DIVRATIO, DIV_CLK_DPU_NOCP__BUSY, DIV_CLK_DPU_NOCP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/GNPU0_GNPU0
    CLK_DIV(GNPU0_DIV_CLK_GNPU0_NOCP, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, DIV_CLK_GNPU0_NOCP__DIVRATIO, DIV_CLK_GNPU0_NOCP__BUSY, DIV_CLK_GNPU0_NOCP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/SDMA_SDMA
    CLK_DIV(SDMA_DIV_CLK_SDMA_NOCP, SDMA_MUC_CLKCMU_SDMA_NOC_USER, DIV_CLK_SDMA_NOCP__DIVRATIO, DIV_CLK_SDMA_NOCP__BUSY, DIV_CLK_SDMA_NOCP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/DNC_DNC
    CLK_DIV(DNC_DIV_CLK_DNC_NOCP, DNC_MUX_CLKCMU_DNC_NOC_USER, DIV_CLK_DNC_NOCP__DIVRATIO, DIV_CLK_DNC_NOCP__BUSY, DIV_CLK_DNC_NOCP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/PSP_PSP
    CLK_DIV(PSP_DIV_CLK_PSP_NOCP, PSP_MUX_CLKCMU_PSP_NOC_USER, DIV_CLK_PSP_NOCP__DIVRATIO, DIV_CLK_PSP_NOCP__BUSY, DIV_CLK_PSP_NOCP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/RGBP_RGBP
    CLK_DIV(RGBP_DIV_CLK_RGBP_NOCP, RGBP_MUX_CLKCMU_RGBP_NOC_USER, DIV_CLK_RGBP_NOCP__DIVRATIO, DIV_CLK_RGBP_NOCP__BUSY, DIV_CLK_RGBP_NOCP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/G3D_G3D
    CLK_DIV(G3D_DIV_CLK_G3D_HTU, G3D_MUX_CLKCMU_G3D_HTU, DIV_CLK_G3D_HTU__DIVRATIO, DIV_CLK_G3D_HTU__BUSY, DIV_CLK_G3D_HTU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(G3D_DIV_CLK_G3D_NOCP, G3D_MUX_CLKCMU_G3D_NOCP, DIV_CLK_G3D_NOCP__DIVRATIO, DIV_CLK_G3D_NOCP__BUSY, DIV_CLK_G3D_NOCP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/G3DCORE_G3DCORE
// JSON/CPUCL0_GLB_CPUCL0_GLB
    CLK_DIV(CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_DBG_NOC_USER, DIV_CLK_CPUCL0_DBG_PCLKDBG__DIVRATIO, DIV_CLK_CPUCL0_DBG_PCLKDBG__BUSY, DIV_CLK_CPUCL0_DBG_PCLKDBG__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CPUCL0_CPUCL0
// JSON/CPUCL1_CPUCL1
    CLK_DIV(CPUCL1_DIV_CLK_CPUCL1_ATB, CPUCL1_MUX_CLK_CPUCL1_ATB, DIV_CLK_CPUCL1_ATB__DIVRATIO, DIV_CLK_CPUCL1_ATB__BUSY, DIV_CLK_CPUCL1_ATB__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(CPUCL1_DIV_CLK_CPUCL1_CORE, CPUCL1_MUX_CLK_CPUCL1_IDLECLKDOWN, DIV_CLK_CPUCL1_CORE__DIVRATIO, DIV_CLK_CPUCL1_CORE__BUSY, DIV_CLK_CPUCL1_CORE__ENABLE_AUTOMATIC_CLKGATING),
// JSON/DSU_DSU
    CLK_DIV(DSU_DIV_CLK_CLUSTER_ACLK, DSU_MUX_CLK_DSU_PLL, DIV_CLK_CLUSTER_ACLK__DIVRATIO, DIV_CLK_CLUSTER_ACLK__BUSY, DIV_CLK_CLUSTER_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DSU_DIV_CLK_CLUSTER_ACLKMP, DSU_MUX_CLK_DSU_PLL, DIV_CLK_CLUSTER_ACLKMP__DIVRATIO, DIV_CLK_CLUSTER_ACLKMP__BUSY, DIV_CLK_CLUSTER_ACLKMP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DSU_DIV_CLK_CLUSTER_ACPCLK, DSU_MUX_CLK_DSU_PLL, DIV_CLK_CLUSTER_ACPCLK__DIVRATIO, DIV_CLK_CLUSTER_ACPCLK__BUSY, DIV_CLK_CLUSTER_ACPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DSU_DIV_CLK_CLUSTER_ATCLK, DSU_MUX_CLK_DSU_PLL, DIV_CLK_CLUSTER_ATCLK__DIVRATIO, DIV_CLK_CLUSTER_ATCLK__BUSY, DIV_CLK_CLUSTER_ATCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DSU_DIV_CLK_CLUSTER_PCLK, DSU_MUX_CLK_DSU_PLL, DIV_CLK_CLUSTER_PCLK__DIVRATIO, DIV_CLK_CLUSTER_PCLK__BUSY, DIV_CLK_CLUSTER_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DSU_DIV_CLK_CLUSTER_PERIPHCLK, DSU_MUX_CLK_DSU_PLL, DIV_CLK_CLUSTER_PERIPHCLK__DIVRATIO, DIV_CLK_CLUSTER_PERIPHCLK__BUSY, DIV_CLK_CLUSTER_PERIPHCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DSU_DIV_CLK_DSU_GICCLK, DSU_MUX_CLK_DSU_PLL, DIV_CLK_DSU_GICCLK__DIVRATIO, DIV_CLK_DSU_GICCLK__BUSY, DIV_CLK_DSU_GICCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(DSU_DIV_CLK_DSU_PPUCLK, DSU_MUX_CLK_DSU_PLL, DIV_CLK_DSU_PPUCLK__DIVRATIO, DIV_CLK_DSU_PPUCLK__BUSY, DIV_CLK_DSU_PPUCLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/MFC_MFC
    CLK_DIV(MFC_DIV_CLK_MFC_NOCP, MFC_MUX_CLKCMU_MFC_NOC_USER, DIV_CLK_MFC_NOCP__DIVRATIO, DIV_CLK_MFC_NOCP__BUSY, DIV_CLK_MFC_NOCP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CSTAT_CSTAT
    CLK_DIV(CSTAT_DIV_CLK_CSTAT_NOCP, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, DIV_CLK_CSTAT_NOCP__DIVRATIO, DIV_CLK_CSTAT_NOCP__BUSY, DIV_CLK_CSTAT_NOCP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/YUVP_YUVP
    CLK_DIV(YUVP_DIV_CLK_YUVP_NOCP, YUVP_MUX_CLKCMU_YUVP_NOC_USER, DIV_CLK_YUVP_NOCP__DIVRATIO, DIV_CLK_YUVP_NOCP__BUSY, DIV_CLK_YUVP_NOCP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/HSI_HSI
// JSON/M2M_M2M
    CLK_DIV(M2M_DIV_CLK_M2M_NOCP, M2M_MUX_CLKCMU_M2M_NOC_USER, DIV_CLK_M2M_NOCP__DIVRATIO, DIV_CLK_M2M_NOCP__BUSY, DIV_CLK_M2M_NOCP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/PERIC_PERIC
    CLK_DIV(PERIC_DIV_CLK_PERIC_NOCP, PERIC_MUX_CLKCMU_PERIC_NOC_USER, DIV_CLK_PERIC_NOCP__DIVRATIO, DIV_CLK_PERIC_NOCP__BUSY, DIV_CLK_PERIC_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(PERIC_DIV_CLK_PERIC_UART_DBG, PERIC_MUX_CLK_PERIC_UART_DBG, DIV_CLK_PERIC_UART_DBG__DIVRATIO, DIV_CLK_PERIC_UART_DBG__BUSY, DIV_CLK_PERIC_UART_DBG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(PERIC_DIV_CLK_PERIC_USI00_USI, PERIC_MUX_CLK_PERIC_USI00, DIV_CLK_PERIC_USI00_USI__DIVRATIO, DIV_CLK_PERIC_USI00_USI__BUSY, DIV_CLK_PERIC_USI00_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(PERIC_DIV_CLK_PERIC_USI01_USI, PERIC_MUX_CLK_PERIC_USI01, DIV_CLK_PERIC_USI01_USI__DIVRATIO, DIV_CLK_PERIC_USI01_USI__BUSY, DIV_CLK_PERIC_USI01_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(PERIC_DIV_CLK_PERIC_USI02_USI, PERIC_MUX_CLK_PERIC_USI02, DIV_CLK_PERIC_USI02_USI__DIVRATIO, DIV_CLK_PERIC_USI02_USI__BUSY, DIV_CLK_PERIC_USI02_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(PERIC_DIV_CLK_PERIC_USI03_USI, PERIC_MUX_CLK_PERIC_USI03, DIV_CLK_PERIC_USI03_USI__DIVRATIO, DIV_CLK_PERIC_USI03_USI__BUSY, DIV_CLK_PERIC_USI03_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(PERIC_DIV_CLK_PERIC_USI04_USI, PERIC_MUX_CLK_PERIC_USI04, DIV_CLK_PERIC_USI04_USI__DIVRATIO, DIV_CLK_PERIC_USI04_USI__BUSY, DIV_CLK_PERIC_USI04_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(PERIC_DIV_CLK_PERIC_USI09_USI_OIS, PERIC_MUX_CLK_PERIC_USI09_USI_OIS, DIV_CLK_PERIC_USI09_USI_OIS__DIVRATIO, DIV_CLK_PERIC_USI09_USI_OIS__BUSY, DIV_CLK_PERIC_USI09_USI_OIS__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(PERIC_DIV_CLK_PERIC_USI10_USI_OIS, PERIC_MUX_CLK_PERIC_USI10_USI_OIS, DIV_CLK_PERIC_USI10_USI_OIS__DIVRATIO, DIV_CLK_PERIC_USI10_USI_OIS__BUSY, DIV_CLK_PERIC_USI10_USI_OIS__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(PERIC_DIV_CLK_PERIC_USI_I2C, PERIC_MUX_CLK_PERIC_I2C, DIV_CLK_PERIC_USI_I2C__DIVRATIO, DIV_CLK_PERIC_USI_I2C__BUSY, DIV_CLK_PERIC_USI_I2C__ENABLE_AUTOMATIC_CLKGATING),
// JSON/PERIS_PERIS
    CLK_DIV(PERIS_DIV_CLK_PERIS_NOCP, PERIS_MUX_CLKCMU_PERIS_NOC_USER, DIV_CLK_PERIS_NOCP__DIVRATIO, DIV_CLK_PERIS_NOCP__BUSY, DIV_CLK_PERIS_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(PERIS_DIV_CLK_PERIS_OTP, PERIS_OSCCLK_SUB, DIV_CLK_PERIS_OTP__DIVRATIO, DIV_CLK_PERIS_OTP__BUSY, DIV_CLK_PERIS_OTP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/AUD_AUD
    CLK_DIV(AUD_DIV_CLK_AUD_ACLK, AUD_DIV_CLK_AUD_CPU, DIV_CLK_AUD_ACLK__DIVRATIO, DIV_CLK_AUD_ACLK__BUSY, DIV_CLK_AUD_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_AUDIF, AUD_MUX_CLK_AUD_AUDIF, DIV_CLK_AUD_AUDIF__DIVRATIO, DIV_CLK_AUD_AUDIF__BUSY, DIV_CLK_AUD_AUDIF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_CNT, AUD_MUX_CLK_AUD_MISC, DIV_CLK_AUD_CNT__DIVRATIO, DIV_CLK_AUD_CNT__BUSY, DIV_CLK_AUD_CNT__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_CPU, AUD_MUX_HCHGEN_CLK_AUD_CPU, DIV_CLK_AUD_CPU__DIVRATIO, DIV_CLK_AUD_CPU__BUSY, DIV_CLK_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_CPU_ACP, AUD_DIV_CLK_AUD_CPU, DIV_CLK_AUD_CPU_ACP__DIVRATIO, DIV_CLK_AUD_CPU_ACP__BUSY, DIV_CLK_AUD_CPU_ACP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_CPU_PCLKDBG, AUD_DIV_CLK_AUD_CPU, DIV_CLK_AUD_CPU_PCLKDBG__DIVRATIO, DIV_CLK_AUD_CPU_PCLKDBG__BUSY, DIV_CLK_AUD_CPU_PCLKDBG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_DSIF, AUD_MUX_CLK_AUD_DSIF, DIV_CLK_AUD_DSIF__DIVRATIO, DIV_CLK_AUD_DSIF__BUSY, DIV_CLK_AUD_DSIF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_FM, AUD_DIV_CLK_AUD_FM_SPDY, DIV_CLK_AUD_FM__DIVRATIO, DIV_CLK_AUD_FM__BUSY, DIV_CLK_AUD_FM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_FM_SPDY, AUD_MUX_CLK_AUD_FM, DIV_CLK_AUD_FM_SPDY__DIVRATIO, DIV_CLK_AUD_FM_SPDY__BUSY, DIV_CLK_AUD_FM_SPDY__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_MCLK, AUD_MUX_CLK_AUD_MISC, DIV_CLK_AUD_MCLK__DIVRATIO, DIV_CLK_AUD_MCLK__BUSY, DIV_CLK_AUD_MCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_NOCD, AUD_MUX_CLK_AUD_NOC, DIV_CLK_AUD_NOCD__DIVRATIO, DIV_CLK_AUD_NOCD__BUSY, DIV_CLK_AUD_NOCD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_NOCP, AUD_DIV_CLK_AUD_NOCD, DIV_CLK_AUD_NOCP__DIVRATIO, DIV_CLK_AUD_NOCP__BUSY, DIV_CLK_AUD_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_PCMC, AUD_MUX_CLK_AUD_MISC, DIV_CLK_AUD_PCMC__DIVRATIO, DIV_CLK_AUD_PCMC__BUSY, DIV_CLK_AUD_PCMC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_SERIAL_LIF, AUD_DIV_CLK_AUD_AUDIF, DIV_CLK_AUD_SERIAL_LIF__DIVRATIO, DIV_CLK_AUD_SERIAL_LIF__BUSY, DIV_CLK_AUD_SERIAL_LIF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_SERIAL_LIF_CORE, AUD_DIV_CLK_AUD_AUDIF, DIV_CLK_AUD_SERIAL_LIF_CORE__DIVRATIO, DIV_CLK_AUD_SERIAL_LIF_CORE__BUSY, DIV_CLK_AUD_SERIAL_LIF_CORE__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_UAIF0, AUD_MUX_CLK_AUD_UAIF0, DIV_CLK_AUD_UAIF0__DIVRATIO, DIV_CLK_AUD_UAIF0__BUSY, DIV_CLK_AUD_UAIF0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_UAIF1, AUD_MUX_CLK_AUD_UAIF1, DIV_CLK_AUD_UAIF1__DIVRATIO, DIV_CLK_AUD_UAIF1__BUSY, DIV_CLK_AUD_UAIF1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_UAIF2, AUD_MUX_CLK_AUD_UAIF2, DIV_CLK_AUD_UAIF2__DIVRATIO, DIV_CLK_AUD_UAIF2__BUSY, DIV_CLK_AUD_UAIF2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_UAIF3, AUD_MUX_CLK_AUD_UAIF3, DIV_CLK_AUD_UAIF3__DIVRATIO, DIV_CLK_AUD_UAIF3__BUSY, DIV_CLK_AUD_UAIF3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_UAIF4, AUD_MUX_CLK_AUD_UAIF4, DIV_CLK_AUD_UAIF4__DIVRATIO, DIV_CLK_AUD_UAIF4__BUSY, DIV_CLK_AUD_UAIF4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_UAIF5, AUD_MUX_CLK_AUD_UAIF5, DIV_CLK_AUD_UAIF5__DIVRATIO, DIV_CLK_AUD_UAIF5__BUSY, DIV_CLK_AUD_UAIF5__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(AUD_DIV_CLK_AUD_UAIF6, AUD_MUX_CLK_AUD_UAIF6, DIV_CLK_AUD_UAIF6__DIVRATIO, DIV_CLK_AUD_UAIF6__BUSY, DIV_CLK_AUD_UAIF6__ENABLE_AUTOMATIC_CLKGATING),
// JSON/USB_USB
    CLK_DIV(USB_DIV_CLK_USB_NOC_DIV3, USB_MUX_CLKCMU_USB_NOC_USER, DIV_CLK_USB_NOC_DIV3__DIVRATIO, DIV_CLK_USB_NOC_DIV3__BUSY, DIV_CLK_USB_NOC_DIV3__ENABLE_AUTOMATIC_CLKGATING),
// JSON/ICPU_ICPU
    CLK_DIV(ICPU_DIV_CLK_ICPU_NOCP, ICPU_MUX_CLKCMU_ICPU_NOC_0_USER, DIV_CLK_ICPU_NOCP__DIVRATIO, DIV_CLK_ICPU_NOCP__BUSY, DIV_CLK_ICPU_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(ICPU_DIV_CLK_ICPU_PCLKDBG, ICPU_MUX_CLKCMU_ICPU_NOC_0_USER, DIV_CLK_ICPU_PCLKDBG__DIVRATIO, DIV_CLK_ICPU_PCLKDBG__BUSY, DIV_CLK_ICPU_PCLKDBG__ENABLE_AUTOMATIC_CLKGATING),
// JSON/USI_USI
    CLK_DIV(USI_DIV_CLK_USI_USI06_USI, USI_MUX_CLK_USI_USI06, DIV_CLK_USI_USI06_USI__DIVRATIO, DIV_CLK_USI_USI06_USI__BUSY, DIV_CLK_USI_USI06_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(USI_DIV_CLK_USI_USI07_USI, USI_MUX_CLK_USI_USI07, DIV_CLK_USI_USI07_USI__DIVRATIO, DIV_CLK_USI_USI07_USI__BUSY, DIV_CLK_USI_USI07_USI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(USI_DIV_CLK_USI_USI_I2C, USI_MUX_CLK_USI_I2C, DIV_CLK_USI_USI_I2C__DIVRATIO, DIV_CLK_USI_USI_I2C__BUSY, DIV_CLK_USI_USI_I2C__ENABLE_AUTOMATIC_CLKGATING),
// JSON/S2D_S2D
    CLK_DIV(S2D_DIV_CLK_MIF_NOCD_S2D, S2D_CLKMUX_MIF_DDRPHY2X_S2D, DIV_CLK_MIF_NOCD_S2D__DIVRATIO, DIV_CLK_MIF_NOCD_S2D__BUSY, DIV_CLK_MIF_NOCD_S2D__ENABLE_AUTOMATIC_CLKGATING),
// JSON/SCA_SCA
    CLK_DIV(SCA_DIV_CLK_SCA_NOC_DIV2, SCA_CLKCMU_SCA_NOC, DIV_CLK_SCA_NOC_DIV2__DIVRATIO, DIV_CLK_SCA_NOC_DIV2__BUSY, DIV_CLK_SCA_NOC_DIV2__ENABLE_AUTOMATIC_CLKGATING),
// JSON/NOCL1B_NOCL1B
    CLK_DIV(NOCL1B_DIV_CLK_NOCL1B_NOCP, NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, DIV_CLK_NOCL1B_NOCP__DIVRATIO, DIV_CLK_NOCL1B_NOCP__BUSY, DIV_CLK_NOCL1B_NOCP__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CPUCL2_CPUCL2
    CLK_DIV(CPUCL2_DIV_CLK_CPUCL2_ATB, CPUCL2_MUX_CLK_CPUCL2_ATB, DIV_CLK_CPUCL2_ATB__DIVRATIO, DIV_CLK_CPUCL2_ATB__BUSY, DIV_CLK_CPUCL2_ATB__ENABLE_AUTOMATIC_CLKGATING),
    CLK_DIV(CPUCL2_DIV_CLK_CPUCL2_CORE, CPUCL2_MUX_CLK_CPUCL2_IDLECLKDOWN, DIV_CLK_CPUCL2_CORE__DIVRATIO, DIV_CLK_CPUCL2_CORE__BUSY, DIV_CLK_CPUCL2_CORE__ENABLE_AUTOMATIC_CLKGATING),
};
unsigned int cmucal_div_size = 165;

/******************************** GATE *******************************/
struct cmucal_gate cmucal_gate_list[] = {
// S5E8855
// JSON/TOP_TOP
    CLK_GATE(TOP_GATE_CLKCMU_AUD_CPU, TOP_MUX_CLKCMU_AUD_CPU, GATE_CLKCMU_AUD_CPU__CGVAL, GATE_CLKCMU_AUD_CPU__MANUAL, GATE_CLKCMU_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_AUD_NOC, TOP_MUX_CLKCMU_AUD_NOC, GATE_CLKCMU_AUD_NOC__CGVAL, GATE_CLKCMU_AUD_NOC__MANUAL, GATE_CLKCMU_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CPUCL0_SWITCH, TOP_MUX_CLKCMU_CPUCL0_SWITCH, GATE_CLKCMU_CPUCL0_SWITCH__CGVAL, GATE_CLKCMU_CPUCL0_SWITCH__MANUAL, GATE_CLKCMU_CPUCL0_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CPUCL0_NOCP, TOP_MUX_CLKCMU_CPUCL0_NOCP, GATE_CLKCMU_CPUCL0_NOCP__CGVAL, GATE_CLKCMU_CPUCL0_NOCP__MANUAL, GATE_CLKCMU_CPUCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_DSU_SWITCH, TOP_MUX_CLKCMU_DSU_SWITCH, GATE_CLKCMU_DSU_SWITCH__CGVAL, GATE_CLKCMU_DSU_SWITCH__MANUAL, GATE_CLKCMU_DSU_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CPUCL1_SWITCH, TOP_MUX_CLKCMU_CPUCL1_SWITCH, GATE_CLKCMU_CPUCL1_SWITCH__CGVAL, GATE_CLKCMU_CPUCL1_SWITCH__MANUAL, GATE_CLKCMU_CPUCL1_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CIS_CLK0, TOP_MUX_CLKCMU_CIS_CLK0, GATE_CLKCMU_CIS_CLK0__CGVAL, GATE_CLKCMU_CIS_CLK0__MANUAL, GATE_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CIS_CLK1, TOP_MUX_CLKCMU_CIS_CLK1, GATE_CLKCMU_CIS_CLK1__CGVAL, GATE_CLKCMU_CIS_CLK1__MANUAL, GATE_CLKCMU_CIS_CLK1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CIS_CLK2, TOP_MUX_CLKCMU_CIS_CLK2, GATE_CLKCMU_CIS_CLK2__CGVAL, GATE_CLKCMU_CIS_CLK2__MANUAL, GATE_CLKCMU_CIS_CLK2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CIS_CLK3, TOP_MUX_CLKCMU_CIS_CLK3, GATE_CLKCMU_CIS_CLK3__CGVAL, GATE_CLKCMU_CIS_CLK3__MANUAL, GATE_CLKCMU_CIS_CLK3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CIS_CLK4, TOP_MUX_CLKCMU_CIS_CLK4, GATE_CLKCMU_CIS_CLK4__CGVAL, GATE_CLKCMU_CIS_CLK4__MANUAL, GATE_CLKCMU_CIS_CLK4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CMU_BOOST_TOP, TOP_MUX_CLKCMU_CMU_BOOST_TOP, GATE_CLKCMU_CMU_BOOST_TOP__CGVAL, GATE_CLKCMU_CMU_BOOST_TOP__MANUAL, GATE_CLKCMU_CMU_BOOST_TOP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CMU_BOOST, TOP_MUX_CLKCMU_CMU_BOOST, GATE_CLKCMU_CMU_BOOST__CGVAL, GATE_CLKCMU_CMU_BOOST__MANUAL, GATE_CLKCMU_CMU_BOOST__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CMU_BOOST_CPU, TOP_MUX_CLKCMU_CMU_BOOST_CPU, GATE_CLKCMU_CMU_BOOST_CPU__CGVAL, GATE_CLKCMU_CMU_BOOST_CPU__MANUAL, GATE_CLKCMU_CMU_BOOST_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CMU_BOOST_MIF0, TOP_MUX_CLKCMU_CMU_BOOST_MIF0, GATE_CLKCMU_CMU_BOOST_MIF0__CGVAL, GATE_CLKCMU_CMU_BOOST_MIF0__MANUAL, GATE_CLKCMU_CMU_BOOST_MIF0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CSIS_NOC, TOP_MUX_CLKCMU_CSIS_NOC, GATE_CLKCMU_CSIS_NOC__CGVAL, GATE_CLKCMU_CSIS_NOC__MANUAL, GATE_CLKCMU_CSIS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CSTAT_NOC, TOP_MUX_CLKCMU_CSTAT_NOC, GATE_CLKCMU_CSTAT_NOC__CGVAL, GATE_CLKCMU_CSTAT_NOC__MANUAL, GATE_CLKCMU_CSTAT_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CSTAT_BYRP, TOP_MUX_CLKCMU_CSTAT_BYRP, GATE_CLKCMU_CSTAT_BYRP__CGVAL, GATE_CLKCMU_CSTAT_BYRP__MANUAL, GATE_CLKCMU_CSTAT_BYRP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_DPU_NOC, TOP_MUX_CLKCMU_DPU_NOC, GATE_CLKCMU_DPU_NOC__CGVAL, GATE_CLKCMU_DPU_NOC__MANUAL, GATE_CLKCMU_DPU_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_G3DCORE_SWITCH, TOP_MUX_CLKCMU_G3DCORE_SWITCH, GATE_CLKCMU_G3DCORE_SWITCH__CGVAL, GATE_CLKCMU_G3DCORE_SWITCH__MANUAL, GATE_CLKCMU_G3DCORE_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_HSI_NOC, TOP_MUX_CLKCMU_HSI_NOC, GATE_CLKCMU_HSI_NOC__CGVAL, GATE_CLKCMU_HSI_NOC__MANUAL, GATE_CLKCMU_HSI_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_HSI_UFS_EMBD, TOP_MUX_CLKCMU_HSI_UFS_EMBD, GATE_CLKCMU_HSI_UFS_EMBD__CGVAL, GATE_CLKCMU_HSI_UFS_EMBD__MANUAL, GATE_CLKCMU_HSI_UFS_EMBD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_M2M_NOC, TOP_MUX_CLKCMU_M2M_NOC, GATE_CLKCMU_M2M_NOC__CGVAL, GATE_CLKCMU_M2M_NOC__MANUAL, GATE_CLKCMU_M2M_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_M2M_JPEG, TOP_MUX_CLKCMU_M2M_JPEG, GATE_CLKCMU_M2M_JPEG__CGVAL, GATE_CLKCMU_M2M_JPEG__MANUAL, GATE_CLKCMU_M2M_JPEG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_M2M_GDC, TOP_MUX_CLKCMU_M2M_GDC, GATE_CLKCMU_M2M_GDC__CGVAL, GATE_CLKCMU_M2M_GDC__MANUAL, GATE_CLKCMU_M2M_GDC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_MIF1_NOCP, TOP_MUX_CLKCMU_MIF1_NOCP, GATE_CLKCMU_MIF1_NOCP__CGVAL, GATE_CLKCMU_MIF1_NOCP__MANUAL, GATE_CLKCMU_MIF1_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_MFC_NOC, TOP_MUX_CLKCMU_MFC_NOC, GATE_CLKCMU_MFC_NOC__CGVAL, GATE_CLKCMU_MFC_NOC__MANUAL, GATE_CLKCMU_MFC_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_MIF0_NOCP, TOP_MUX_CLKCMU_MIF0_NOCP, GATE_CLKCMU_MIF0_NOCP__CGVAL, GATE_CLKCMU_MIF0_NOCP__MANUAL, GATE_CLKCMU_MIF0_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_NOCL0_NOC, TOP_MUX_CLKCMU_NOCL0_NOC, GATE_CLKCMU_NOCL0_NOC__CGVAL, GATE_CLKCMU_NOCL0_NOC__MANUAL, GATE_CLKCMU_NOCL0_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_NOCL1A_NOC, TOP_MUX_CLKCMU_NOCL1A_NOC, GATE_CLKCMU_NOCL1A_NOC__CGVAL, GATE_CLKCMU_NOCL1A_NOC__MANUAL, GATE_CLKCMU_NOCL1A_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_PERIC_NOC, TOP_MUX_CLKCMU_PERIC_NOC, GATE_CLKCMU_PERIC_NOC__CGVAL, GATE_CLKCMU_PERIC_NOC__MANUAL, GATE_CLKCMU_PERIC_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_PERIC_MMC_CARD, TOP_MUX_CLKCMU_PERIC_MMC_CARD, GATE_CLKCMU_PERIC_MMC_CARD__CGVAL, GATE_CLKCMU_PERIC_MMC_CARD__MANUAL, GATE_CLKCMU_PERIC_MMC_CARD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_PERIC_IP, TOP_MUX_CLKCMU_PERIC_IP, GATE_CLKCMU_PERIC_IP__CGVAL, GATE_CLKCMU_PERIC_IP__MANUAL, GATE_CLKCMU_PERIC_IP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_RGBP_NOC, TOP_MUX_CLKCMU_RGBP_NOC, GATE_CLKCMU_RGBP_NOC__CGVAL, GATE_CLKCMU_RGBP_NOC__MANUAL, GATE_CLKCMU_RGBP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_USB_NOC, TOP_MUX_CLKCMU_USB_NOC, GATE_CLKCMU_USB_NOC__CGVAL, GATE_CLKCMU_USB_NOC__MANUAL, GATE_CLKCMU_USB_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_USB_USB20DRD, TOP_MUX_CLKCMU_USB_USB20DRD, GATE_CLKCMU_USB_USB20DRD__CGVAL, GATE_CLKCMU_USB_USB20DRD__MANUAL, GATE_CLKCMU_USB_USB20DRD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_YUVP_NOC, TOP_MUX_CLKCMU_YUVP_NOC, GATE_CLKCMU_YUVP_NOC__CGVAL, GATE_CLKCMU_YUVP_NOC__MANUAL, GATE_CLKCMU_YUVP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_ALIVE_NOC, TOP_MUX_CLKCMU_ALIVE_NOC, GATE_CLKCMU_ALIVE_NOC__CGVAL, GATE_CLKCMU_ALIVE_NOC__MANUAL, GATE_CLKCMU_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CSIS_DCPHY, TOP_MUX_CLKCMU_CSIS_DCPHY, GATE_CLKCMU_CSIS_DCPHY__CGVAL, GATE_CLKCMU_CSIS_DCPHY__MANUAL, GATE_CLKCMU_CSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CSIS_OIS, TOP_MUX_CLKCMU_CSIS_OIS, GATE_CLKCMU_CSIS_OIS__CGVAL, GATE_CLKCMU_CSIS_OIS__MANUAL, GATE_CLKCMU_CSIS_OIS__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_AP2CP_SHARED0_CLK, TOP_PLL_SHARED1, AP2CP_SHARED0_CLK__CGVAL, AP2CP_SHARED0_CLK__MANUAL, AP2CP_SHARED0_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_AP2CP_SHARED1_CLK, TOP_PLL_SHARED0, AP2CP_SHARED1_CLK__CGVAL, AP2CP_SHARED1_CLK__MANUAL, AP2CP_SHARED1_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_AP2CP_SHARED2_CLK, TOP_PLL_SHARED0, AP2CP_SHARED2_CLK__CGVAL, AP2CP_SHARED2_CLK__MANUAL, AP2CP_SHARED2_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_AP2CP_HISPEEDY_CLK, TOP_PLL_SHARED0, AP2CP_HISPEEDY_CLK__CGVAL, AP2CP_HISPEEDY_CLK__MANUAL, AP2CP_HISPEEDY_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_ICPU_NOCD_0, TOP_MUX_CLKCMU_ICPU_NOCD_0, GATE_CLKCMU_ICPU_NOCD_0__CGVAL, GATE_CLKCMU_ICPU_NOCD_0__MANUAL, GATE_CLKCMU_ICPU_NOCD_0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_ICPU_NOCD_1, TOP_MUX_CLKCMU_ICPU_NOCD_1, GATE_CLKCMU_ICPU_NOCD_1__CGVAL, GATE_CLKCMU_ICPU_NOCD_1__MANUAL, GATE_CLKCMU_ICPU_NOCD_1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_GNPU0_NOC, TOP_MUX_CLKCMU_GNPU0_NOC, GATE_CLKCMU_GNPU0_NOC__CGVAL, GATE_CLKCMU_GNPU0_NOC__MANUAL, GATE_CLKCMU_GNPU0_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_GNPU0_XMAA, TOP_MUX_CLKCMU_GNPU0_XMAA, GATE_CLKCMU_GNPU0_XMAA__CGVAL, GATE_CLKCMU_GNPU0_XMAA__MANUAL, GATE_CLKCMU_GNPU0_XMAA__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_SDMA_NOC, TOP_MUX_CLKCMU_SDMA_NOC, GATE_CLKCMU_SDMA_NOC__CGVAL, GATE_CLKCMU_SDMA_NOC__MANUAL, GATE_CLKCMU_SDMA_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_DNC_HTU, TOP_MUX_CLKCMU_DNC_HTU, GATE_CLKCMU_DNC_HTU__CGVAL, GATE_CLKCMU_DNC_HTU__MANUAL, GATE_CLKCMU_DNC_HTU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_DNC_NOC, TOP_MUX_CLKCMU_DNC_NOC, GATE_CLKCMU_DNC_NOC__CGVAL, GATE_CLKCMU_DNC_NOC__MANUAL, GATE_CLKCMU_DNC_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_PSP_NOC, TOP_MUX_CLKCMU_PSP_NOC, GATE_CLKCMU_PSP_NOC__CGVAL, GATE_CLKCMU_PSP_NOC__MANUAL, GATE_CLKCMU_PSP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_PERIS_GIC, TOP_MUX_CLKCMU_PERIS_GIC, GATE_CLKCMU_PERIS_GIC__CGVAL, GATE_CLKCMU_PERIS_GIC__MANUAL, GATE_CLKCMU_PERIS_GIC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_PERIS_NOC, TOP_MUX_CLKCMU_PERIS_NOC, GATE_CLKCMU_PERIS_NOC__CGVAL, GATE_CLKCMU_PERIS_NOC__MANUAL, GATE_CLKCMU_PERIS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_G3D_NOCP, TOP_MUX_CLKCMU_G3D_NOCP, GATE_CLKCMU_G3D_NOCP__CGVAL, GATE_CLKCMU_G3D_NOCP__MANUAL, GATE_CLKCMU_G3D_NOCP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_USI_NOC, TOP_MUX_CLKCMU_USI_NOC, GATE_CLKCMU_USI_NOC__CGVAL, GATE_CLKCMU_USI_NOC__MANUAL, GATE_CLKCMU_USI_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_USI_IP, TOP_MUX_CLKCMU_USI_IP, GATE_CLKCMU_USI_IP__CGVAL, GATE_CLKCMU_USI_IP__MANUAL, GATE_CLKCMU_USI_IP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CPUCL0_DBG_NOC, TOP_MUX_CLKCMU_CPUCL0_DBG_NOC, GATE_CLKCMU_CPUCL0_DBG_NOC__CGVAL, GATE_CLKCMU_CPUCL0_DBG_NOC__MANUAL, GATE_CLKCMU_CPUCL0_DBG_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_MIF0_SWITCH, TOP_MUX_CLKCMU_MIF0_SWITCH, GATE_CLKCMU_MIF0_SWITCH__CGVAL, GATE_CLKCMU_MIF0_SWITCH__MANUAL, GATE_CLKCMU_MIF0_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_MIF1_SWITCH, TOP_MUX_CLKCMU_MIF1_SWITCH, GATE_CLKCMU_MIF1_SWITCH__CGVAL, GATE_CLKCMU_MIF1_SWITCH__MANUAL, GATE_CLKCMU_MIF1_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_NOCL1B_NOC, TOP_MUX_CLKCMU_NOCL1B_NOC, GATE_CLKCMU_NOCL1B_NOC__CGVAL, GATE_CLKCMU_NOCL1B_NOC__MANUAL, GATE_CLKCMU_NOCL1B_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CPUCL2_SWITCH, TOP_MUX_CLKCMU_CPUCL2_SWITCH, GATE_CLKCMU_CPUCL2_SWITCH__CGVAL, GATE_CLKCMU_CPUCL2_SWITCH__MANUAL, GATE_CLKCMU_CPUCL2_SWITCH__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CMU_BOOST_MIF1, TOP_MUX_CLKCMU_CMU_BOOST_MIF1, GATE_CLKCMU_CMU_BOOST_MIF1__CGVAL, GATE_CLKCMU_CMU_BOOST_MIF1__MANUAL, GATE_CLKCMU_CMU_BOOST_MIF1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_CSTAT_MCSC, TOP_MUX_CLKCMU_CSTAT_MCSC, GATE_CLKCMU_CSTAT_MCSC__CGVAL, GATE_CLKCMU_CSTAT_MCSC__MANUAL, GATE_CLKCMU_CSTAT_MCSC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(TOP_GATE_CLKCMU_G3D_HTU, TOP_MUX_CLKCMU_G3D_HTU, GATE_CLKCMU_G3D_HTU__CGVAL, GATE_CLKCMU_G3D_HTU__MANUAL, GATE_CLKCMU_G3D_HTU__ENABLE_AUTOMATIC_CLKGATING),
// JSON/ALIVE_ALIVE
    CLK_GATE(ALIVE_CLKGATE__GATE_CLKALIVE_SCA_DBGCORE_UART, ALIVE_CLKDIV__DIV_CLK_ALIVE_DBGCORE_UART, CLKGATE__GATE_CLKALIVE_SCA_DBGCORE_UART__CGVAL, CLKGATE__GATE_CLKALIVE_SCA_DBGCORE_UART__MANUAL, CLKGATE__GATE_CLKALIVE_SCA_DBGCORE_UART__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_GATE_CLKALIVE_SCA_I2C, ALIVE_DIV_CLK_ALIVE_I2C, GATE_CLKALIVE_SCA_I2C__CGVAL, GATE_CLKALIVE_SCA_I2C__MANUAL, GATE_CLKALIVE_SCA_I2C__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_GATE_CLKALIVE_SCA_NOC, ALIVE_DIV_CLK_ALIVE_NOC, GATE_CLKALIVE_SCA_NOC__CGVAL, GATE_CLKALIVE_SCA_NOC__MANUAL, GATE_CLKALIVE_SCA_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_GATE_CLKALIVE_SCA_USI0, ALIVE_DIV_CLKALIVE_SCA_USI0, GATE_CLKALIVE_SCA_USI0__CGVAL, GATE_CLKALIVE_SCA_USI0__MANUAL, GATE_CLKALIVE_SCA_USI0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_GATE_CLKCMU_ALIVE_BOOST, ALIVE_MUX_CLKCMU_ALIVE_BOOST, GATE_CLKCMU_ALIVE_BOOST__CGVAL, GATE_CLKCMU_ALIVE_BOOST__MANUAL, GATE_CLKCMU_ALIVE_BOOST__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_GATE_CLKCMU_AP2GNSS, ALIVE_MUX_CLKCMU_AP2GNSS, GATE_CLKCMU_AP2GNSS__CGVAL, GATE_CLKCMU_AP2GNSS__MANUAL, GATE_CLKCMU_AP2GNSS__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_GATE_CLKCMU_CHUB, ALIVE_MUX_CLK_RCO_ALIVE_USER, GATE_CLKCMU_CHUB__CGVAL, GATE_CLKCMU_CHUB__MANUAL, GATE_CLKCMU_CHUB__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_GATE_CLKCMU_CHUBVTS_NOC, ALIVE_MUX_CLKCMU_CHUBVTS_NOC, GATE_CLKCMU_CHUBVTS_NOC__CGVAL, GATE_CLKCMU_CHUBVTS_NOC__MANUAL, GATE_CLKCMU_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_GATE_CLKCMU_CMGP, ALIVE_MUX_CLK_RCO_ALIVE_USER, GATE_CLKCMU_CMGP__CGVAL, GATE_CLKCMU_CMGP__MANUAL, GATE_CLKCMU_CMGP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_GATE_CLKCMU_CMGP_NOC, ALIVE_MUX_CLKCMU_CMGP_NOC, GATE_CLKCMU_CMGP_NOC__CGVAL, GATE_CLKCMU_CMGP_NOC__MANUAL, GATE_CLKCMU_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_GATE_CLKCMU_CMGP_PERI, ALIVE_MUX_CLKCMU_CMGP_PERI, GATE_CLKCMU_CMGP_PERI__CGVAL, GATE_CLKCMU_CMGP_PERI__MANUAL, GATE_CLKCMU_CMGP_PERI__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_GATE_CLKCMU_DBGCORE_NOC, ALIVE_MUX_CLKCMU_DBGCORE_NOC, GATE_CLKCMU_DBGCORE_NOC__CGVAL, GATE_CLKCMU_DBGCORE_NOC__MANUAL, GATE_CLKCMU_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK__CGVAL, BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK__MANUAL, BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_ECU_ALIVE_0_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_ECU_ALIVE_0_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_ECU_ALIVE_0_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_ECU_ALIVE_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_ECU_ALIVE_1_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_ECU_ALIVE_1_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_ECU_ALIVE_1_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_ECU_ALIVE_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK__CGVAL, BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK__MANUAL, BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK__CGVAL, BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK__MANUAL, BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__CGVAL, BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__MANUAL, BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__CGVAL, BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__MANUAL, BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__CGVAL, BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__MANUAL, BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_PMU_SCA_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_PMU_SCA_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_PMU_SCA_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_PMU_SCA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK__CGVAL, BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK__MANUAL, BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_SCA_XIU_DP_APM_IPCLKPORT_ACLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_QCH_ADAPTER_SCA_XIU_DP_APM_IPCLKPORT_ACLK__CGVAL, BLK_ALIVE_UID_QCH_ADAPTER_SCA_XIU_DP_APM_IPCLKPORT_ACLK__MANUAL, BLK_ALIVE_UID_QCH_ADAPTER_SCA_XIU_DP_APM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_XIU_DP_APM_IPCLKPORT_ACLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_QCH_ADAPTER_XIU_DP_APM_IPCLKPORT_ACLK__CGVAL, BLK_ALIVE_UID_QCH_ADAPTER_XIU_DP_APM_IPCLKPORT_ACLK__MANUAL, BLK_ALIVE_UID_QCH_ADAPTER_XIU_DP_APM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_XIU_DP_APM_DTA_IPCLKPORT_ACLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_QCH_ADAPTER_XIU_DP_APM_DTA_IPCLKPORT_ACLK__CGVAL, BLK_ALIVE_UID_QCH_ADAPTER_XIU_DP_APM_DTA_IPCLKPORT_ACLK__MANUAL, BLK_ALIVE_UID_QCH_ADAPTER_XIU_DP_APM_DTA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK__CGVAL, BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK__MANUAL, BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK__CGVAL, BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK__MANUAL, BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_XHB_APM_IPCLKPORT_CLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_XHB_APM_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_XHB_APM_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_XHB_APM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_XIU_DP_APM_IPCLKPORT_ACLK, ALIVE_DIV_CLK_ALIVE_NOC, BLK_ALIVE_UID_XIU_DP_APM_IPCLKPORT_ACLK__CGVAL, BLK_ALIVE_UID_XIU_DP_APM_IPCLKPORT_ACLK__MANUAL, BLK_ALIVE_UID_XIU_DP_APM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM, ALIVE_DFT_CLKMUX__CLK_ALIVE_OSCCLK_RCO, BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM__CGVAL, BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM__MANUAL, BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM, ALIVE_DFT_CLKMUX__CLK_ALIVE_OSCCLK_RCO, BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM__CGVAL, BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM__MANUAL, BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK, ALIVE_DFT_CLKMUX__CLK_ALIVE_OSCCLK_RCO, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK, ALIVE_DFT_CLKMUX__CLK_ALIVE_OSCCLK_RCO, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK, ALIVE_DFT_CLKMUX__CLK_ALIVE_OSCCLK_RCO, BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK__CGVAL, BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK__MANUAL, BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK, ALIVE_DFT_CLKMUX__CLK_ALIVE_OSCCLK_RCO, BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK__CGVAL, BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK__MANUAL, BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK, ALIVE_DFT_CLKMUX__CLK_ALIVE_OSCCLK_RCO, BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__CGVAL, BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__MANUAL, BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK, ALIVE_DIV_CLK_ALIVE_SPMI, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK, ALIVE_DIV_CLK_ALIVE_SPMI, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK, ALIVE_DIV_CLK_ALIVE_SPMI, BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK__CGVAL, BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK__MANUAL, BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK, ALIVE_MUX_CLK_ALIVE_TIMER_USER, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__CGVAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__MANUAL, BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, ALIVE_OSCCLK_ALIVE, BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK, ALIVE_OSCCLK_ALIVE, BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK, ALIVE_OSCCLK_ALIVE, BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ALIVE_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK, ALIVE_OSCCLK_ALIVE, BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/PMU_PMU
// JSON/NOCL0_NOCL0
    CLK_GATE(NOCL0_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM__CGVAL, BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM__MANUAL, BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_AD_APB_S2MPU_G3D_S2_IPCLKPORT_PCLKM, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_AD_APB_S2MPU_G3D_S2_IPCLKPORT_PCLKM__CGVAL, BLK_NOCL0_UID_AD_APB_S2MPU_G3D_S2_IPCLKPORT_PCLKM__MANUAL, BLK_NOCL0_UID_AD_APB_S2MPU_G3D_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S1_NS_IPCLKPORT_PCLKM, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S1_NS_IPCLKPORT_PCLKM__CGVAL, BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S1_NS_IPCLKPORT_PCLKM__MANUAL, BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S1_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S1_S_IPCLKPORT_PCLKM, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S1_S_IPCLKPORT_PCLKM__CGVAL, BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S1_S_IPCLKPORT_PCLKM__MANUAL, BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S1_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S2_IPCLKPORT_PCLKM, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S2_IPCLKPORT_PCLKM__CGVAL, BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S2_IPCLKPORT_PCLKM__MANUAL, BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_AD_APB_VGEN_LITE_NOCL0_IPCLKPORT_PCLKM, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_AD_APB_VGEN_LITE_NOCL0_IPCLKPORT_PCLKM__CGVAL, BLK_NOCL0_UID_AD_APB_VGEN_LITE_NOCL0_IPCLKPORT_PCLKM__MANUAL, BLK_NOCL0_UID_AD_APB_VGEN_LITE_NOCL0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_AD_APB_VGEN_NOCL0_IPCLKPORT_PCLKM, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_AD_APB_VGEN_NOCL0_IPCLKPORT_PCLKM__CGVAL, BLK_NOCL0_UID_AD_APB_VGEN_NOCL0_IPCLKPORT_PCLKM__MANUAL, BLK_NOCL0_UID_AD_APB_VGEN_NOCL0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__CGVAL, BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__MANUAL, BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_ACEL_SI_D_CPUCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_LH_ACEL_SI_D_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_ACEL_SI_D_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_ACEL_SI_D_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AST_MI_G_CPUCL0_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_LH_AST_MI_G_CPUCL0_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AST_MI_G_CPUCL0_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AST_MI_G_CPUCL0_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AST_MI_IG_DBG_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_LH_AST_MI_IG_DBG_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AST_MI_IG_DBG_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AST_MI_IG_DBG_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D0_DNC_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_LH_AXI_MI_D0_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AXI_MI_D0_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AXI_MI_D0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D0_M2M_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_LH_AXI_MI_D0_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AXI_MI_D0_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AXI_MI_D0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D1_DNC_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_LH_AXI_MI_D1_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AXI_MI_D1_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AXI_MI_D1_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AXI_SI_IDP_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_LH_AXI_SI_IDP_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AXI_SI_IDP_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AXI_SI_IDP_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_TAXI_SI_D_NOCL0_MIF0_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_LH_TAXI_SI_D_NOCL0_MIF0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_TAXI_SI_D_NOCL0_MIF0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_TAXI_SI_D_NOCL0_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_TAXI_SI_D_NOCL0_MIF1_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_LH_TAXI_SI_D_NOCL0_MIF1_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_TAXI_SI_D_NOCL0_MIF1_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_TAXI_SI_D_NOCL0_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPC_DEBUG_IPCLKPORT_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_PPC_DEBUG_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_PPC_DEBUG_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_PPC_DEBUG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_D_AXI_G3D_IPCLKPORT_ACLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_PPMU_D_AXI_G3D_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_PPMU_D_AXI_G3D_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_PPMU_D_AXI_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_D_PERIC_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_SLH_AXI_MI_D_PERIC_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_MI_D_PERIC_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_MI_D_PERIC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_SLH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_ACLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_ACLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_ACLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_ACLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_PPMU_D_ACP_IPCLKPORT_ACLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_TREX_PPMU_D_ACP_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_TREX_PPMU_D_ACP_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_TREX_PPMU_D_ACP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_ACLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_ACLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_ACLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_VGEN_D_NOCL0_IPCLKPORT_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_VGEN_D_NOCL0_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_VGEN_D_NOCL0_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_VGEN_D_NOCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_VGEN_LITE_D_NOCL0_IPCLKPORT_CLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_VGEN_LITE_D_NOCL0_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_VGEN_LITE_D_NOCL0_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_VGEN_LITE_D_NOCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_D_AXI_G3D_IPCLKPORT_ACLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_WOW_D_AXI_G3D_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_WOW_D_AXI_G3D_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_WOW_D_AXI_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_XIU_G_BDU_IPCLKPORT_ACLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_XIU_G_BDU_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_XIU_G_BDU_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_XIU_G_BDU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_XIU_MMU_G3D_IPCLKPORT_ACLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_XIU_MMU_G3D_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_XIU_MMU_G3D_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_XIU_MMU_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_XIU_MMU_MODEM_IPCLKPORT_ACLK, NOCL0_MUX_CLKCMU_NOCL0_NOC_USER, BLK_NOCL0_UID_XIU_MMU_MODEM_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_XIU_MMU_MODEM_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_XIU_MMU_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_BARAC_P_DNC_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_BARAC_P_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_BARAC_P_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_BARAC_P_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_BARAC_P_MODEM_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_BARAC_P_MODEM_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_BARAC_P_MODEM_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_BARAC_P_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AST_SI_IG_DBG_NOCL0_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_LH_AST_SI_IG_DBG_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AST_SI_IG_DBG_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AST_SI_IG_DBG_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_AXI_MI_IDP_NOCL0_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_LH_AXI_MI_IDP_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_AXI_MI_IDP_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_AXI_MI_IDP_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_PPMU_D_AXI_G3D_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_PPMU_D_AXI_G3D_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_PPMU_D_AXI_G3D_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_PPMU_D_AXI_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__CGVAL, BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__MANUAL, BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_S2PC_NOCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_S2PC_NOCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_S2PC_NOCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_S2PC_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SPC_NOCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SPC_NOCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_SPC_NOCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_SPC_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_PPMU_D_ACP_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_TREX_PPMU_D_ACP_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_TREX_PPMU_D_ACP_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_TREX_PPMU_D_ACP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_ACLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_ACLK__CGVAL, BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_ACLK__MANUAL, BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0__CGVAL, BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0__MANUAL, BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_WOW_D_AXI_G3D_IPCLKPORT_PCLK, NOCL0_DIV_CLK_NOCL0_NOCP, BLK_NOCL0_UID_WOW_D_AXI_G3D_IPCLKPORT_PCLK__CGVAL, BLK_NOCL0_UID_WOW_D_AXI_G3D_IPCLKPORT_PCLK__MANUAL, BLK_NOCL0_UID_WOW_D_AXI_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL0_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, NOCL0_OSCCLK_SUB, BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/NOCL1A_NOCL1A
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_AXI_MI_D_HSI_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_AXI_MI_D_HSI_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_AXI_MI_D_HSI_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_AXI_MI_D_HSI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_AXI_MI_D_PSP_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_AXI_MI_D_PSP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_AXI_MI_D_PSP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_AXI_MI_D_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_AXI_MI_D_USB_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_AXI_MI_D_USB_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_AXI_MI_D_USB_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_AXI_MI_D_USB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__CGVAL, BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__MANUAL, BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__CGVAL, BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__MANUAL, BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_TREX_PPMU_D0_NOCL1A_IPCLKPORT_ACLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_TREX_PPMU_D0_NOCL1A_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1A_UID_TREX_PPMU_D0_NOCL1A_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1A_UID_TREX_PPMU_D0_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_TREX_PPMU_D1_NOCL1A_IPCLKPORT_ACLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_TREX_PPMU_D1_NOCL1A_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1A_UID_TREX_PPMU_D1_NOCL1A_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1A_UID_TREX_PPMU_D1_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_TREX_PPMU_D_ALIVE_IPCLKPORT_ACLK, NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER, BLK_NOCL1A_UID_TREX_PPMU_D_ALIVE_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1A_UID_TREX_PPMU_D_ALIVE_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1A_UID_TREX_PPMU_D_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_BARAC_P_GNSS_IPCLKPORT_I_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_BARAC_P_GNSS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_BARAC_P_GNSS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_BARAC_P_GNSS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__CGVAL, BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__MANUAL, BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__CGVAL, BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__MANUAL, BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AXI_SI_P_HSI_IPCLKPORT_I_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_SLH_AXI_SI_P_HSI_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_HSI_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_HSI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AXI_SI_P_PSP_IPCLKPORT_I_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_SLH_AXI_SI_P_PSP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_PSP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AXI_SI_P_USB_IPCLKPORT_I_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_SLH_AXI_SI_P_USB_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_USB_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_USB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SLH_AXI_SI_P_USI_IPCLKPORT_I_CLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_SLH_AXI_SI_P_USI_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_USI_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_SLH_AXI_SI_P_USI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SPC_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_SPC_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_SPC_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_SPC_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_TREX_PPMU_D0_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_TREX_PPMU_D0_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_TREX_PPMU_D0_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_TREX_PPMU_D0_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_TREX_PPMU_D1_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_TREX_PPMU_D1_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_TREX_PPMU_D1_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_TREX_PPMU_D1_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_TREX_PPMU_D_ALIVE_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_TREX_PPMU_D_ALIVE_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_TREX_PPMU_D_ALIVE_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_TREX_PPMU_D_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A__CGVAL, BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A__MANUAL, BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_NOCL1A__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK, NOCL1A_DIV_CLK_NOCL1A_NOCP, BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1A_BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, NOCL1A_OSCCLK_SUB, BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/MIF_MIF0
    CLK_GATE(MIF0_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK, MIF0_OSCCLK_SUB, BLK_MIF0_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_MIF0_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_MIF0_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM, MIF0_DIV_CLK_MIF_NOCD, BLK_MIF0_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM__CGVAL, BLK_MIF0_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM__MANUAL, BLK_MIF0_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK, MIF0_DIV_CLK_MIF_NOCD, BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__CGVAL, BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__MANUAL, BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_LH_AXI_MI_LD_CPUCL0_MIF_IPCLKPORT_I_CLK, MIF0_DIV_CLK_MIF_NOCD, BLK_MIF0_UID_LH_AXI_MI_LD_CPUCL0_MIF_IPCLKPORT_I_CLK__CGVAL, BLK_MIF0_UID_LH_AXI_MI_LD_CPUCL0_MIF_IPCLKPORT_I_CLK__MANUAL, BLK_MIF0_UID_LH_AXI_MI_LD_CPUCL0_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_LH_TAXI_MI_D_NOCL0_MIF_IPCLKPORT_I_CLK, MIF0_DIV_CLK_MIF_NOCD, BLK_MIF0_UID_LH_TAXI_MI_D_NOCL0_MIF_IPCLKPORT_I_CLK__CGVAL, BLK_MIF0_UID_LH_TAXI_MI_D_NOCL0_MIF_IPCLKPORT_I_CLK__MANUAL, BLK_MIF0_UID_LH_TAXI_MI_D_NOCL0_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK, MIF0_DIV_CLK_MIF_NOCD, BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__CGVAL, BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__MANUAL, BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, MIF0_DIV_CLK_MIF_NOCD, BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK, MIF0_DIV_CLK_MIF_NOCD, BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK, MIF0_DIV_CLK_MIF_NOCD, BLK_MIF0_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK__CGVAL, BLK_MIF0_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK__MANUAL, BLK_MIF0_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_SCI_PPMU_D_MPACE_IPCLKPORT_ACLK, MIF0_DIV_CLK_MIF_NOCD, BLK_MIF0_UID_SCI_PPMU_D_MPACE_IPCLKPORT_ACLK__CGVAL, BLK_MIF0_UID_SCI_PPMU_D_MPACE_IPCLKPORT_ACLK__MANUAL, BLK_MIF0_UID_SCI_PPMU_D_MPACE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_TREX_D_MIF_IPCLKPORT_ACLK, MIF0_DIV_CLK_MIF_NOCD, BLK_MIF0_UID_TREX_D_MIF_IPCLKPORT_ACLK__CGVAL, BLK_MIF0_UID_TREX_D_MIF_IPCLKPORT_ACLK__MANUAL, BLK_MIF0_UID_TREX_D_MIF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK, MIF0_DIV_CLK_MIF_NOCD, BLK_MIF0_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK__CGVAL, BLK_MIF0_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK__MANUAL, BLK_MIF0_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_WOW_D_MPACE_IPCLKPORT_ACLK, MIF0_DIV_CLK_MIF_NOCD, BLK_MIF0_UID_WOW_D_MPACE_IPCLKPORT_ACLK__CGVAL, BLK_MIF0_UID_WOW_D_MPACE_IPCLKPORT_ACLK__MANUAL, BLK_MIF0_UID_WOW_D_MPACE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_SCI_PPMU_D_MPACE_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_SCI_PPMU_D_MPACE_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_SCI_PPMU_D_MPACE_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_SCI_PPMU_D_MPACE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__CGVAL, BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__MANUAL, BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_TREX_D_MIF_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_TREX_D_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_TREX_D_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_TREX_D_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_WOW_D_MPACE_IPCLKPORT_PCLK, MIF0_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF0_UID_WOW_D_MPACE_IPCLKPORT_PCLK__CGVAL, BLK_MIF0_UID_WOW_D_MPACE_IPCLKPORT_PCLK__MANUAL, BLK_MIF0_UID_WOW_D_MPACE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF0_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, MIF0_OSCCLK_SUB, BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/MIF_MIF1
    CLK_GATE(MIF1_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK, MIF1_OSCCLK_SUB, BLK_MIF1_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_MIF1_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_MIF1_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM, MIF1_DIV_CLK_MIF_NOCD, BLK_MIF1_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM__CGVAL, BLK_MIF1_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM__MANUAL, BLK_MIF1_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK, MIF1_DIV_CLK_MIF_NOCD, BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK__CGVAL, BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK__MANUAL, BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_LH_AXI_MI_LD_CPUCL0_MIF_IPCLKPORT_I_CLK, MIF1_DIV_CLK_MIF_NOCD, BLK_MIF1_UID_LH_AXI_MI_LD_CPUCL0_MIF_IPCLKPORT_I_CLK__CGVAL, BLK_MIF1_UID_LH_AXI_MI_LD_CPUCL0_MIF_IPCLKPORT_I_CLK__MANUAL, BLK_MIF1_UID_LH_AXI_MI_LD_CPUCL0_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_LH_TAXI_MI_D_NOCL0_MIF_IPCLKPORT_I_CLK, MIF1_DIV_CLK_MIF_NOCD, BLK_MIF1_UID_LH_TAXI_MI_D_NOCL0_MIF_IPCLKPORT_I_CLK__CGVAL, BLK_MIF1_UID_LH_TAXI_MI_D_NOCL0_MIF_IPCLKPORT_I_CLK__MANUAL, BLK_MIF1_UID_LH_TAXI_MI_D_NOCL0_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK, MIF1_DIV_CLK_MIF_NOCD, BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK__CGVAL, BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK__MANUAL, BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, MIF1_DIV_CLK_MIF_NOCD, BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK, MIF1_DIV_CLK_MIF_NOCD, BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL, BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL, BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK, MIF1_DIV_CLK_MIF_NOCD, BLK_MIF1_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK__CGVAL, BLK_MIF1_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK__MANUAL, BLK_MIF1_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_SCI_PPMU_D_MPACE_IPCLKPORT_ACLK, MIF1_DIV_CLK_MIF_NOCD, BLK_MIF1_UID_SCI_PPMU_D_MPACE_IPCLKPORT_ACLK__CGVAL, BLK_MIF1_UID_SCI_PPMU_D_MPACE_IPCLKPORT_ACLK__MANUAL, BLK_MIF1_UID_SCI_PPMU_D_MPACE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_TREX_D_MIF_IPCLKPORT_ACLK, MIF1_DIV_CLK_MIF_NOCD, BLK_MIF1_UID_TREX_D_MIF_IPCLKPORT_ACLK__CGVAL, BLK_MIF1_UID_TREX_D_MIF_IPCLKPORT_ACLK__MANUAL, BLK_MIF1_UID_TREX_D_MIF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK, MIF1_DIV_CLK_MIF_NOCD, BLK_MIF1_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK__CGVAL, BLK_MIF1_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK__MANUAL, BLK_MIF1_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_WOW_D_MPACE_IPCLKPORT_ACLK, MIF1_DIV_CLK_MIF_NOCD, BLK_MIF1_UID_WOW_D_MPACE_IPCLKPORT_ACLK__CGVAL, BLK_MIF1_UID_WOW_D_MPACE_IPCLKPORT_ACLK__MANUAL, BLK_MIF1_UID_WOW_D_MPACE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_SCI_PPMU_D_MPACE_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_SCI_PPMU_D_MPACE_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_SCI_PPMU_D_MPACE_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_SCI_PPMU_D_MPACE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__CGVAL, BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__MANUAL, BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_TREX_D_MIF_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_TREX_D_MIF_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_TREX_D_MIF_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_TREX_D_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_WOW_D_MPACE_IPCLKPORT_PCLK, MIF1_MUX_CLKCMU_MIF_NOCP_USER, BLK_MIF1_UID_WOW_D_MPACE_IPCLKPORT_PCLK__CGVAL, BLK_MIF1_UID_WOW_D_MPACE_IPCLKPORT_PCLK__MANUAL, BLK_MIF1_UID_WOW_D_MPACE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MIF1_BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, MIF1_OSCCLK_SUB, BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CSIS_CSIS
    CLK_GATE(CSIS_BLK_CSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM, CSIS_DIV_CLK_CSIS_DCPHY, BLK_CSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__CGVAL, BLK_CSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__MANUAL, BLK_CSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_DCPHY_IPCLKPORT_CLK, CSIS_DIV_CLK_CSIS_DCPHY, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_DCPHY_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_DCPHY_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_DCPHY_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, CSIS_OSCCLK_CSIS, BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM__CGVAL, BLK_CSIS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM__MANUAL, BLK_CSIS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__CGVAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__MANUAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP__CGVAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP__MANUAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__CGVAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__MANUAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__CGVAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__MANUAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__CGVAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__MANUAL, BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__CGVAL, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__MANUAL, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__CGVAL, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__MANUAL, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__CGVAL, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__MANUAL, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__CGVAL, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__MANUAL, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__CGVAL, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__MANUAL, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_ACLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_ACLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_ACLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_ACLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_ACLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_VGEN_LITE_D0_CSIS_IPCLKPORT_CLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_VGEN_LITE_D0_CSIS_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_VGEN_LITE_D0_CSIS_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_VGEN_LITE_D0_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK, CSIS_MUX_CLKCMU_CSIS_NOC_USER, BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK__CGVAL, BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK__MANUAL, BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_LH_AXI_SI_IP_POIS_CSIS_IPCLKPORT_I_CLK, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_LH_AXI_SI_IP_POIS_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_LH_AXI_SI_IP_POIS_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_LH_AXI_SI_IP_POIS_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__CGVAL, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__MANUAL, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__CGVAL, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__MANUAL, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__CGVAL, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__MANUAL, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__CGVAL, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__MANUAL, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__CGVAL, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__MANUAL, BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_PCLK, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_PCLK, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_PCLK, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_PCLK, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_PCLK, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_S2PC_CSIS_IPCLKPORT_PCLK, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_S2PC_CSIS_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_S2PC_CSIS_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_S2PC_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_SPC_CSIS_IPCLKPORT_PCLK, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_SPC_CSIS_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_SPC_CSIS_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_SPC_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK, CSIS_DIV_CLK_CSIS_NOCP, BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__CGVAL, BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__MANUAL, BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_LH_AXI_MI_IP_POIS_CSIS_IPCLKPORT_I_CLK, CSIS_MUX_CLKCMU_CSIS_OIS_USER, BLK_CSIS_UID_LH_AXI_MI_IP_POIS_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_LH_AXI_MI_IP_POIS_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_LH_AXI_MI_IP_POIS_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK, CSIS_MUX_CLKCMU_CSIS_OIS_USER, BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__CGVAL, BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__MANUAL, BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK, CSIS_MUX_CLKCMU_CSIS_OIS_USER, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK, CSIS_MUX_CLKCMU_CSIS_OIS_USER, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK, CSIS_MUX_CLKCMU_CSIS_OIS_USER, BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__CGVAL, BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__MANUAL, BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSIS_BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC_IPCLKPORT_I_CLK, CSIS_MUX_CLKCMU_CSIS_OIS_USER, BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC_IPCLKPORT_I_CLK__CGVAL, BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC_IPCLKPORT_I_CLK__MANUAL, BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CMGP_CMGP
    CLK_GATE(CMGP_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_USI_I2C, BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_USI_I2C, BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_USI_I2C, BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_USI_I2C, BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_USI_I2C, BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_USI_I2C, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_SCLK, CMGP_DIV_CLK_CMGP_USI_I3C, BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_SCLK__CGVAL, BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_SCLK__MANUAL, BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_SCLK, CMGP_DIV_CLK_CMGP_USI_I3C, BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_SCLK__CGVAL, BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_SCLK__MANUAL, BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I3C_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_USI_I3C, BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I3C_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I3C_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I3C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I3C_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_USI_I3C, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I3C_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I3C_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I3C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_PCLK__CGVAL, BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_PCLK__MANUAL, BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_PCLK__CGVAL, BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_PCLK__MANUAL, BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__CGVAL, BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__MANUAL, BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SPC_CMGP_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_SPC_CMGP_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_SPC_CMGP_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_SPC_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK, CMGP_MUX_CLK_CMGP_NOC, BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__CGVAL, BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__MANUAL, BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK, CMGP_OSCCLK_SUB, BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_USI00_USI, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_USI00_USI, BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_USI01_USI, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_USI01_USI, BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_USI02_USI, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_USI02_USI, BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_USI03_USI, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_USI03_USI, BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK, CMGP_DIV_CLK_CMGP_USI04_USI, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__CGVAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__MANUAL, BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CMGP_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK, CMGP_DIV_CLK_CMGP_USI04_USI, BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__CGVAL, BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__MANUAL, BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CHUB_CHUB
    CLK_GATE(CHUB_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK, CHUB_DIV_CLK_CHUB_I2C, BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__CGVAL, BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__MANUAL, BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_IPCLK, CHUB_DIV_CLK_CHUB_I2C, BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_IPCLK__CGVAL, BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_IPCLK__MANUAL, BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_SCLK, CHUB_DIV_CLK_CHUB_I2C, BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_SCLK__CGVAL, BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_SCLK__MANUAL, BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_I2C, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_I2C, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK__CGVAL, BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK__MANUAL, BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_AXI2AHB_CHUB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK__CGVAL, BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK__MANUAL, BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_PCLK__CGVAL, BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_PCLK__MANUAL, BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_LH_AXI_MI_IP_MCHUB_CHUBVTS_IPCLKPORT_I_CLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_LH_AXI_MI_IP_MCHUB_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_CHUB_UID_LH_AXI_MI_IP_MCHUB_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_CHUB_UID_LH_AXI_MI_IP_MCHUB_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_LH_AXI_SI_IP_SCHUB_CHUBVTS_IPCLKPORT_I_CLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_LH_AXI_SI_IP_SCHUB_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_CHUB_UID_LH_AXI_SI_IP_SCHUB_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_CHUB_UID_LH_AXI_SI_IP_SCHUB_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__CGVAL, BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__MANUAL, BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2WLBT_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_SYSREG_COMBINE_CHUB2WLBT_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_SYSREG_COMBINE_CHUB2WLBT_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_SYSREG_COMBINE_CHUB2WLBT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK, CHUB_DIV_CLK_CHUB_NOC, BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__CGVAL, BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__MANUAL, BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK, CHUB_OSCCLK_SUB, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK, CHUB_RTCCLK_CHUB, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK, CHUB_MUX_CLK_CHUB_TIMER, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_USI0, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK, CHUB_DIV_CLK_CHUB_USI0, BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__CGVAL, BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__MANUAL, BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_USI1, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK, CHUB_DIV_CLK_CHUB_USI1, BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__CGVAL, BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__MANUAL, BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_USI2, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK, CHUB_DIV_CLK_CHUB_USI2, BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__CGVAL, BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__MANUAL, BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK, CHUB_DIV_CLK_CHUB_USI3, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__CGVAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__MANUAL, BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUB_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK, CHUB_DIV_CLK_CHUB_USI3, BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__CGVAL, BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__MANUAL, BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CHUBVTS_CHUBVTS
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_APBIF_GPIO_CHUB_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_APBIF_GPIO_CHUB_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_APBIF_GPIO_CHUB_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_APBIF_GPIO_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_APBIF_GPIO_CHUBEINT_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_APBIF_GPIO_CHUBEINT_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_APBIF_GPIO_CHUBEINT_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_APBIF_GPIO_CHUBEINT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_BARAC_CHUB_IPCLKPORT_I_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_BARAC_CHUB_IPCLKPORT_I_CLK__CGVAL, BLK_CHUBVTS_UID_BARAC_CHUB_IPCLKPORT_I_CLK__MANUAL, BLK_CHUBVTS_UID_BARAC_CHUB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_BARAC_VTS_IPCLKPORT_I_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_BARAC_VTS_IPCLKPORT_I_CLK__CGVAL, BLK_CHUBVTS_UID_BARAC_VTS_IPCLKPORT_I_CLK__MANUAL, BLK_CHUBVTS_UID_BARAC_VTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK__CGVAL, BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK__MANUAL, BLK_CHUBVTS_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_MI_IP_SCHUB_CHUBVTS_IPCLKPORT_I_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_LH_AXI_MI_IP_SCHUB_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_CHUBVTS_UID_LH_AXI_MI_IP_SCHUB_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_CHUBVTS_UID_LH_AXI_MI_IP_SCHUB_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_MI_IP_SVTS_CHUBVTS_IPCLKPORT_I_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_LH_AXI_MI_IP_SVTS_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_CHUBVTS_UID_LH_AXI_MI_IP_SVTS_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_CHUBVTS_UID_LH_AXI_MI_IP_SVTS_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_SI_IP_MCHUB_CHUBVTS_IPCLKPORT_I_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_LH_AXI_SI_IP_MCHUB_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_CHUBVTS_UID_LH_AXI_SI_IP_MCHUB_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_CHUBVTS_UID_LH_AXI_SI_IP_MCHUB_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_SI_IP_MVTS_CHUBVTS_IPCLKPORT_I_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_LH_AXI_SI_IP_MVTS_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_CHUBVTS_UID_LH_AXI_SI_IP_MVTS_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_CHUBVTS_UID_LH_AXI_SI_IP_MVTS_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_MAILBOX_VTS_CHUB_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_MAILBOX_VTS_CHUB_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_MAILBOX_VTS_CHUB_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_MAILBOX_VTS_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__CGVAL, BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__MANUAL, BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__CGVAL, BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__MANUAL, BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_SPC_CHUBVTS_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_SPC_CHUBVTS_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_SPC_CHUBVTS_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_SPC_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__CGVAL, BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__MANUAL, BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__CGVAL, BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__MANUAL, BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK, CHUBVTS_DIV_CLK_CHUBVTS_NOC, BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK__CGVAL, BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK__MANUAL, BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, CHUBVTS_OSCCLK_SUB, BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK, CHUBVTS_OSCCLK_SUB, BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK__CGVAL, BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK__MANUAL, BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_RCO_IPCLKPORT_CLK, CHUBVTS_OSCCLK_SUB, BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL, BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL, BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/VTS_VTS
    CLK_GATE(VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK, VTS_DIV_CLK_VTS_DMIC_AUD, BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK, VTS_DIV_CLK_VTS_DMIC_IF, BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__CGVAL, BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__MANUAL, BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK, VTS_DIV_CLK_VTS_DMIC_IF, BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__CGVAL, BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__MANUAL, BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK, VTS_DIV_CLK_VTS_DMIC_IF, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK, VTS_DIV_CLK_VTS_DMIC_IF_DIV2, BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__CGVAL, BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__MANUAL, BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK, VTS_DIV_CLK_VTS_DMIC_IF_DIV2, BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__CGVAL, BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__MANUAL, BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK, VTS_DIV_CLK_VTS_DMIC_IF_DIV2, BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__CGVAL, BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__MANUAL, BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0, VTS_DIV_CLK_VTS_DMIC_IF_DIV2, BLK_VTS_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0__CGVAL, BLK_VTS_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0__MANUAL, BLK_VTS_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0, VTS_DIV_CLK_VTS_DMIC_IF_DIV2, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__CGVAL, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__MANUAL, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1, VTS_DIV_CLK_VTS_DMIC_IF_DIV2, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__CGVAL, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__MANUAL, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_AHB2AXI_VTS_IPCLKPORT_ACLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_AHB2AXI_VTS_IPCLKPORT_ACLK__CGVAL, BLK_VTS_UID_AHB2AXI_VTS_IPCLKPORT_ACLK__MANUAL, BLK_VTS_UID_AHB2AXI_VTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK__CGVAL, BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK__MANUAL, BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_AXI2AHB_VTS_IPCLKPORT_CLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_AXI2AHB_VTS_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_AXI2AHB_VTS_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_AXI2AHB_VTS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_CM4_VTS_IPCLKPORT_FCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_CM4_VTS_IPCLKPORT_FCLK__CGVAL, BLK_VTS_UID_CM4_VTS_IPCLKPORT_FCLK__MANUAL, BLK_VTS_UID_CM4_VTS_IPCLKPORT_FCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK__CGVAL, BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK__MANUAL, BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK__CGVAL, BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK__MANUAL, BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK__CGVAL, BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK__MANUAL, BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS__CGVAL, BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS__MANUAL, BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK__CGVAL, BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK__MANUAL, BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS__CGVAL, BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS__MANUAL, BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_LH_AXI_MI_IP_MVTS_CHUBVTS_IPCLKPORT_I_CLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_LH_AXI_MI_IP_MVTS_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_VTS_UID_LH_AXI_MI_IP_MVTS_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_VTS_UID_LH_AXI_MI_IP_MVTS_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_LH_AXI_SI_IP_SVTS_CHUBVTS_IPCLKPORT_I_CLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_LH_AXI_SI_IP_SVTS_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_VTS_UID_LH_AXI_SI_IP_SVTS_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_VTS_UID_LH_AXI_SI_IP_SVTS_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_ACLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_ACLK__CGVAL, BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_ACLK__MANUAL, BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__CGVAL, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__MANUAL, BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK, VTS_DIV_CLK_VTS_NOC, BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__CGVAL, BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__MANUAL, BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK, VTS_OSCCLK_SUB, BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, VTS_OSCCLK_SUB, BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_RTCCLK_IPCLKPORT_CLK, VTS_RTCCLK_VTS, BLK_VTS_UID_RSTNSYNC_CLK_VTS_RTCCLK_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_RSTNSYNC_CLK_VTS_RTCCLK_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_RSTNSYNC_CLK_VTS_RTCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK, VTS_DIV_CLK_VTS_SERIAL_LIF, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_RX_BCLK, VTS_DIV_CLK_VTS_SERIAL_LIF, BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_RX_BCLK__CGVAL, BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_RX_BCLK__MANUAL, BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_RX_BCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_TX_BCLK, VTS_DIV_CLK_VTS_SERIAL_LIF, BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_TX_BCLK__CGVAL, BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_TX_BCLK__MANUAL, BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_TX_BCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK, VTS_DIV_CLK_VTS_SERIAL_LIF_CORE, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__CGVAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__MANUAL, BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(VTS_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_CCLK, VTS_DIV_CLK_VTS_SERIAL_LIF_CORE, BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_CCLK__CGVAL, BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_CCLK__MANUAL, BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/DBGCORE_DBGCORE
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__CGVAL, BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__MANUAL, BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__CGVAL, BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__MANUAL, BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__CGVAL, BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__MANUAL, BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__CGVAL, BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__MANUAL, BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__CGVAL, BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__MANUAL, BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__CGVAL, BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__MANUAL, BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__CGVAL, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__MANUAL, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__CGVAL, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__MANUAL, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_ALO_IPCLKPORT_CLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_ALO_IPCLKPORT_CLK__CGVAL, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_ALO_IPCLKPORT_CLK__MANUAL, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_ALO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_RET_IPCLKPORT_CLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_RET_IPCLKPORT_CLK__CGVAL, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_RET_IPCLKPORT_CLK__MANUAL, BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__CGVAL, BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__MANUAL, BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_RET_IPCLKPORT_CLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_RET_IPCLKPORT_CLK__CGVAL, BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_RET_IPCLKPORT_CLK__MANUAL, BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_IPCLKPORT_I_CLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_IPCLKPORT_I_CLK__CGVAL, BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_IPCLKPORT_I_CLK__MANUAL, BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_ALO_IPCLKPORT_PCLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_SYSREG_DBGCORE_ALO_IPCLKPORT_PCLK__CGVAL, BLK_DBGCORE_UID_SYSREG_DBGCORE_ALO_IPCLKPORT_PCLK__MANUAL, BLK_DBGCORE_UID_SYSREG_DBGCORE_ALO_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_PG_IPCLKPORT_PCLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_PG_IPCLKPORT_PCLK__CGVAL, BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_PG_IPCLKPORT_PCLK__MANUAL, BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_PG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_PG_IPCLKPORT_PCLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_SYSREG_DBGCORE_PG_IPCLKPORT_PCLK__CGVAL, BLK_DBGCORE_UID_SYSREG_DBGCORE_PG_IPCLKPORT_PCLK__MANUAL, BLK_DBGCORE_UID_SYSREG_DBGCORE_PG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_RET_IPCLKPORT_PCLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_SYSREG_DBGCORE_RET_IPCLKPORT_PCLK__CGVAL, BLK_DBGCORE_UID_SYSREG_DBGCORE_RET_IPCLKPORT_PCLK__MANUAL, BLK_DBGCORE_UID_SYSREG_DBGCORE_RET_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__CGVAL, BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__MANUAL, BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK, DBGCORE_MUX_CLKCMU_DBGCORE_USER, BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__CGVAL, BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__MANUAL, BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV_IPCLKPORT_CLK, DBGCORE_DIV_CLK_DBGCORE_NOC_DIV, BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV_IPCLKPORT_CLK__CGVAL, BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV_IPCLKPORT_CLK__MANUAL, BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_SSB, DBGCORE_DIV_CLK_DBGCORE_NOC_DIV, BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_SSB__CGVAL, BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_SSB__MANUAL, BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_SSB__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_IPCLKPORT_I_CLK_SSB, DBGCORE_DIV_CLK_DBGCORE_NOC_DIV, BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_IPCLKPORT_I_CLK_SSB__CGVAL, BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_IPCLKPORT_I_CLK_SSB__MANUAL, BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_IPCLKPORT_I_CLK_SSB__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DBGCORE_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, DBGCORE_OSCCLK_SUB, BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/DPU_DPU
    CLK_GATE(DPU_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM, DPU_MUX_CLKCMU_DPU_NOC_USER, BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM__CGVAL, BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM__MANUAL, BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_C2SERV, DPU_MUX_CLKCMU_DPU_NOC_USER, BLK_DPU_UID_DPU_IPCLKPORT_ACLK_C2SERV__CGVAL, BLK_DPU_UID_DPU_IPCLKPORT_ACLK_C2SERV__MANUAL, BLK_DPU_UID_DPU_IPCLKPORT_ACLK_C2SERV__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON, DPU_MUX_CLKCMU_DPU_NOC_USER, BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON__CGVAL, BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON__MANUAL, BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA, DPU_MUX_CLKCMU_DPU_NOC_USER, BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA__CGVAL, BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA__MANUAL, BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP, DPU_MUX_CLKCMU_DPU_NOC_USER, BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP__CGVAL, BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP__MANUAL, BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK, DPU_MUX_CLKCMU_DPU_NOC_USER, BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK__CGVAL, BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK__MANUAL, BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK, DPU_MUX_CLKCMU_DPU_NOC_USER, BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK__CGVAL, BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK__MANUAL, BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_ACLK, DPU_MUX_CLKCMU_DPU_NOC_USER, BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_ACLK__CGVAL, BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_ACLK__MANUAL, BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_ACLK, DPU_MUX_CLKCMU_DPU_NOC_USER, BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_ACLK__CGVAL, BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_ACLK__MANUAL, BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK, DPU_MUX_CLKCMU_DPU_NOC_USER, BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK__CGVAL, BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK__MANUAL, BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCD_IPCLKPORT_CLK, DPU_MUX_CLKCMU_DPU_NOC_USER, BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCD_IPCLKPORT_CLK__CGVAL, BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCD_IPCLKPORT_CLK__MANUAL, BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_SYSMMU_S0_DPU_IPCLKPORT_CLK, DPU_MUX_CLKCMU_DPU_NOC_USER, BLK_DPU_UID_SYSMMU_S0_DPU_IPCLKPORT_CLK__CGVAL, BLK_DPU_UID_SYSMMU_S0_DPU_IPCLKPORT_CLK__MANUAL, BLK_DPU_UID_SYSMMU_S0_DPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_SYSMMU_S0_PMMU0_DPU_IPCLKPORT_CLK, DPU_MUX_CLKCMU_DPU_NOC_USER, BLK_DPU_UID_SYSMMU_S0_PMMU0_DPU_IPCLKPORT_CLK__CGVAL, BLK_DPU_UID_SYSMMU_S0_PMMU0_DPU_IPCLKPORT_CLK__MANUAL, BLK_DPU_UID_SYSMMU_S0_PMMU0_DPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_SYSMMU_S0_PMMU1_DPU_IPCLKPORT_CLK, DPU_MUX_CLKCMU_DPU_NOC_USER, BLK_DPU_UID_SYSMMU_S0_PMMU1_DPU_IPCLKPORT_CLK__CGVAL, BLK_DPU_UID_SYSMMU_S0_PMMU1_DPU_IPCLKPORT_CLK__MANUAL, BLK_DPU_UID_SYSMMU_S0_PMMU1_DPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_XIU_MMU_DPU_IPCLKPORT_ACLK, DPU_MUX_CLKCMU_DPU_NOC_USER, BLK_DPU_UID_XIU_MMU_DPU_IPCLKPORT_ACLK__CGVAL, BLK_DPU_UID_XIU_MMU_DPU_IPCLKPORT_ACLK__MANUAL, BLK_DPU_UID_XIU_MMU_DPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_CMU_DPU_IPCLKPORT_PCLK, DPU_DIV_CLK_DPU_NOCP, BLK_DPU_UID_CMU_DPU_IPCLKPORT_PCLK__CGVAL, BLK_DPU_UID_CMU_DPU_IPCLKPORT_PCLK__MANUAL, BLK_DPU_UID_CMU_DPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK, DPU_DIV_CLK_DPU_NOCP, BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK__CGVAL, BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK__MANUAL, BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_ECU_DPU_IPCLKPORT_PCLK, DPU_DIV_CLK_DPU_NOCP, BLK_DPU_UID_ECU_DPU_IPCLKPORT_PCLK__CGVAL, BLK_DPU_UID_ECU_DPU_IPCLKPORT_PCLK__MANUAL, BLK_DPU_UID_ECU_DPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_PCLK, DPU_DIV_CLK_DPU_NOCP, BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_PCLK__CGVAL, BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_PCLK__MANUAL, BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_PCLK, DPU_DIV_CLK_DPU_NOCP, BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_PCLK__CGVAL, BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_PCLK__MANUAL, BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK, DPU_DIV_CLK_DPU_NOCP, BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCP_IPCLKPORT_CLK, DPU_DIV_CLK_DPU_NOCP, BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_S2PC_DPU_IPCLKPORT_PCLK, DPU_DIV_CLK_DPU_NOCP, BLK_DPU_UID_S2PC_DPU_IPCLKPORT_PCLK__CGVAL, BLK_DPU_UID_S2PC_DPU_IPCLKPORT_PCLK__MANUAL, BLK_DPU_UID_S2PC_DPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK, DPU_DIV_CLK_DPU_NOCP, BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK__CGVAL, BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK__MANUAL, BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_SPC_DPU_IPCLKPORT_PCLK, DPU_DIV_CLK_DPU_NOCP, BLK_DPU_UID_SPC_DPU_IPCLKPORT_PCLK__CGVAL, BLK_DPU_UID_SPC_DPU_IPCLKPORT_PCLK__MANUAL, BLK_DPU_UID_SPC_DPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK, DPU_DIV_CLK_DPU_NOCP, BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK__CGVAL, BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK__MANUAL, BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_DPU_IPCLKPORT_I_NEWCLK, DPU_OSCCLK_SUB, BLK_DPU_UID_DPU_IPCLKPORT_I_NEWCLK__CGVAL, BLK_DPU_UID_DPU_IPCLKPORT_I_NEWCLK__MANUAL, BLK_DPU_UID_DPU_IPCLKPORT_I_NEWCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK, DPU_OSCCLK_SUB, BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_IPCLKPORT_CLK, DPU_OSCCLK_SUB, BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_DPU_IPCLKPORT_OSCCLK_DSIM0, DPU_DIV_CLK_DPU_DSIM, BLK_DPU_UID_DPU_IPCLKPORT_OSCCLK_DSIM0__CGVAL, BLK_DPU_UID_DPU_IPCLKPORT_OSCCLK_DSIM0__MANUAL, BLK_DPU_UID_DPU_IPCLKPORT_OSCCLK_DSIM0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_DSIM_IPCLKPORT_CLK, DPU_DIV_CLK_DPU_DSIM, BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_DSIM_IPCLKPORT_CLK__CGVAL, BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_DSIM_IPCLKPORT_CLK__MANUAL, BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_DSIM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_DSIM_IPCLKPORT_CLK, DPU_DIV_CLK_DPU_DSIM, BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_DSIM_IPCLKPORT_CLK__CGVAL, BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_DSIM_IPCLKPORT_CLK__MANUAL, BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_DSIM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DPU_BLK_DPU_UID_BLK_DPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, DPU_OSCCLK_SUB, BLK_DPU_UID_BLK_DPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_DPU_UID_BLK_DPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_DPU_UID_BLK_DPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/GNPU0_GNPU0
    CLK_GATE(GNPU0_BLK_GNPU0_UID_AD_APB_PMM_GNPU0_IPCLKPORT_PCLKM, GNPU0_OSCCLK_GNPU0, BLK_GNPU0_UID_AD_APB_PMM_GNPU0_IPCLKPORT_PCLKM__CGVAL, BLK_GNPU0_UID_AD_APB_PMM_GNPU0_IPCLKPORT_PCLKM__MANUAL, BLK_GNPU0_UID_AD_APB_PMM_GNPU0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_PMM_GNPU0_IPCLKPORT_SNPS_PCLK, GNPU0_OSCCLK_GNPU0, BLK_GNPU0_UID_PMM_GNPU0_IPCLKPORT_SNPS_PCLK__CGVAL, BLK_GNPU0_UID_PMM_GNPU0_IPCLKPORT_SNPS_PCLK__MANUAL, BLK_GNPU0_UID_PMM_GNPU0_IPCLKPORT_SNPS_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_PMM_GNPU0_IPCLKPORT_SNPS_PMC_CLK, GNPU0_OSCCLK_GNPU0, BLK_GNPU0_UID_PMM_GNPU0_IPCLKPORT_SNPS_PMC_CLK__CGVAL, BLK_GNPU0_UID_PMM_GNPU0_IPCLKPORT_SNPS_PMC_CLK__MANUAL, BLK_GNPU0_UID_PMM_GNPU0_IPCLKPORT_SNPS_PMC_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_FREE_OSCCLK_IPCLKPORT_CLK, GNPU0_OSCCLK_GNPU0, BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_FREE_OSCCLK_IPCLKPORT_CLK, GNPU0_OSCCLK_GNPU0, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_HTU_GNPU0_IPCLKPORT_I_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_HTU_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_HTU_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_HTU_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_HTU_IPCLKPORT_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_HTU_IPCLKPORT_CLK__CGVAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_HTU_IPCLKPORT_CLK__MANUAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__CGVAL, BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__MANUAL, BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMCSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMCSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMCSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMCSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR0_GNPU0_SDMA_IPCLKPORT_I_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR0_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR0_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR0_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR1_GNPU0_SDMA_IPCLKPORT_I_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR1_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR1_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR1_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR2_GNPU0_SDMA_IPCLKPORT_I_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR2_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR2_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR2_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_NOCD_IPCLKPORT_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_NOCD_IPCLKPORT_CLK__CGVAL, BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_NOCD_IPCLKPORT_CLK__MANUAL, BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_NOCD_IPCLKPORT_CLK, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_NOCD_IPCLKPORT_CLK__CGVAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_NOCD_IPCLKPORT_CLK__MANUAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_CMU_GNPU0_IPCLKPORT_PCLK, GNPU0_DIV_CLK_GNPU0_NOCP, BLK_GNPU0_UID_CMU_GNPU0_IPCLKPORT_PCLK__CGVAL, BLK_GNPU0_UID_CMU_GNPU0_IPCLKPORT_PCLK__MANUAL, BLK_GNPU0_UID_CMU_GNPU0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_D_TZPC_GNPU0_IPCLKPORT_PCLK, GNPU0_DIV_CLK_GNPU0_NOCP, BLK_GNPU0_UID_D_TZPC_GNPU0_IPCLKPORT_PCLK__CGVAL, BLK_GNPU0_UID_D_TZPC_GNPU0_IPCLKPORT_PCLK__MANUAL, BLK_GNPU0_UID_D_TZPC_GNPU0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_HTU_GNPU0_IPCLKPORT_I_PCLK, GNPU0_DIV_CLK_GNPU0_NOCP, BLK_GNPU0_UID_HTU_GNPU0_IPCLKPORT_I_PCLK__CGVAL, BLK_GNPU0_UID_HTU_GNPU0_IPCLKPORT_I_PCLK__MANUAL, BLK_GNPU0_UID_HTU_GNPU0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_NOCP_IPCLKPORT_CLK, GNPU0_DIV_CLK_GNPU0_NOCP, BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_NOCP_IPCLKPORT_CLK__CGVAL, BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_NOCP_IPCLKPORT_CLK__MANUAL, BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_NOCP_IPCLKPORT_CLK, GNPU0_DIV_CLK_GNPU0_NOCP, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_NOCP_IPCLKPORT_CLK__CGVAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_NOCP_IPCLKPORT_CLK__MANUAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU0_IPCLKPORT_I_CLK, GNPU0_DIV_CLK_GNPU0_NOCP, BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_SPC_GNPU0_IPCLKPORT_PCLK, GNPU0_DIV_CLK_GNPU0_NOCP, BLK_GNPU0_UID_SPC_GNPU0_IPCLKPORT_PCLK__CGVAL, BLK_GNPU0_UID_SPC_GNPU0_IPCLKPORT_PCLK__MANUAL, BLK_GNPU0_UID_SPC_GNPU0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_SYSREG_GNPU0_IPCLKPORT_PCLK, GNPU0_DIV_CLK_GNPU0_NOCP, BLK_GNPU0_UID_SYSREG_GNPU0_IPCLKPORT_PCLK__CGVAL, BLK_GNPU0_UID_SYSREG_GNPU0_IPCLKPORT_PCLK__MANUAL, BLK_GNPU0_UID_SYSREG_GNPU0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0, GNPU0_MUX_CLKCMU_GNPU0_XMAA_USER, BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__CGVAL, BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__MANUAL, BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_XMAA0_IPCLKPORT_CLK, GNPU0_MUX_CLKCMU_GNPU0_XMAA_USER, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_XMAA0_IPCLKPORT_CLK__CGVAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_XMAA0_IPCLKPORT_CLK__MANUAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_XMAA0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1, GNPU0_MUX_CLKCMU_GNPU0_XMAA_USER, BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__CGVAL, BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__MANUAL, BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_XMAA1_IPCLKPORT_CLK, GNPU0_MUX_CLKCMU_GNPU0_XMAA_USER, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_XMAA1_IPCLKPORT_CLK__CGVAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_XMAA1_IPCLKPORT_CLK__MANUAL, BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_XMAA1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(GNPU0_BLK_GNPU0_UID_BLK_GNPU0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, GNPU0_OSCCLK_GNPU0, BLK_GNPU0_UID_BLK_GNPU0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_GNPU0_UID_BLK_GNPU0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_GNPU0_UID_BLK_GNPU0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/SDMA_SDMA
    CLK_GATE(SDMA_BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR0_GNPU0_SDMA_IPCLKPORT_I_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR0_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR0_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR0_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR1_GNPU0_SDMA_IPCLKPORT_I_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR1_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR1_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR1_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR2_GNPU0_SDMA_IPCLKPORT_I_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR2_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR2_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR2_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AXI_SI_LD_MMU0_SDMA_DNC_IPCLKPORT_I_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_LH_AXI_SI_LD_MMU0_SDMA_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AXI_SI_LD_MMU0_SDMA_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AXI_SI_LD_MMU0_SDMA_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_LH_AXI_SI_LD_MMU1_SDMA_DNC_IPCLKPORT_I_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_LH_AXI_SI_LD_MMU1_SDMA_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_LH_AXI_SI_LD_MMU1_SDMA_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_LH_AXI_SI_LD_MMU1_SDMA_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK, SDMA_MUC_CLKCMU_SDMA_NOC_USER, BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK__CGVAL, BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK__MANUAL, BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK__CGVAL, BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK__MANUAL, BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK__CGVAL, BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK__MANUAL, BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_SPC_SDMA_IPCLKPORT_PCLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_SPC_SDMA_IPCLKPORT_PCLK__CGVAL, BLK_SDMA_UID_SPC_SDMA_IPCLKPORT_PCLK__MANUAL, BLK_SDMA_UID_SPC_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK, SDMA_DIV_CLK_SDMA_NOCP, BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK__CGVAL, BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK__MANUAL, BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SDMA_BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, SDMA_OSCCLK_SDMA, BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/DNC_DNC
    CLK_GATE(DNC_BLK_DNC_UID_RSTNSYNC_CLK_DNC_FREE_OSCCLK_IPCLKPORT_CLK, DNC_OSCCLK_SUB, BLK_DNC_UID_RSTNSYNC_CLK_DNC_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_RSTNSYNC_CLK_DNC_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_RSTNSYNC_CLK_DNC_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_FREE_OSCCLK_IPCLKPORT_CLK, DNC_OSCCLK_SUB, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK, DNC_MUX_CLKCMU_DNC_HTU_USER, BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_HTU_IPCLKPORT_CLK, DNC_MUX_CLKCMU_DNC_HTU_USER, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_HTU_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_HTU_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM__CGVAL, BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM__MANUAL, BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_AS_APB_VGEN_D_DNC_IPCLKPORT_PCLKM, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_AS_APB_VGEN_D_DNC_IPCLKPORT_PCLKM__CGVAL, BLK_DNC_UID_AS_APB_VGEN_D_DNC_IPCLKPORT_PCLKM__MANUAL, BLK_DNC_UID_AS_APB_VGEN_D_DNC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK__CGVAL, BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK__MANUAL, BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_MI_LD_MMU0_SDMA_DNC_IPCLKPORT_I_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_LH_AXI_MI_LD_MMU0_SDMA_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_MI_LD_MMU0_SDMA_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_MI_LD_MMU0_SDMA_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_MI_LD_MMU1_SDMA_DNC_IPCLKPORT_I_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_LH_AXI_MI_LD_MMU1_SDMA_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_MI_LD_MMU1_SDMA_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_MI_LD_MMU1_SDMA_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_SI_D0_DNC_IPCLKPORT_I_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_LH_AXI_SI_D0_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_SI_D0_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_SI_D0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_SI_D1_DNC_IPCLKPORT_I_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_LH_AXI_SI_D1_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_SI_D1_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_SI_D1_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_PPMU_D_DNC0_IPCLKPORT_ACLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_PPMU_D_DNC0_IPCLKPORT_ACLK__CGVAL, BLK_DNC_UID_PPMU_D_DNC0_IPCLKPORT_ACLK__MANUAL, BLK_DNC_UID_PPMU_D_DNC0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_PPMU_D_DNC1_IPCLKPORT_ACLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_PPMU_D_DNC1_IPCLKPORT_ACLK__CGVAL, BLK_DNC_UID_PPMU_D_DNC1_IPCLKPORT_ACLK__MANUAL, BLK_DNC_UID_PPMU_D_DNC1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_PPMU_D_IPDNC_IPCLKPORT_ACLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_PPMU_D_IPDNC_IPCLKPORT_ACLK__CGVAL, BLK_DNC_UID_PPMU_D_IPDNC_IPCLKPORT_ACLK__MANUAL, BLK_DNC_UID_PPMU_D_IPDNC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_VGEN_D_DNC_IPCLKPORT_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_VGEN_D_DNC_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_VGEN_D_DNC_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_VGEN_D_DNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_VGEN_LITE_D_DNC_IPCLKPORT_CLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_VGEN_LITE_D_DNC_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_VGEN_LITE_D_DNC_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_VGEN_LITE_D_DNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK__CGVAL, BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK__MANUAL, BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_XIU_MMU_DNC_IPCLKPORT_ACLK, DNC_MUX_CLKCMU_DNC_NOC_USER, BLK_DNC_UID_XIU_MMU_DNC_IPCLKPORT_ACLK__CGVAL, BLK_DNC_UID_XIU_MMU_DNC_IPCLKPORT_ACLK__MANUAL, BLK_DNC_UID_XIU_MMU_DNC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK__CGVAL, BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK__MANUAL, BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK__CGVAL, BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK__MANUAL, BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK__CGVAL, BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK__MANUAL, BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_PPMU_D_DNC0_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_PPMU_D_DNC0_IPCLKPORT_PCLK__CGVAL, BLK_DNC_UID_PPMU_D_DNC0_IPCLKPORT_PCLK__MANUAL, BLK_DNC_UID_PPMU_D_DNC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_PPMU_D_DNC1_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_PPMU_D_DNC1_IPCLKPORT_PCLK__CGVAL, BLK_DNC_UID_PPMU_D_DNC1_IPCLKPORT_PCLK__MANUAL, BLK_DNC_UID_PPMU_D_DNC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_PPMU_D_IPDNC_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_PPMU_D_IPDNC_IPCLKPORT_PCLK__CGVAL, BLK_DNC_UID_PPMU_D_IPDNC_IPCLKPORT_PCLK__MANUAL, BLK_DNC_UID_PPMU_D_IPDNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_S2PC_DNC_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_S2PC_DNC_IPCLKPORT_PCLK__CGVAL, BLK_DNC_UID_S2PC_DNC_IPCLKPORT_PCLK__MANUAL, BLK_DNC_UID_S2PC_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_SPC_DNC_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_SPC_DNC_IPCLKPORT_PCLK__CGVAL, BLK_DNC_UID_SPC_DNC_IPCLKPORT_PCLK__MANUAL, BLK_DNC_UID_SPC_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK__CGVAL, BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK__MANUAL, BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK__CGVAL, BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK__MANUAL, BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DNC_BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, DNC_OSCCLK_SUB, BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/PSP_PSP
    CLK_GATE(PSP_BLK_PSP_UID_AD_APB_S2MPU_PSP_IPCLKPORT_PCLKM, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_AD_APB_S2MPU_PSP_IPCLKPORT_PCLKM__CGVAL, BLK_PSP_UID_AD_APB_S2MPU_PSP_IPCLKPORT_PCLKM__MANUAL, BLK_PSP_UID_AD_APB_S2MPU_PSP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_AD_APB_VGEN_LITE_PSP_IPCLKPORT_PCLKM, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_AD_APB_VGEN_LITE_PSP_IPCLKPORT_PCLKM__CGVAL, BLK_PSP_UID_AD_APB_VGEN_LITE_PSP_IPCLKPORT_PCLKM__MANUAL, BLK_PSP_UID_AD_APB_VGEN_LITE_PSP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_LH_AXI_MI_IP_PSP_IPCLKPORT_I_CLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_LH_AXI_MI_IP_PSP_IPCLKPORT_I_CLK__CGVAL, BLK_PSP_UID_LH_AXI_MI_IP_PSP_IPCLKPORT_I_CLK__MANUAL, BLK_PSP_UID_LH_AXI_MI_IP_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_LH_AXI_SI_D_PSP_IPCLKPORT_I_CLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_LH_AXI_SI_D_PSP_IPCLKPORT_I_CLK__CGVAL, BLK_PSP_UID_LH_AXI_SI_D_PSP_IPCLKPORT_I_CLK__MANUAL, BLK_PSP_UID_LH_AXI_SI_D_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK__CGVAL, BLK_PSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK__MANUAL, BLK_PSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK__CGVAL, BLK_PSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK__MANUAL, BLK_PSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_PPMU_D_AXI_PSP_IPCLKPORT_ACLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_PPMU_D_AXI_PSP_IPCLKPORT_ACLK__CGVAL, BLK_PSP_UID_PPMU_D_AXI_PSP_IPCLKPORT_ACLK__MANUAL, BLK_PSP_UID_PPMU_D_AXI_PSP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_RSTNSYNC_CLK_PSP_CM35P_IPCLKPORT_CLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_RSTNSYNC_CLK_PSP_CM35P_IPCLKPORT_CLK__CGVAL, BLK_PSP_UID_RSTNSYNC_CLK_PSP_CM35P_IPCLKPORT_CLK__MANUAL, BLK_PSP_UID_RSTNSYNC_CLK_PSP_CM35P_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCD_IPCLKPORT_CLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCD_IPCLKPORT_CLK__CGVAL, BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCD_IPCLKPORT_CLK__MANUAL, BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCD_IPCLKPORT_CLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCD_IPCLKPORT_CLK__CGVAL, BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCD_IPCLKPORT_CLK__MANUAL, BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_PUF_IPCLKPORT_CLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_PUF_IPCLKPORT_CLK__CGVAL, BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_PUF_IPCLKPORT_CLK__MANUAL, BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_PUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_RTIC_IPCLKPORT_I_ACLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_RTIC_IPCLKPORT_I_ACLK__CGVAL, BLK_PSP_UID_RTIC_IPCLKPORT_I_ACLK__MANUAL, BLK_PSP_UID_RTIC_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_S2MPU_S0_PMMU0_PSP_IPCLKPORT_CLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_S2MPU_S0_PMMU0_PSP_IPCLKPORT_CLK__CGVAL, BLK_PSP_UID_S2MPU_S0_PMMU0_PSP_IPCLKPORT_CLK__MANUAL, BLK_PSP_UID_S2MPU_S0_PMMU0_PSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_S2MPU_S0_PSP_IPCLKPORT_CLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_S2MPU_S0_PSP_IPCLKPORT_CLK__CGVAL, BLK_PSP_UID_S2MPU_S0_PSP_IPCLKPORT_CLK__MANUAL, BLK_PSP_UID_S2MPU_S0_PSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_BARAC_D_SS_PSP_CLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_SS_PSP_IPCLKPORT_BARAC_D_SS_PSP_CLK__CGVAL, BLK_PSP_UID_SS_PSP_IPCLKPORT_BARAC_D_SS_PSP_CLK__MANUAL, BLK_PSP_UID_SS_PSP_IPCLKPORT_BARAC_D_SS_PSP_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_BARAC_P_SS_PSP_CLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_SS_PSP_IPCLKPORT_BARAC_P_SS_PSP_CLK__CGVAL, BLK_PSP_UID_SS_PSP_IPCLKPORT_BARAC_P_SS_PSP_CLK__MANUAL, BLK_PSP_UID_SS_PSP_IPCLKPORT_BARAC_P_SS_PSP_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_BUS_DATA_CLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_SS_PSP_IPCLKPORT_BUS_DATA_CLK__CGVAL, BLK_PSP_UID_SS_PSP_IPCLKPORT_BUS_DATA_CLK__MANUAL, BLK_PSP_UID_SS_PSP_IPCLKPORT_BUS_DATA_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_BUS_PERI_CLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_SS_PSP_IPCLKPORT_BUS_PERI_CLK__CGVAL, BLK_PSP_UID_SS_PSP_IPCLKPORT_BUS_PERI_CLK__MANUAL, BLK_PSP_UID_SS_PSP_IPCLKPORT_BUS_PERI_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN__CGVAL, BLK_PSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN__MANUAL, BLK_PSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_DAP_CLKIN, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_SS_PSP_IPCLKPORT_DAP_CLKIN__CGVAL, BLK_PSP_UID_SS_PSP_IPCLKPORT_DAP_CLKIN__MANUAL, BLK_PSP_UID_SS_PSP_IPCLKPORT_DAP_CLKIN__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK__CGVAL, BLK_PSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK__MANUAL, BLK_PSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_SC_SS_PSP_CLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_SS_PSP_IPCLKPORT_SC_SS_PSP_CLK__CGVAL, BLK_PSP_UID_SS_PSP_IPCLKPORT_SC_SS_PSP_CLK__MANUAL, BLK_PSP_UID_SS_PSP_IPCLKPORT_SC_SS_PSP_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_SPEX_SS_PSP_CLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_SS_PSP_IPCLKPORT_SPEX_SS_PSP_CLK__CGVAL, BLK_PSP_UID_SS_PSP_IPCLKPORT_SPEX_SS_PSP_CLK__MANUAL, BLK_PSP_UID_SS_PSP_IPCLKPORT_SPEX_SS_PSP_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_VGEN_LITE_D_PSP_IPCLKPORT_CLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_VGEN_LITE_D_PSP_IPCLKPORT_CLK__CGVAL, BLK_PSP_UID_VGEN_LITE_D_PSP_IPCLKPORT_CLK__MANUAL, BLK_PSP_UID_VGEN_LITE_D_PSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_XIU_D_PSP_BLK_IPCLKPORT_ACLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_XIU_D_PSP_BLK_IPCLKPORT_ACLK__CGVAL, BLK_PSP_UID_XIU_D_PSP_BLK_IPCLKPORT_ACLK__MANUAL, BLK_PSP_UID_XIU_D_PSP_BLK_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_XIU_MMU_PSP_IPCLKPORT_ACLK, PSP_MUX_CLKCMU_PSP_NOC_USER, BLK_PSP_UID_XIU_MMU_PSP_IPCLKPORT_ACLK__CGVAL, BLK_PSP_UID_XIU_MMU_PSP_IPCLKPORT_ACLK__MANUAL, BLK_PSP_UID_XIU_MMU_PSP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_CMU_PSP_IPCLKPORT_PCLK, PSP_DIV_CLK_PSP_NOCP, BLK_PSP_UID_CMU_PSP_IPCLKPORT_PCLK__CGVAL, BLK_PSP_UID_CMU_PSP_IPCLKPORT_PCLK__MANUAL, BLK_PSP_UID_CMU_PSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_D_TZPC_PSP_IPCLKPORT_PCLK, PSP_DIV_CLK_PSP_NOCP, BLK_PSP_UID_D_TZPC_PSP_IPCLKPORT_PCLK__CGVAL, BLK_PSP_UID_D_TZPC_PSP_IPCLKPORT_PCLK__MANUAL, BLK_PSP_UID_D_TZPC_PSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_LH_AXI_SI_IP_PSP_IPCLKPORT_I_CLK, PSP_DIV_CLK_PSP_NOCP, BLK_PSP_UID_LH_AXI_SI_IP_PSP_IPCLKPORT_I_CLK__CGVAL, BLK_PSP_UID_LH_AXI_SI_IP_PSP_IPCLKPORT_I_CLK__MANUAL, BLK_PSP_UID_LH_AXI_SI_IP_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_PPMU_D_AXI_PSP_IPCLKPORT_PCLK, PSP_DIV_CLK_PSP_NOCP, BLK_PSP_UID_PPMU_D_AXI_PSP_IPCLKPORT_PCLK__CGVAL, BLK_PSP_UID_PPMU_D_AXI_PSP_IPCLKPORT_PCLK__MANUAL, BLK_PSP_UID_PPMU_D_AXI_PSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCP_IPCLKPORT_CLK, PSP_DIV_CLK_PSP_NOCP, BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCP_IPCLKPORT_CLK__CGVAL, BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCP_IPCLKPORT_CLK__MANUAL, BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCP_IPCLKPORT_CLK, PSP_DIV_CLK_PSP_NOCP, BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCP_IPCLKPORT_CLK__CGVAL, BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCP_IPCLKPORT_CLK__MANUAL, BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_RTIC_IPCLKPORT_I_PCLK, PSP_DIV_CLK_PSP_NOCP, BLK_PSP_UID_RTIC_IPCLKPORT_I_PCLK__CGVAL, BLK_PSP_UID_RTIC_IPCLKPORT_I_PCLK__MANUAL, BLK_PSP_UID_RTIC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_S2PC_PSP_IPCLKPORT_PCLK, PSP_DIV_CLK_PSP_NOCP, BLK_PSP_UID_S2PC_PSP_IPCLKPORT_PCLK__CGVAL, BLK_PSP_UID_S2PC_PSP_IPCLKPORT_PCLK__MANUAL, BLK_PSP_UID_S2PC_PSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_SLH_AXI_MI_P_PSP_IPCLKPORT_I_CLK, PSP_DIV_CLK_PSP_NOCP, BLK_PSP_UID_SLH_AXI_MI_P_PSP_IPCLKPORT_I_CLK__CGVAL, BLK_PSP_UID_SLH_AXI_MI_P_PSP_IPCLKPORT_I_CLK__MANUAL, BLK_PSP_UID_SLH_AXI_MI_P_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_SPC_PSP_IPCLKPORT_PCLK, PSP_DIV_CLK_PSP_NOCP, BLK_PSP_UID_SPC_PSP_IPCLKPORT_PCLK__CGVAL, BLK_PSP_UID_SPC_PSP_IPCLKPORT_PCLK__MANUAL, BLK_PSP_UID_SPC_PSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_SYSREG_PSP_IPCLKPORT_PCLK, PSP_DIV_CLK_PSP_NOCP, BLK_PSP_UID_SYSREG_PSP_IPCLKPORT_PCLK__CGVAL, BLK_PSP_UID_SYSREG_PSP_IPCLKPORT_PCLK__MANUAL, BLK_PSP_UID_SYSREG_PSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_RSTNSYNC_CLK_PSP_OSCCLK_IPCLKPORT_CLK, PSP_OSCCLK_SUB, BLK_PSP_UID_RSTNSYNC_CLK_PSP_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_PSP_UID_RSTNSYNC_CLK_PSP_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_PSP_UID_RSTNSYNC_CLK_PSP_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_OSCCLK_IPCLKPORT_CLK, PSP_OSCCLK_SUB, BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_BLK_PSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, PSP_OSCCLK_SUB, BLK_PSP_UID_BLK_PSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_PSP_UID_BLK_PSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_PSP_UID_BLK_PSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PSP_BLK_PSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK, PSP_OSCCLK_SUB, BLK_PSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK__CGVAL, BLK_PSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK__MANUAL, BLK_PSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/RGBP_RGBP
    CLK_GATE(RGBP_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM__CGVAL, BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM__MANUAL, BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM__CGVAL, BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM__MANUAL, BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_LH_AST_MI_OTF_CSTAT_RGBP_IPCLKPORT_I_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_LH_AST_MI_OTF_CSTAT_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_RGBP_UID_LH_AST_MI_OTF_CSTAT_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_RGBP_UID_LH_AST_MI_OTF_CSTAT_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_LH_AST_MI_OTF_YUVP_RGBP_IPCLKPORT_I_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_LH_AST_MI_OTF_YUVP_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_RGBP_UID_LH_AST_MI_OTF_YUVP_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_RGBP_UID_LH_AST_MI_OTF_YUVP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_YUVP_IPCLKPORT_I_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_YUVP_IPCLKPORT_I_CLK__CGVAL, BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_YUVP_IPCLKPORT_I_CLK__MANUAL, BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_IPCLKPORT_I_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_IPCLKPORT_I_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_MCFP_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_MCFP_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__CGVAL, BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__MANUAL, BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__CGVAL, BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__MANUAL, BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK__CGVAL, BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK__MANUAL, BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_ACLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_ACLK__CGVAL, BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_ACLK__MANUAL, BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__CGVAL, BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__MANUAL, BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1__CGVAL, BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1__MANUAL, BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_SYSMMU_S0_PMMU2_RGBP_IPCLKPORT_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_SYSMMU_S0_PMMU2_RGBP_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_SYSMMU_S0_PMMU2_RGBP_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_SYSMMU_S0_PMMU2_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_SYSMMU_S0_PMMU3_RGBP_IPCLKPORT_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_SYSMMU_S0_PMMU3_RGBP_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_SYSMMU_S0_PMMU3_RGBP_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_SYSMMU_S0_PMMU3_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_VGEN_LITE_D0_RGBP_IPCLKPORT_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_VGEN_LITE_D0_RGBP_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_VGEN_LITE_D0_RGBP_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_VGEN_LITE_D0_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_VGEN_LITE_D1_RGBP_IPCLKPORT_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_VGEN_LITE_D1_RGBP_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_VGEN_LITE_D1_RGBP_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_VGEN_LITE_D1_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_VGEN_LITE_D2_RGBP_IPCLKPORT_CLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_VGEN_LITE_D2_RGBP_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_VGEN_LITE_D2_RGBP_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_VGEN_LITE_D2_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__CGVAL, BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__MANUAL, BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__CGVAL, BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__MANUAL, BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_XIU_D2_RGBP_IPCLKPORT_ACLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_XIU_D2_RGBP_IPCLKPORT_ACLK__CGVAL, BLK_RGBP_UID_XIU_D2_RGBP_IPCLKPORT_ACLK__MANUAL, BLK_RGBP_UID_XIU_D2_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_XIU_D3_RGBP_IPCLKPORT_ACLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_XIU_D3_RGBP_IPCLKPORT_ACLK__CGVAL, BLK_RGBP_UID_XIU_D3_RGBP_IPCLKPORT_ACLK__MANUAL, BLK_RGBP_UID_XIU_D3_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK, RGBP_MUX_CLKCMU_RGBP_NOC_USER, BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK__CGVAL, BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK__MANUAL, BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__CGVAL, BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__MANUAL, BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__CGVAL, BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__MANUAL, BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__CGVAL, BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__MANUAL, BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__CGVAL, BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__MANUAL, BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK__CGVAL, BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK__MANUAL, BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_PCLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_PCLK__CGVAL, BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_PCLK__MANUAL, BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__CGVAL, BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__MANUAL, BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_S2PC_RGBP_IPCLKPORT_PCLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_S2PC_RGBP_IPCLKPORT_PCLK__CGVAL, BLK_RGBP_UID_S2PC_RGBP_IPCLKPORT_PCLK__MANUAL, BLK_RGBP_UID_S2PC_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_SPC_RGBP_IPCLKPORT_PCLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_SPC_RGBP_IPCLKPORT_PCLK__CGVAL, BLK_RGBP_UID_SPC_RGBP_IPCLKPORT_PCLK__MANUAL, BLK_RGBP_UID_SPC_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK, RGBP_DIV_CLK_RGBP_NOCP, BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__CGVAL, BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__MANUAL, BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(RGBP_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, RGBP_OSCCLK_SUB, BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/G3D_G3D
    CLK_GATE(G3D_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_CLK, G3D_DIV_CLK_G3D_HTU, BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_HTU_IPCLKPORT_CLK, G3D_DIV_CLK_G3D_HTU, BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_HTU_IPCLKPORT_CLK__CGVAL, BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_HTU_IPCLKPORT_CLK__MANUAL, BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM, G3D_DIV_CLK_G3D_NOCP, BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM__CGVAL, BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM__MANUAL, BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK, G3D_DIV_CLK_G3D_NOCP, BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK__CGVAL, BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK__MANUAL, BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK, G3D_DIV_CLK_G3D_NOCP, BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__CGVAL, BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__MANUAL, BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK, G3D_DIV_CLK_G3D_NOCP, BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__CGVAL, BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__MANUAL, BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK, G3D_DIV_CLK_G3D_NOCP, BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__CGVAL, BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__MANUAL, BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_PCLK, G3D_DIV_CLK_G3D_NOCP, BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_PCLK__CGVAL, BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_PCLK__MANUAL, BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK, G3D_DIV_CLK_G3D_NOCP, BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK, G3D_DIV_CLK_G3D_NOCP, BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__CGVAL, BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__MANUAL, BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK, G3D_DIV_CLK_G3D_NOCP, BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__CGVAL, BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__MANUAL, BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK, G3D_DIV_CLK_G3D_NOCP, BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK, G3D_DIV_CLK_G3D_NOCP, BLK_G3D_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_G3D_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_G3D_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_SPC_G3D_IPCLKPORT_PCLK, G3D_DIV_CLK_G3D_NOCP, BLK_G3D_UID_SPC_G3D_IPCLKPORT_PCLK__CGVAL, BLK_G3D_UID_SPC_G3D_IPCLKPORT_PCLK__MANUAL, BLK_G3D_UID_SPC_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK, G3D_DIV_CLK_G3D_NOCP, BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__CGVAL, BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__MANUAL, BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_XIU_P1_G3D_IPCLKPORT_ACLK, G3D_DIV_CLK_G3D_NOCP, BLK_G3D_UID_XIU_P1_G3D_IPCLKPORT_ACLK__CGVAL, BLK_G3D_UID_XIU_P1_G3D_IPCLKPORT_ACLK__MANUAL, BLK_G3D_UID_XIU_P1_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK, G3D_OSCCLK_SUB, BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK__CGVAL, BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK__MANUAL, BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK, G3D_OSCCLK_SUB, BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK, G3D_OSCCLK_SUB, BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/G3DCORE_G3DCORE
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK__CGVAL, BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK__MANUAL, BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK__CGVAL, BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK__MANUAL, BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__CGVAL, BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__MANUAL, BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__CGVAL, BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__MANUAL, BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK, G3DCORE_OSCCLK_SUB, BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK, G3DCORE_OSCCLK_SUB, BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_CLK, G3DCORE_MUX_CLK_G3DCORE_PLL, BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_CLK__CGVAL, BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_CLK__MANUAL, BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_PLL_G3D_IPCLKPORT_CLK, G3DCORE_MUX_CLK_G3DCORE_PLL, BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_PLL_G3D_IPCLKPORT_CLK__CGVAL, BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_PLL_G3D_IPCLKPORT_CLK__MANUAL, BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_PLL_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CPUCL0_GLB_CPUCL0_GLB
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG, BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM__CGVAL, BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM__MANUAL, BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG, BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__CGVAL, BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__MANUAL, BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SECJTAG_SM_IPCLKPORT_I_CLK, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG, BLK_CPUCL0_GLB_UID_SECJTAG_SM_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_SECJTAG_SM_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_SECJTAG_SM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG, BLK_CPUCL0_GLB_UID_SLH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_SLH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_SLH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_PMM_CLUSTER0_IPCLKPORT_PCLKM, CPUCL0_GLB_OSCCLK_SUB, BLK_CPUCL0_GLB_UID_APB_ASYNC_P_PMM_CLUSTER0_IPCLKPORT_PCLKM__CGVAL, BLK_CPUCL0_GLB_UID_APB_ASYNC_P_PMM_CLUSTER0_IPCLKPORT_PCLKM__MANUAL, BLK_CPUCL0_GLB_UID_APB_ASYNC_P_PMM_CLUSTER0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CLUSTER0_IPCLKPORT_SNPS_PCLK, CPUCL0_GLB_OSCCLK_SUB, BLK_CPUCL0_GLB_UID_CLUSTER0_IPCLKPORT_SNPS_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_CLUSTER0_IPCLKPORT_SNPS_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_CLUSTER0_IPCLKPORT_SNPS_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CLUSTER0_IPCLKPORT_SNPS_PMC_CLK, CPUCL0_GLB_OSCCLK_SUB, BLK_CPUCL0_GLB_UID_CLUSTER0_IPCLKPORT_SNPS_PMC_CLK__CGVAL, BLK_CPUCL0_GLB_UID_CLUSTER0_IPCLKPORT_SNPS_PMC_CLK__MANUAL, BLK_CPUCL0_GLB_UID_CLUSTER0_IPCLKPORT_SNPS_PMC_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_FREE_OSCCLK_IPCLKPORT_CLK, CPUCL0_GLB_OSCCLK_SUB, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_FREE_OSCCLK_PMM_IPCLKPORT_CLK, CPUCL0_GLB_OSCCLK_SUB, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_FREE_OSCCLK_PMM_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_FREE_OSCCLK_PMM_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_FREE_OSCCLK_PMM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BPS_P_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_BPS_P_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_BPS_P_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_BPS_P_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_IPCLKPORT_PCLK_S0, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_IPCLKPORT_PCLK_S0__CGVAL, BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_IPCLKPORT_PCLK_S0__MANUAL, BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_IPCLKPORT_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SPC_CPUCL0_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_SPC_CPUCL0_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_SPC_CPUCL0_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_SPC_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK__CGVAL, BLK_CPUCL0_GLB_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK__MANUAL, BLK_CPUCL0_GLB_UID_XIU_DP_UTILITY_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER, BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK__CGVAL, BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK__MANUAL, BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, CPUCL0_GLB_OSCCLK_SUB, BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK, CPUCL0_GLB_OSCCLK_SUB, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CPUCL0_CPUCL0
    CLK_GATE(CPUCL0_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__CGVAL, BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__MANUAL, BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_MUX_CLK_CPUCL0_HTU_PLL, BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_HTU_IPCLKPORT_CLK, CPUCL0_MUX_CLK_CPUCL0_HTU_PLL, BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_HTU_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_HTU_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, CPUCL0_OSCCLK_SUB, BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL0_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, CPUCL0_OSCCLK_SUB, BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CPUCL1_CPUCL1
    CLK_GATE(CPUCL1_CPUCL1_CPM, CPUCL1_PLL_CTRL_PLL_CPUCL1, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(CPUCL1_CPUCL1_GCPM, CPUCL1_DIV_CLK_CPUCL1_CORE, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(CPUCL1_BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL1_BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_PCLK__CGVAL, BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_PCLK__MANUAL, BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL1_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK__CGVAL, BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK__MANUAL, BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL1_BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_CLK, CPUCL1_MUX_CLK_CPUCL1_HTU, BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL1_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_HTU_IPCLKPORT_CLK, CPUCL1_MUX_CLK_CPUCL1_HTU, BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_HTU_IPCLKPORT_CLK__CGVAL, BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_HTU_IPCLKPORT_CLK__MANUAL, BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL1_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK, CPUCL1_OSCCLK_CPUCL1, BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL1_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK, CPUCL1_OSCCLK_CPUCL1, BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/DSU_DSU
    CLK_GATE(DSU_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK, DSU_DIV_CLK_CLUSTER_ATCLK, BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__CGVAL, BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__MANUAL, BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK, DSU_DIV_CLK_DSU_PPUCLK, BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK__CGVAL, BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK__MANUAL, BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__CGVAL, BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__MANUAL, BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_PCLK__CGVAL, BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_PCLK__MANUAL, BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__CGVAL, BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__MANUAL, BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__CGVAL, BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__MANUAL, BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__CGVAL, BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__MANUAL, BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__CGVAL, BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__MANUAL, BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DSU_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_PCLK__CGVAL, BLK_DSU_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_PCLK__MANUAL, BLK_DSU_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DSU_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_PCLK__CGVAL, BLK_DSU_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_PCLK__MANUAL, BLK_DSU_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_QCH_ADAPTER_APB_ASYNC_P_SCI_LITE_CPU_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DSU_UID_QCH_ADAPTER_APB_ASYNC_P_SCI_LITE_CPU_IPCLKPORT_PCLK__CGVAL, BLK_DSU_UID_QCH_ADAPTER_APB_ASYNC_P_SCI_LITE_CPU_IPCLKPORT_PCLK__MANUAL, BLK_DSU_UID_QCH_ADAPTER_APB_ASYNC_P_SCI_LITE_CPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_NOCP_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_NOCP_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_NOCP_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_APB_ASYNC_P_SCI_LITE_CPU_IPCLKPORT_PCLKM, DSU_DIV_CLK_CLUSTER_ACLK, BLK_DSU_UID_APB_ASYNC_P_SCI_LITE_CPU_IPCLKPORT_PCLKM__CGVAL, BLK_DSU_UID_APB_ASYNC_P_SCI_LITE_CPU_IPCLKPORT_PCLKM__MANUAL, BLK_DSU_UID_APB_ASYNC_P_SCI_LITE_CPU_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_AST_SI_G_CPUCL0_NOCL0_IPCLKPORT_I_CLK, DSU_DIV_CLK_CLUSTER_ACLK, BLK_DSU_UID_LH_AST_SI_G_CPUCL0_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_AST_SI_G_CPUCL0_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_AST_SI_G_CPUCL0_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_AXI_SI_LD_CPUCL0_MIF0_IPCLKPORT_I_CLK, DSU_DIV_CLK_CLUSTER_ACLK, BLK_DSU_UID_LH_AXI_SI_LD_CPUCL0_MIF0_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_AXI_SI_LD_CPUCL0_MIF0_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_AXI_SI_LD_CPUCL0_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_AXI_SI_LD_CPUCL0_MIF1_IPCLKPORT_I_CLK, DSU_DIV_CLK_CLUSTER_ACLK, BLK_DSU_UID_LH_AXI_SI_LD_CPUCL0_MIF1_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_AXI_SI_LD_CPUCL0_MIF1_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_AXI_SI_LD_CPUCL0_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_ACLK, DSU_DIV_CLK_CLUSTER_ACLK, BLK_DSU_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_ACLK__CGVAL, BLK_DSU_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_ACLK__MANUAL, BLK_DSU_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_ACLK, DSU_DIV_CLK_CLUSTER_ACLK, BLK_DSU_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_ACLK__CGVAL, BLK_DSU_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_ACLK__MANUAL, BLK_DSU_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_REG_SLICE_D0_CLUSTER0_CPUCL0_IPCLKPORT_ACLK, DSU_DIV_CLK_CLUSTER_ACLK, BLK_DSU_UID_REG_SLICE_D0_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__CGVAL, BLK_DSU_UID_REG_SLICE_D0_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__MANUAL, BLK_DSU_UID_REG_SLICE_D0_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_REG_SLICE_D1_CLUSTER0_CPUCL0_IPCLKPORT_ACLK, DSU_DIV_CLK_CLUSTER_ACLK, BLK_DSU_UID_REG_SLICE_D1_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__CGVAL, BLK_DSU_UID_REG_SLICE_D1_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__MANUAL, BLK_DSU_UID_REG_SLICE_D1_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_ACLK_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_ACLK, BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_ACLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_ACLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_ACLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLK_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_ACLK, BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_SCI_LITE_D_CPU_IPCLKPORT_I_CLK, DSU_DIV_CLK_CLUSTER_ACLK, BLK_DSU_UID_SCI_LITE_D_CPU_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_SCI_LITE_D_CPU_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_SCI_LITE_D_CPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_REG_SLICE_P_CLUSTER0_CPUCL0_IPCLKPORT_ACLK, DSU_DIV_CLK_CLUSTER_ACLKMP, BLK_DSU_UID_REG_SLICE_P_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__CGVAL, BLK_DSU_UID_REG_SLICE_P_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__MANUAL, BLK_DSU_UID_REG_SLICE_P_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_ACLKMP_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_ACLKMP, BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_ACLKMP_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_ACLKMP_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_ACLKMP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLKMP_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_ACLKMP, BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLKMP_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLKMP_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLKMP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK, DSU_DIV_CLK_CLUSTER_ACLKMP, BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_SLH_AXI_SI_P_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_ACEL_MI_D_CPUCL0_IPCLKPORT_I_CLK, DSU_DIV_CLK_CLUSTER_ACPCLK, BLK_DSU_UID_LH_ACEL_MI_D_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_ACEL_MI_D_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_ACEL_MI_D_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_REG_SLICE_D_ACP_CLUSTER0_CPUCL0_IPCLKPORT_ACLK, DSU_DIV_CLK_CLUSTER_ACPCLK, BLK_DSU_UID_REG_SLICE_D_ACP_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__CGVAL, BLK_DSU_UID_REG_SLICE_D_ACP_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__MANUAL, BLK_DSU_UID_REG_SLICE_D_ACP_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_ACPCLK_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_ACPCLK, BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_ACPCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_ACPCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_ACPCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACPCLK_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_ACPCLK, BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACPCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACPCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACPCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_U_SYNC_ACPWAKEUP_CLUSTER0_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_ACPCLK, BLK_DSU_UID_U_SYNC_ACPWAKEUP_CLUSTER0_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_U_SYNC_ACPWAKEUP_CLUSTER0_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_U_SYNC_ACPWAKEUP_CLUSTER0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM, DSU_DIV_CLK_CLUSTER_PCLK, BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__CGVAL, BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__MANUAL, BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_PCLK, BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK, DSU_DIV_CLK_CLUSTER_PERIPHCLK, BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK__CGVAL, BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK__MANUAL, BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_GRAY2BIN_CPUCL0_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_PERIPHCLK, BLK_DSU_UID_GRAY2BIN_CPUCL0_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_GRAY2BIN_CPUCL0_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_GRAY2BIN_CPUCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_PERIPHCLK, BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_PERIPHCLK, BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_PERIPHCLK, BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_PERIPHCLK, BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK, DSU_DIV_CLK_CLUSTER_PERIPHCLK, BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK, DSU_DIV_CLK_DSU_GICCLK, BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK, DSU_DIV_CLK_DSU_GICCLK, BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK, DSU_DIV_CLK_DSU_GICCLK, BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK, DSU_DIV_CLK_DSU_GICCLK, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK, DSU_DIV_CLK_DSU_GICCLK, BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_CLK, DSU_MUX_CLK_DSU_HTU_PLL, BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_HTU_IPCLKPORT_CLK, DSU_MUX_CLK_DSU_HTU_PLL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_HTU_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_HTU_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_OSCCLK_IPCLKPORT_CLK, DSU_OSCCLK_SUB, BLK_DSU_UID_RSTNSYNC_CLK_DSU_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_OSCCLK_IPCLKPORT_CLK, DSU_OSCCLK_SUB, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK, DSU_DIV_CLK_DSU_PPUCLK, BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK, DSU_DIV_CLK_DSU_PPUCLK, BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK, DSU_DIV_CLK_DSU_PPUCLK, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(DSU_BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK, DSU_DIV_CLK_DSU_PPUCLK, BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK__CGVAL, BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK__MANUAL, BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/MFC_MFC
    CLK_GATE(MFC_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__CGVAL, BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__MANUAL, BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_AS_APB_MFC_DRM_IPCLKPORT_PCLKM, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_AS_APB_MFC_DRM_IPCLKPORT_PCLKM__CGVAL, BLK_MFC_UID_AS_APB_MFC_DRM_IPCLKPORT_PCLKM__MANUAL, BLK_MFC_UID_AS_APB_MFC_DRM_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_AS_APB_MFC_VGEN_LITE_D_MFC_IPCLKPORT_PCLKM, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_AS_APB_MFC_VGEN_LITE_D_MFC_IPCLKPORT_PCLKM__CGVAL, BLK_MFC_UID_AS_APB_MFC_VGEN_LITE_D_MFC_IPCLKPORT_PCLKM__MANUAL, BLK_MFC_UID_AS_APB_MFC_VGEN_LITE_D_MFC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_AS_APB_MFC_VOTF_IPCLKPORT_PCLKM, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_AS_APB_MFC_VOTF_IPCLKPORT_PCLKM__CGVAL, BLK_MFC_UID_AS_APB_MFC_VOTF_IPCLKPORT_PCLKM__MANUAL, BLK_MFC_UID_AS_APB_MFC_VOTF_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFC_S0_IPCLKPORT_PCLKM, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_AS_APB_SYSMMU_NS_MFC_S0_IPCLKPORT_PCLKM__CGVAL, BLK_MFC_UID_AS_APB_SYSMMU_NS_MFC_S0_IPCLKPORT_PCLKM__MANUAL, BLK_MFC_UID_AS_APB_SYSMMU_NS_MFC_S0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_AS_APB_SYSMMU_S2_MFC_S0_IPCLKPORT_PCLKM, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_AS_APB_SYSMMU_S2_MFC_S0_IPCLKPORT_PCLKM__CGVAL, BLK_MFC_UID_AS_APB_SYSMMU_S2_MFC_S0_IPCLKPORT_PCLKM__MANUAL, BLK_MFC_UID_AS_APB_SYSMMU_S2_MFC_S0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_AS_APB_SYSMMU_S_MFC_S0_IPCLKPORT_PCLKM, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_AS_APB_SYSMMU_S_MFC_S0_IPCLKPORT_PCLKM__CGVAL, BLK_MFC_UID_AS_APB_SYSMMU_S_MFC_S0_IPCLKPORT_PCLKM__MANUAL, BLK_MFC_UID_AS_APB_SYSMMU_S_MFC_S0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_LH_AST_MI_OTF0_M2M_MFC_IPCLKPORT_I_CLK, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_LH_AST_MI_OTF0_M2M_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_LH_AST_MI_OTF0_M2M_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_LH_AST_MI_OTF0_M2M_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_LH_AST_MI_OTF1_M2M_MFC_IPCLKPORT_I_CLK, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_LH_AST_MI_OTF1_M2M_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_LH_AST_MI_OTF1_M2M_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_LH_AST_MI_OTF1_M2M_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_MFC_IPCLKPORT_ACLK, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_MFC_IPCLKPORT_ACLK__CGVAL, BLK_MFC_UID_MFC_IPCLKPORT_ACLK__MANUAL, BLK_MFC_UID_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__CGVAL, BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__MANUAL, BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK__CGVAL, BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK__MANUAL, BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_VGEN_LITE_D_MFC_IPCLKPORT_CLK, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_VGEN_LITE_D_MFC_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_VGEN_LITE_D_MFC_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_VGEN_LITE_D_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK__CGVAL, BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK__MANUAL, BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_XIU_MMU0_MFC_IPCLKPORT_ACLK, MFC_MUX_CLKCMU_MFC_NOC_USER, BLK_MFC_UID_XIU_MMU0_MFC_IPCLKPORT_ACLK__CGVAL, BLK_MFC_UID_XIU_MMU0_MFC_IPCLKPORT_ACLK__MANUAL, BLK_MFC_UID_XIU_MMU0_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__CGVAL, BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__MANUAL, BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__CGVAL, BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__MANUAL, BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__CGVAL, BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__MANUAL, BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK__CGVAL, BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK__MANUAL, BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__CGVAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__MANUAL, BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_S2PC_MFC_IPCLKPORT_PCLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_S2PC_MFC_IPCLKPORT_PCLK__CGVAL, BLK_MFC_UID_S2PC_MFC_IPCLKPORT_PCLK__MANUAL, BLK_MFC_UID_S2PC_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_SPC_MFC_IPCLKPORT_PCLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_SPC_MFC_IPCLKPORT_PCLK__CGVAL, BLK_MFC_UID_SPC_MFC_IPCLKPORT_PCLK__MANUAL, BLK_MFC_UID_SPC_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK, MFC_DIV_CLK_MFC_NOCP, BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__CGVAL, BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__MANUAL, BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(MFC_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, MFC_OSCCLK_SUB, BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CSTAT_CSTAT
    CLK_GATE(CSTAT_BLK_CSTAT_UID_AD_APB_BYRP_IPCLKPORT_PCLKM, CSTAT_MUX_CLKCMU_CSTAT_BYRP_USER, BLK_CSTAT_UID_AD_APB_BYRP_IPCLKPORT_PCLKM__CGVAL, BLK_CSTAT_UID_AD_APB_BYRP_IPCLKPORT_PCLKM__MANUAL, BLK_CSTAT_UID_AD_APB_BYRP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_AD_APB_VOTF_ZSL_IPCLKPORT_PCLKM, CSTAT_MUX_CLKCMU_CSTAT_BYRP_USER, BLK_CSTAT_UID_AD_APB_VOTF_ZSL_IPCLKPORT_PCLKM__CGVAL, BLK_CSTAT_UID_AD_APB_VOTF_ZSL_IPCLKPORT_PCLKM__MANUAL, BLK_CSTAT_UID_AD_APB_VOTF_ZSL_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AST_SI_OTF_CSTAT_RGBP_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_BYRP_USER, BLK_CSTAT_UID_LH_AST_SI_OTF_CSTAT_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AST_SI_OTF_CSTAT_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AST_SI_OTF_CSTAT_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AXI_SI_ID_M0BYRP_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_BYRP_USER, BLK_CSTAT_UID_LH_AXI_SI_ID_M0BYRP_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AXI_SI_ID_M0BYRP_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AXI_SI_ID_M0BYRP_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AXI_SI_ID_M1BYRP_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_BYRP_USER, BLK_CSTAT_UID_LH_AXI_SI_ID_M1BYRP_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AXI_SI_ID_M1BYRP_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AXI_SI_ID_M1BYRP_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AXI_SI_ID_M2BYRP_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_BYRP_USER, BLK_CSTAT_UID_LH_AXI_SI_ID_M2BYRP_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AXI_SI_ID_M2BYRP_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AXI_SI_ID_M2BYRP_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_BYRP_IPCLKPORT_CLK, CSTAT_MUX_CLKCMU_CSTAT_BYRP_USER, BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_BYRP_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_BYRP_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_BYRP_IPCLKPORT_CLK, CSTAT_MUX_CLKCMU_CSTAT_BYRP_USER, BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_BYRP_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_BYRP_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK, CSTAT_MUX_CLKCMU_CSTAT_BYRP_USER, BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1, CSTAT_MUX_CLKCMU_CSTAT_BYRP_USER, BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1__CGVAL, BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1__MANUAL, BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, CSTAT_OSCCLK_SUB, BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_AD_APB_MCSC_IPCLKPORT_PCLKM, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__CGVAL, BLK_CSTAT_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__MANUAL, BLK_CSTAT_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S1_NS_IPCLKPORT_PCLKM, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S1_NS_IPCLKPORT_PCLKM__CGVAL, BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S1_NS_IPCLKPORT_PCLKM__MANUAL, BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S1_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S1_S_IPCLKPORT_PCLKM, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S1_S_IPCLKPORT_PCLKM__CGVAL, BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S1_S_IPCLKPORT_PCLKM__MANUAL, BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S1_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S2_IPCLKPORT_PCLKM, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S2_IPCLKPORT_PCLKM__CGVAL, BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S2_IPCLKPORT_PCLKM__MANUAL, BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_BYRP_IPCLKPORT_PCLKM, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_BYRP_IPCLKPORT_PCLKM__CGVAL, BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_BYRP_IPCLKPORT_PCLKM__MANUAL, BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_BYRP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_AD_APB_VOTFR_MCSC_IPCLKPORT_PCLKM, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_AD_APB_VOTFR_MCSC_IPCLKPORT_PCLKM__CGVAL, BLK_CSTAT_UID_AD_APB_VOTFR_MCSC_IPCLKPORT_PCLKM__MANUAL, BLK_CSTAT_UID_AD_APB_VOTFR_MCSC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_AD_APB_VOTFW_MCSC_IPCLKPORT_PCLKM, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_AD_APB_VOTFW_MCSC_IPCLKPORT_PCLKM__CGVAL, BLK_CSTAT_UID_AD_APB_VOTFW_MCSC_IPCLKPORT_PCLKM__MANUAL, BLK_CSTAT_UID_AD_APB_VOTFW_MCSC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AST_MI_ID_PMMUSWALKER_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_LH_AST_MI_ID_PMMUSWALKER_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AST_MI_ID_PMMUSWALKER_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AST_MI_ID_PMMUSWALKER_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AST_MI_OTF_YUVP_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_LH_AST_MI_OTF_YUVP_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AST_MI_OTF_YUVP_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AST_MI_OTF_YUVP_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AST_SI_ID_SWALKERPMMU_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_LH_AST_SI_ID_SWALKERPMMU_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AST_SI_ID_SWALKERPMMU_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AST_SI_ID_SWALKERPMMU_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AXI_MI_ID_M0BYRP_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_LH_AXI_MI_ID_M0BYRP_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AXI_MI_ID_M0BYRP_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AXI_MI_ID_M0BYRP_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AXI_MI_ID_M1BYRP_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_LH_AXI_MI_ID_M1BYRP_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AXI_MI_ID_M1BYRP_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AXI_MI_ID_M1BYRP_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AXI_MI_ID_M2BYRP_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_LH_AXI_MI_ID_M2BYRP_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AXI_MI_ID_M2BYRP_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AXI_MI_ID_M2BYRP_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AXI_SI_D1_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_LH_AXI_SI_D1_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AXI_SI_D1_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AXI_SI_D1_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_MCSC_IPCLKPORT_C2R_CLK, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_MCSC_IPCLKPORT_C2R_CLK__CGVAL, BLK_CSTAT_UID_MCSC_IPCLKPORT_C2R_CLK__MANUAL, BLK_CSTAT_UID_MCSC_IPCLKPORT_C2R_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_MCSC_IPCLKPORT_C2W_CLK, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_MCSC_IPCLKPORT_C2W_CLK__CGVAL, BLK_CSTAT_UID_MCSC_IPCLKPORT_C2W_CLK__MANUAL, BLK_CSTAT_UID_MCSC_IPCLKPORT_C2W_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_MCSC_IPCLKPORT_CLK, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_MCSC_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_MCSC_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_MCSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_ACLK, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_ACLK__CGVAL, BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_ACLK__MANUAL, BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_MCSC_IPCLKPORT_CLK, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_MCSC_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_MCSC_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_MCSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_MCSC_IPCLKPORT_CLK, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_MCSC_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_MCSC_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_MCSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_SYSMMU_S0_PMMU1_CSTAT_IPCLKPORT_CLK, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_SYSMMU_S0_PMMU1_CSTAT_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_SYSMMU_S0_PMMU1_CSTAT_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_SYSMMU_S0_PMMU1_CSTAT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_VGEN_LITE_D_BYRP_IPCLKPORT_CLK, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_VGEN_LITE_D_BYRP_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_VGEN_LITE_D_BYRP_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_VGEN_LITE_D_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_XIU_D1_CSTAT_IPCLKPORT_ACLK, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_XIU_D1_CSTAT_IPCLKPORT_ACLK__CGVAL, BLK_CSTAT_UID_XIU_D1_CSTAT_IPCLKPORT_ACLK__MANUAL, BLK_CSTAT_UID_XIU_D1_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK, CSTAT_MUX_CLKCMU_CSTAT_MCSC_USER, BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK__CGVAL, BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK__MANUAL, BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_AD_APB_C2DS_IPCLKPORT_PCLKM, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_AD_APB_C2DS_IPCLKPORT_PCLKM__CGVAL, BLK_CSTAT_UID_AD_APB_C2DS_IPCLKPORT_PCLKM__MANUAL, BLK_CSTAT_UID_AD_APB_C2DS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_AD_APB_C2RD_IPCLKPORT_PCLKM, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_AD_APB_C2RD_IPCLKPORT_PCLKM__CGVAL, BLK_CSTAT_UID_AD_APB_C2RD_IPCLKPORT_PCLKM__MANUAL, BLK_CSTAT_UID_AD_APB_C2RD_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM__CGVAL, BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM__MANUAL, BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_AD_APB_CSTAT1_IPCLKPORT_PCLKM, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_AD_APB_CSTAT1_IPCLKPORT_PCLKM__CGVAL, BLK_CSTAT_UID_AD_APB_CSTAT1_IPCLKPORT_PCLKM__MANUAL, BLK_CSTAT_UID_AD_APB_CSTAT1_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_AD_APB_CSTAT2_IPCLKPORT_PCLKM, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_AD_APB_CSTAT2_IPCLKPORT_PCLKM__CGVAL, BLK_CSTAT_UID_AD_APB_CSTAT2_IPCLKPORT_PCLKM__MANUAL, BLK_CSTAT_UID_AD_APB_CSTAT2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_CSTAT0_IPCLKPORT_PCLKM, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_CSTAT0_IPCLKPORT_PCLKM__CGVAL, BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_CSTAT0_IPCLKPORT_PCLKM__MANUAL, BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_CSTAT0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_CSTAT1_IPCLKPORT_PCLKM, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_CSTAT1_IPCLKPORT_PCLKM__CGVAL, BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_CSTAT1_IPCLKPORT_PCLKM__MANUAL, BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_CSTAT1_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AST_MI_ID_SWALKERPMMU_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_LH_AST_MI_ID_SWALKERPMMU_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AST_MI_ID_SWALKERPMMU_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AST_MI_ID_SWALKERPMMU_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AST_SI_ID_PMMUSWALKER_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_LH_AST_SI_ID_PMMUSWALKER_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AST_SI_ID_PMMUSWALKER_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AST_SI_ID_PMMUSWALKER_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_LH_AXI_SI_D0_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_LH_AXI_SI_D0_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_LH_AXI_SI_D0_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_LH_AXI_SI_D0_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_ACLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_ACLK__CGVAL, BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_ACLK__MANUAL, BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2DS, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2DS__CGVAL, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2DS__MANUAL, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2DS__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2RD, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2RD__CGVAL, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2RD__MANUAL, BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2RD__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_VGEN_LITE_D_CSTAT0_IPCLKPORT_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_VGEN_LITE_D_CSTAT0_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_VGEN_LITE_D_CSTAT0_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_VGEN_LITE_D_CSTAT0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_VGEN_LITE_D_CSTAT1_IPCLKPORT_CLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_VGEN_LITE_D_CSTAT1_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_VGEN_LITE_D_CSTAT1_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_VGEN_LITE_D_CSTAT1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_XIU_D0_CSTAT_IPCLKPORT_ACLK, CSTAT_MUX_CLKCMU_CSTAT_NOC_USER, BLK_CSTAT_UID_XIU_D0_CSTAT_IPCLKPORT_ACLK__CGVAL, BLK_CSTAT_UID_XIU_D0_CSTAT_IPCLKPORT_ACLK__MANUAL, BLK_CSTAT_UID_XIU_D0_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK, CSTAT_DIV_CLK_CSTAT_NOCP, BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK__CGVAL, BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK__MANUAL, BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK, CSTAT_DIV_CLK_CSTAT_NOCP, BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK__CGVAL, BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK__MANUAL, BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_PCLK, CSTAT_DIV_CLK_CSTAT_NOCP, BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_PCLK__CGVAL, BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_PCLK__MANUAL, BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_PCLK, CSTAT_DIV_CLK_CSTAT_NOCP, BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_PCLK__CGVAL, BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_PCLK__MANUAL, BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK, CSTAT_DIV_CLK_CSTAT_NOCP, BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK, CSTAT_DIV_CLK_CSTAT_NOCP, BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK__CGVAL, BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK__MANUAL, BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_S2PC_CSTAT_IPCLKPORT_PCLK, CSTAT_DIV_CLK_CSTAT_NOCP, BLK_CSTAT_UID_S2PC_CSTAT_IPCLKPORT_PCLK__CGVAL, BLK_CSTAT_UID_S2PC_CSTAT_IPCLKPORT_PCLK__MANUAL, BLK_CSTAT_UID_S2PC_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK, CSTAT_DIV_CLK_CSTAT_NOCP, BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_SPC_CSTAT_IPCLKPORT_PCLK, CSTAT_DIV_CLK_CSTAT_NOCP, BLK_CSTAT_UID_SPC_CSTAT_IPCLKPORT_PCLK__CGVAL, BLK_CSTAT_UID_SPC_CSTAT_IPCLKPORT_PCLK__MANUAL, BLK_CSTAT_UID_SPC_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CSTAT_BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK, CSTAT_DIV_CLK_CSTAT_NOCP, BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK__CGVAL, BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK__MANUAL, BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/YUVP_YUVP
    CLK_GATE(YUVP_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__CGVAL, BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__MANUAL, BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_LH_AST_MI_OTF_RGBP_YUVP_IPCLKPORT_I_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_LH_AST_MI_OTF_RGBP_YUVP_IPCLKPORT_I_CLK__CGVAL, BLK_YUVP_UID_LH_AST_MI_OTF_RGBP_YUVP_IPCLKPORT_I_CLK__MANUAL, BLK_YUVP_UID_LH_AST_MI_OTF_RGBP_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_CSTAT_IPCLKPORT_I_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_RGBP_IPCLKPORT_I_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK__CGVAL, BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK__MANUAL, BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_ACLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_ACLK__CGVAL, BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_ACLK__MANUAL, BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__CGVAL, BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__MANUAL, BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__CGVAL, BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__MANUAL, BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK__CGVAL, BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK__MANUAL, BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK__CGVAL, BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK__MANUAL, BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_VGEN_LITE_D0_YUVP_IPCLKPORT_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_VGEN_LITE_D0_YUVP_IPCLKPORT_CLK__CGVAL, BLK_YUVP_UID_VGEN_LITE_D0_YUVP_IPCLKPORT_CLK__MANUAL, BLK_YUVP_UID_VGEN_LITE_D0_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_XIU_D_YUVP_IPCLKPORT_ACLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_XIU_D_YUVP_IPCLKPORT_ACLK__CGVAL, BLK_YUVP_UID_XIU_D_YUVP_IPCLKPORT_ACLK__MANUAL, BLK_YUVP_UID_XIU_D_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK__CGVAL, BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK__MANUAL, BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__CGVAL, BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__MANUAL, BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0, YUVP_MUX_CLKCMU_YUVP_NOC_USER, BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__CGVAL, BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__MANUAL, BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK, YUVP_DIV_CLK_YUVP_NOCP, BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__CGVAL, BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__MANUAL, BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK, YUVP_DIV_CLK_YUVP_NOCP, BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__CGVAL, BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__MANUAL, BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_PCLK, YUVP_DIV_CLK_YUVP_NOCP, BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_PCLK__CGVAL, BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_PCLK__MANUAL, BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK, YUVP_DIV_CLK_YUVP_NOCP, BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__CGVAL, BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__MANUAL, BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK, YUVP_DIV_CLK_YUVP_NOCP, BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__CGVAL, BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__MANUAL, BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_S2PC_YUVP_IPCLKPORT_PCLK, YUVP_DIV_CLK_YUVP_NOCP, BLK_YUVP_UID_S2PC_YUVP_IPCLKPORT_PCLK__CGVAL, BLK_YUVP_UID_S2PC_YUVP_IPCLKPORT_PCLK__MANUAL, BLK_YUVP_UID_S2PC_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK, YUVP_DIV_CLK_YUVP_NOCP, BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__CGVAL, BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__MANUAL, BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_SPC_YUVP_IPCLKPORT_PCLK, YUVP_DIV_CLK_YUVP_NOCP, BLK_YUVP_UID_SPC_YUVP_IPCLKPORT_PCLK__CGVAL, BLK_YUVP_UID_SPC_YUVP_IPCLKPORT_PCLK__MANUAL, BLK_YUVP_UID_SPC_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK, YUVP_DIV_CLK_YUVP_NOCP, BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__CGVAL, BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__MANUAL, BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_AD_APB_PMM_YUVP_IPCLKPORT_PCLKM, YUVP_OSCCLK_SUB, BLK_YUVP_UID_AD_APB_PMM_YUVP_IPCLKPORT_PCLKM__CGVAL, BLK_YUVP_UID_AD_APB_PMM_YUVP_IPCLKPORT_PCLKM__MANUAL, BLK_YUVP_UID_AD_APB_PMM_YUVP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, YUVP_OSCCLK_SUB, BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_PMM_YUVP_IPCLKPORT_SNPS_PCLK, YUVP_OSCCLK_SUB, BLK_YUVP_UID_PMM_YUVP_IPCLKPORT_SNPS_PCLK__CGVAL, BLK_YUVP_UID_PMM_YUVP_IPCLKPORT_SNPS_PCLK__MANUAL, BLK_YUVP_UID_PMM_YUVP_IPCLKPORT_SNPS_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_PMM_YUVP_IPCLKPORT_SNPS_PMC_CLK, YUVP_OSCCLK_SUB, BLK_YUVP_UID_PMM_YUVP_IPCLKPORT_SNPS_PMC_CLK__CGVAL, BLK_YUVP_UID_PMM_YUVP_IPCLKPORT_SNPS_PMC_CLK__MANUAL, BLK_YUVP_UID_PMM_YUVP_IPCLKPORT_SNPS_PMC_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(YUVP_BLK_YUVP_UID_RSTNSYNC_FREE_OSCCLK_YUVP_IPCLKPORT_CLK, YUVP_OSCCLK_SUB, BLK_YUVP_UID_RSTNSYNC_FREE_OSCCLK_YUVP_IPCLKPORT_CLK__CGVAL, BLK_YUVP_UID_RSTNSYNC_FREE_OSCCLK_YUVP_IPCLKPORT_CLK__MANUAL, BLK_YUVP_UID_RSTNSYNC_FREE_OSCCLK_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/HSI_HSI
    CLK_GATE(HSI_BLK_HSI_UID_CMU_HSI_IPCLKPORT_PCLK, HSI_MUX_CLKCMU_HSI_NOC_USER, BLK_HSI_UID_CMU_HSI_IPCLKPORT_PCLK__CGVAL, BLK_HSI_UID_CMU_HSI_IPCLKPORT_PCLK__MANUAL, BLK_HSI_UID_CMU_HSI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK, HSI_MUX_CLKCMU_HSI_NOC_USER, BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK__CGVAL, BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK__MANUAL, BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_ECU_HSI_IPCLKPORT_PCLK, HSI_MUX_CLKCMU_HSI_NOC_USER, BLK_HSI_UID_ECU_HSI_IPCLKPORT_PCLK__CGVAL, BLK_HSI_UID_ECU_HSI_IPCLKPORT_PCLK__MANUAL, BLK_HSI_UID_ECU_HSI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_GPIO_HSI_UFS_IPCLKPORT_PCLK, HSI_MUX_CLKCMU_HSI_NOC_USER, BLK_HSI_UID_GPIO_HSI_UFS_IPCLKPORT_PCLK__CGVAL, BLK_HSI_UID_GPIO_HSI_UFS_IPCLKPORT_PCLK__MANUAL, BLK_HSI_UID_GPIO_HSI_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_LH_AXI_SI_D_HSI_IPCLKPORT_I_CLK, HSI_MUX_CLKCMU_HSI_NOC_USER, BLK_HSI_UID_LH_AXI_SI_D_HSI_IPCLKPORT_I_CLK__CGVAL, BLK_HSI_UID_LH_AXI_SI_D_HSI_IPCLKPORT_I_CLK__MANUAL, BLK_HSI_UID_LH_AXI_SI_D_HSI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_PPMU_D_HSI_IPCLKPORT_ACLK, HSI_MUX_CLKCMU_HSI_NOC_USER, BLK_HSI_UID_PPMU_D_HSI_IPCLKPORT_ACLK__CGVAL, BLK_HSI_UID_PPMU_D_HSI_IPCLKPORT_ACLK__MANUAL, BLK_HSI_UID_PPMU_D_HSI_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_PPMU_D_HSI_IPCLKPORT_PCLK, HSI_MUX_CLKCMU_HSI_NOC_USER, BLK_HSI_UID_PPMU_D_HSI_IPCLKPORT_PCLK__CGVAL, BLK_HSI_UID_PPMU_D_HSI_IPCLKPORT_PCLK__MANUAL, BLK_HSI_UID_PPMU_D_HSI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_RSTNSYNC_CLK_HSI_NOC_IPCLKPORT_CLK, HSI_MUX_CLKCMU_HSI_NOC_USER, BLK_HSI_UID_RSTNSYNC_CLK_HSI_NOC_IPCLKPORT_CLK__CGVAL, BLK_HSI_UID_RSTNSYNC_CLK_HSI_NOC_IPCLKPORT_CLK__MANUAL, BLK_HSI_UID_RSTNSYNC_CLK_HSI_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_NOC_IPCLKPORT_CLK, HSI_MUX_CLKCMU_HSI_NOC_USER, BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_NOC_IPCLKPORT_CLK__CGVAL, BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_NOC_IPCLKPORT_CLK__MANUAL, BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_S2MPU_S0_HSI_IPCLKPORT_CLK, HSI_MUX_CLKCMU_HSI_NOC_USER, BLK_HSI_UID_S2MPU_S0_HSI_IPCLKPORT_CLK__CGVAL, BLK_HSI_UID_S2MPU_S0_HSI_IPCLKPORT_CLK__MANUAL, BLK_HSI_UID_S2MPU_S0_HSI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_S2MPU_S0_PMMU0_HSI_IPCLKPORT_CLK, HSI_MUX_CLKCMU_HSI_NOC_USER, BLK_HSI_UID_S2MPU_S0_PMMU0_HSI_IPCLKPORT_CLK__CGVAL, BLK_HSI_UID_S2MPU_S0_PMMU0_HSI_IPCLKPORT_CLK__MANUAL, BLK_HSI_UID_S2MPU_S0_PMMU0_HSI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_S2PC_HSI_IPCLKPORT_PCLK, HSI_MUX_CLKCMU_HSI_NOC_USER, BLK_HSI_UID_S2PC_HSI_IPCLKPORT_PCLK__CGVAL, BLK_HSI_UID_S2PC_HSI_IPCLKPORT_PCLK__MANUAL, BLK_HSI_UID_S2PC_HSI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_SLH_AXI_MI_P_HSI_IPCLKPORT_I_CLK, HSI_MUX_CLKCMU_HSI_NOC_USER, BLK_HSI_UID_SLH_AXI_MI_P_HSI_IPCLKPORT_I_CLK__CGVAL, BLK_HSI_UID_SLH_AXI_MI_P_HSI_IPCLKPORT_I_CLK__MANUAL, BLK_HSI_UID_SLH_AXI_MI_P_HSI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_SPC_HSI_IPCLKPORT_PCLK, HSI_MUX_CLKCMU_HSI_NOC_USER, BLK_HSI_UID_SPC_HSI_IPCLKPORT_PCLK__CGVAL, BLK_HSI_UID_SPC_HSI_IPCLKPORT_PCLK__MANUAL, BLK_HSI_UID_SPC_HSI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK, HSI_MUX_CLKCMU_HSI_NOC_USER, BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK__CGVAL, BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK__MANUAL, BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_ACLK, HSI_MUX_CLKCMU_HSI_NOC_USER, BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_ACLK__CGVAL, BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_ACLK__MANUAL, BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK, HSI_MUX_CLKCMU_HSI_NOC_USER, BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__CGVAL, BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__MANUAL, BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_VGEN_LITE_HSI_IPCLKPORT_CLK, HSI_MUX_CLKCMU_HSI_NOC_USER, BLK_HSI_UID_VGEN_LITE_HSI_IPCLKPORT_CLK__CGVAL, BLK_HSI_UID_VGEN_LITE_HSI_IPCLKPORT_CLK__MANUAL, BLK_HSI_UID_VGEN_LITE_HSI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_XIU_MMU_HSI_IPCLKPORT_ACLK, HSI_MUX_CLKCMU_HSI_NOC_USER, BLK_HSI_UID_XIU_MMU_HSI_IPCLKPORT_ACLK__CGVAL, BLK_HSI_UID_XIU_MMU_HSI_IPCLKPORT_ACLK__MANUAL, BLK_HSI_UID_XIU_MMU_HSI_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_BLK_HSI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, HSI_OSCCLK_SUB, BLK_HSI_UID_BLK_HSI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_HSI_UID_BLK_HSI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_HSI_UID_BLK_HSI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK, HSI_OSCCLK_SUB, BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_RSTNSYNC_CLK_HSI_UFS_EMBD_IPCLKPORT_CLK, HSI_MUX_CLKCMU_HSI_UFS_EMBD_USER, BLK_HSI_UID_RSTNSYNC_CLK_HSI_UFS_EMBD_IPCLKPORT_CLK__CGVAL, BLK_HSI_UID_RSTNSYNC_CLK_HSI_UFS_EMBD_IPCLKPORT_CLK__MANUAL, BLK_HSI_UID_RSTNSYNC_CLK_HSI_UFS_EMBD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(HSI_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO, HSI_MUX_CLKCMU_HSI_UFS_EMBD_USER, BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__CGVAL, BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__MANUAL, BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__ENABLE_AUTOMATIC_CLKGATING),
// JSON/M2M_M2M
    CLK_GATE(M2M_BLK_M2M_UID_AS_APB_GDC_L_IPCLKPORT_PCLKM, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_AS_APB_GDC_L_IPCLKPORT_PCLKM__CGVAL, BLK_M2M_UID_AS_APB_GDC_L_IPCLKPORT_PCLKM__MANUAL, BLK_M2M_UID_AS_APB_GDC_L_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_AS_APB_GDC_O_IPCLKPORT_PCLKM, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_AS_APB_GDC_O_IPCLKPORT_PCLKM__CGVAL, BLK_M2M_UID_AS_APB_GDC_O_IPCLKPORT_PCLKM__MANUAL, BLK_M2M_UID_AS_APB_GDC_O_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_AS_APB_LME_IPCLKPORT_PCLKM, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_AS_APB_LME_IPCLKPORT_PCLKM__CGVAL, BLK_M2M_UID_AS_APB_LME_IPCLKPORT_PCLKM__MANUAL, BLK_M2M_UID_AS_APB_LME_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S1_NS_IPCLKPORT_PCLKM, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S1_NS_IPCLKPORT_PCLKM__CGVAL, BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S1_NS_IPCLKPORT_PCLKM__MANUAL, BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S1_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S1_S_IPCLKPORT_PCLKM, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S1_S_IPCLKPORT_PCLKM__CGVAL, BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S1_S_IPCLKPORT_PCLKM__MANUAL, BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S1_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S2_IPCLKPORT_PCLKM, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S2_IPCLKPORT_PCLKM__CGVAL, BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S2_IPCLKPORT_PCLKM__MANUAL, BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_AS_APB_VGEN_LITE_D1_M2M_IPCLKPORT_PCLKM, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_AS_APB_VGEN_LITE_D1_M2M_IPCLKPORT_PCLKM__CGVAL, BLK_M2M_UID_AS_APB_VGEN_LITE_D1_M2M_IPCLKPORT_PCLKM__MANUAL, BLK_M2M_UID_AS_APB_VGEN_LITE_D1_M2M_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_AS_APB_VGEN_LITE_D2_M2M_IPCLKPORT_PCLKM, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_AS_APB_VGEN_LITE_D2_M2M_IPCLKPORT_PCLKM__CGVAL, BLK_M2M_UID_AS_APB_VGEN_LITE_D2_M2M_IPCLKPORT_PCLKM__MANUAL, BLK_M2M_UID_AS_APB_VGEN_LITE_D2_M2M_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_GDC_L_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_GDC_L_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_GDC_L_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_GDC_L_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_GDC_O_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_GDC_O_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_GDC_O_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_GDC_O_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AST_MI_ID_LM_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_LH_AST_MI_ID_LM_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AST_MI_ID_LM_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AST_MI_ID_LM_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AST_SI_ID_ML_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_LH_AST_SI_ID_ML_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AST_SI_ID_ML_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AST_SI_ID_ML_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AST_SI_OTF0_M2M_MFC_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_LH_AST_SI_OTF0_M2M_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AST_SI_OTF0_M2M_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AST_SI_OTF0_M2M_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AST_SI_OTF1_M2M_MFC_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_LH_AST_SI_OTF1_M2M_MFC_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AST_SI_OTF1_M2M_MFC_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AST_SI_OTF1_M2M_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AXI_SI_ID_GDCL0_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_LH_AXI_SI_ID_GDCL0_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AXI_SI_ID_GDCL0_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AXI_SI_ID_GDCL0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AXI_SI_ID_GDCL1_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_LH_AXI_SI_ID_GDCL1_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AXI_SI_ID_GDCL1_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AXI_SI_ID_GDCL1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LME_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_LME_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_LME_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK__CGVAL, BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK__MANUAL, BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_GDC_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_RSTNSYNC_CLK_M2M_GDC_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_RSTNSYNC_CLK_M2M_GDC_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_RSTNSYNC_CLK_M2M_GDC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_GDC_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_GDC_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_GDC_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_GDC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_SYSMMU_S0_PMMU1_M2M_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_SYSMMU_S0_PMMU1_M2M_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_SYSMMU_S0_PMMU1_M2M_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_SYSMMU_S0_PMMU1_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_VGEN_LITE_D1_M2M_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_VGEN_LITE_D1_M2M_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_VGEN_LITE_D1_M2M_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_VGEN_LITE_D1_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_VGEN_LITE_D2_M2M_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_VGEN_LITE_D2_M2M_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_VGEN_LITE_D2_M2M_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_VGEN_LITE_D2_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK__CGVAL, BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK__MANUAL, BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK, M2M_MUX_CLKCMU_M2M_GDC_USER, BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK__CGVAL, BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK__MANUAL, BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_AS_APB_JPEG_IPCLKPORT_PCLKM, M2M_MUX_CLKCMU_M2M_JPEG_USER, BLK_M2M_UID_AS_APB_JPEG_IPCLKPORT_PCLKM__CGVAL, BLK_M2M_UID_AS_APB_JPEG_IPCLKPORT_PCLKM__MANUAL, BLK_M2M_UID_AS_APB_JPEG_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK, M2M_MUX_CLKCMU_M2M_JPEG_USER, BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK__CGVAL, BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK__MANUAL, BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AXI_SI_ID_JPEG_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_JPEG_USER, BLK_M2M_UID_LH_AXI_SI_ID_JPEG_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AXI_SI_ID_JPEG_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AXI_SI_ID_JPEG_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_JPEG_USER, BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_JPEG_USER, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__CGVAL, BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__MANUAL, BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_AS_APB_M2M_VOTF_IPCLKPORT_PCLKM, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_AS_APB_M2M_VOTF_IPCLKPORT_PCLKM__CGVAL, BLK_M2M_UID_AS_APB_M2M_VOTF_IPCLKPORT_PCLKM__MANUAL, BLK_M2M_UID_AS_APB_M2M_VOTF_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_AS_APB_VGEN_LITE_D0_M2M_IPCLKPORT_PCLKM, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_AS_APB_VGEN_LITE_D0_M2M_IPCLKPORT_PCLKM__CGVAL, BLK_M2M_UID_AS_APB_VGEN_LITE_D0_M2M_IPCLKPORT_PCLKM__MANUAL, BLK_M2M_UID_AS_APB_VGEN_LITE_D0_M2M_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AST_MI_ID_ML_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_LH_AST_MI_ID_ML_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AST_MI_ID_ML_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AST_MI_ID_ML_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AST_SI_ID_LM_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_LH_AST_SI_ID_LM_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AST_SI_ID_LM_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AST_SI_ID_LM_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AXI_MI_ID_GDCL0_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_LH_AXI_MI_ID_GDCL0_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AXI_MI_ID_GDCL0_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AXI_MI_ID_GDCL0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AXI_MI_ID_GDCL1_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_LH_AXI_MI_ID_GDCL1_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AXI_MI_ID_GDCL1_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AXI_MI_ID_GDCL1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AXI_MI_ID_JPEG_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_LH_AXI_MI_ID_JPEG_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AXI_MI_ID_JPEG_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AXI_MI_ID_JPEG_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_LH_AXI_SI_D0_M2M_IPCLKPORT_I_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_LH_AXI_SI_D0_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_LH_AXI_SI_D0_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_LH_AXI_SI_D0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_M2M_IPCLKPORT_ACLK__CGVAL, BLK_M2M_UID_M2M_IPCLKPORT_ACLK__MANUAL, BLK_M2M_UID_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__CGVAL, BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__MANUAL, BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__CGVAL, BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__MANUAL, BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK__CGVAL, BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK__MANUAL, BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_VGEN_LITE_D0_M2M_IPCLKPORT_CLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_VGEN_LITE_D0_M2M_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_VGEN_LITE_D0_M2M_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_VGEN_LITE_D0_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK, M2M_MUX_CLKCMU_M2M_NOC_USER, BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK__CGVAL, BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK__MANUAL, BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__CGVAL, BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__MANUAL, BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__CGVAL, BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__MANUAL, BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK__CGVAL, BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK__MANUAL, BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK__CGVAL, BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK__MANUAL, BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__CGVAL, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__MANUAL, BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_S2PC_M2M_IPCLKPORT_PCLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_S2PC_M2M_IPCLKPORT_PCLK__CGVAL, BLK_M2M_UID_S2PC_M2M_IPCLKPORT_PCLK__MANUAL, BLK_M2M_UID_S2PC_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__CGVAL, BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__MANUAL, BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_SPC_M2M_IPCLKPORT_PCLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_SPC_M2M_IPCLKPORT_PCLK__CGVAL, BLK_M2M_UID_SPC_M2M_IPCLKPORT_PCLK__MANUAL, BLK_M2M_UID_SPC_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(M2M_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK, M2M_DIV_CLK_M2M_NOCP, BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__CGVAL, BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__MANUAL, BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/PERIC_PERIC
    CLK_GATE(PERIC_BLK_PERIC_UID_MMC_CARD_IPCLKPORT_SDCLKIN, PERIC_MUX_CLKCMU_PERIC_MMC_CARD_USER, BLK_PERIC_UID_MMC_CARD_IPCLKPORT_SDCLKIN__CGVAL, BLK_PERIC_UID_MMC_CARD_IPCLKPORT_SDCLKIN__MANUAL, BLK_PERIC_UID_MMC_CARD_IPCLKPORT_SDCLKIN__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_CMU_PERIC_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_CMU_PERIC_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_CMU_PERIC_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_CMU_PERIC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_D_TZPC_PERIC_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_D_TZPC_PERIC_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_D_TZPC_PERIC_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_D_TZPC_PERIC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_GPIO_PERIC_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_GPIO_PERIC_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_GPIO_PERIC_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_GPIO_PERIC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_GPIO_PERICMMC_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_GPIO_PERICMMC_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_GPIO_PERICMMC_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_GPIO_PERICMMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_I3C00_OIS_IPCLKPORT_I_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_I3C00_OIS_IPCLKPORT_I_PCLK__CGVAL, BLK_PERIC_UID_I3C00_OIS_IPCLKPORT_I_PCLK__MANUAL, BLK_PERIC_UID_I3C00_OIS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_MMC_CARD_IPCLKPORT_I_ACLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_MMC_CARD_IPCLKPORT_I_ACLK__CGVAL, BLK_PERIC_UID_MMC_CARD_IPCLKPORT_I_ACLK__MANUAL, BLK_PERIC_UID_MMC_CARD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_PDMA_PERIC_IPCLKPORT_ACLK_PDMA0, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_PDMA_PERIC_IPCLKPORT_ACLK_PDMA0__CGVAL, BLK_PERIC_UID_PDMA_PERIC_IPCLKPORT_ACLK_PDMA0__MANUAL, BLK_PERIC_UID_PDMA_PERIC_IPCLKPORT_ACLK_PDMA0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_PPMU_D_PERIC_IPCLKPORT_ACLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_PPMU_D_PERIC_IPCLKPORT_ACLK__CGVAL, BLK_PERIC_UID_PPMU_D_PERIC_IPCLKPORT_ACLK__MANUAL, BLK_PERIC_UID_PPMU_D_PERIC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_PPMU_D_PERIC_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_PPMU_D_PERIC_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_PPMU_D_PERIC_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_PPMU_D_PERIC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_QE_D_PDMA_IPCLKPORT_ACLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_QE_D_PDMA_IPCLKPORT_ACLK__CGVAL, BLK_PERIC_UID_QE_D_PDMA_IPCLKPORT_ACLK__MANUAL, BLK_PERIC_UID_QE_D_PDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_QE_D_PDMA_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_QE_D_PDMA_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_QE_D_PDMA_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_QE_D_PDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_QE_D_SPDMA_IPCLKPORT_ACLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_QE_D_SPDMA_IPCLKPORT_ACLK__CGVAL, BLK_PERIC_UID_QE_D_SPDMA_IPCLKPORT_ACLK__MANUAL, BLK_PERIC_UID_QE_D_SPDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_QE_D_SPDMA_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_QE_D_SPDMA_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_QE_D_SPDMA_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_QE_D_SPDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_NOCP_IPCLKPORT_CLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_NOCP_IPCLKPORT_CLK__CGVAL, BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_NOCP_IPCLKPORT_CLK__MANUAL, BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_NOCP_IPCLKPORT_CLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_NOCP_IPCLKPORT_CLK__CGVAL, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_NOCP_IPCLKPORT_CLK__MANUAL, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_S2MPU_S0_PERIC_IPCLKPORT_CLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_S2MPU_S0_PERIC_IPCLKPORT_CLK__CGVAL, BLK_PERIC_UID_S2MPU_S0_PERIC_IPCLKPORT_CLK__MANUAL, BLK_PERIC_UID_S2MPU_S0_PERIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_S2MPU_S0_PMMU0_PERIC_IPCLKPORT_CLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_S2MPU_S0_PMMU0_PERIC_IPCLKPORT_CLK__CGVAL, BLK_PERIC_UID_S2MPU_S0_PMMU0_PERIC_IPCLKPORT_CLK__MANUAL, BLK_PERIC_UID_S2MPU_S0_PMMU0_PERIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_S2PC_PERIC_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_S2PC_PERIC_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_S2PC_PERIC_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_S2PC_PERIC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_SLH_AXI_MI_LP_CSIS_PERIC_IPCLKPORT_I_CLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_SLH_AXI_MI_LP_CSIS_PERIC_IPCLKPORT_I_CLK__CGVAL, BLK_PERIC_UID_SLH_AXI_MI_LP_CSIS_PERIC_IPCLKPORT_I_CLK__MANUAL, BLK_PERIC_UID_SLH_AXI_MI_LP_CSIS_PERIC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_SLH_AXI_MI_P_PERIC_IPCLKPORT_I_CLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_SLH_AXI_MI_P_PERIC_IPCLKPORT_I_CLK__CGVAL, BLK_PERIC_UID_SLH_AXI_MI_P_PERIC_IPCLKPORT_I_CLK__MANUAL, BLK_PERIC_UID_SLH_AXI_MI_P_PERIC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_SLH_AXI_SI_D_PERIC_IPCLKPORT_I_CLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_SLH_AXI_SI_D_PERIC_IPCLKPORT_I_CLK__CGVAL, BLK_PERIC_UID_SLH_AXI_SI_D_PERIC_IPCLKPORT_I_CLK__MANUAL, BLK_PERIC_UID_SLH_AXI_SI_D_PERIC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_SPC_PERIC_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_SPC_PERIC_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_SPC_PERIC_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_SPC_PERIC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_SPDMA_PERIC_IPCLKPORT_ACLK_PDMA1, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_SPDMA_PERIC_IPCLKPORT_ACLK_PDMA1__CGVAL, BLK_PERIC_UID_SPDMA_PERIC_IPCLKPORT_ACLK_PDMA1__MANUAL, BLK_PERIC_UID_SPDMA_PERIC_IPCLKPORT_ACLK_PDMA1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_SYSREG_PERIC_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_SYSREG_PERIC_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_SYSREG_PERIC_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_SYSREG_PERIC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_UART_DBG_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_UART_DBG_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_UART_DBG_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_UART_DBG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI00_I2C_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_USI00_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_USI00_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_USI00_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI00_USI_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_USI00_USI_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_USI00_USI_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_USI00_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI01_I2C_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_USI01_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_USI01_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_USI01_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI01_USI_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_USI01_USI_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_USI01_USI_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_USI01_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI02_I2C_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_USI02_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_USI02_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_USI02_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI02_USI_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_USI02_USI_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_USI02_USI_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_USI02_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI03_I2C_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_USI03_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_USI03_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_USI03_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI03_USI_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_USI03_USI_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_USI03_USI_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_USI03_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI04_I2C_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_USI04_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_USI04_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_USI04_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI04_USI_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_USI04_USI_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_USI04_USI_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_USI04_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI05_I2C_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_USI05_I2C_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_USI05_I2C_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_USI05_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI09_USI_OIS_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_USI09_USI_OIS_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_USI09_USI_OIS_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_USI09_USI_OIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI10_USI_OIS_IPCLKPORT_PCLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_USI10_USI_OIS_IPCLKPORT_PCLK__CGVAL, BLK_PERIC_UID_USI10_USI_OIS_IPCLKPORT_PCLK__MANUAL, BLK_PERIC_UID_USI10_USI_OIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_VGEN_D_PDMA_IPCLKPORT_CLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_VGEN_D_PDMA_IPCLKPORT_CLK__CGVAL, BLK_PERIC_UID_VGEN_D_PDMA_IPCLKPORT_CLK__MANUAL, BLK_PERIC_UID_VGEN_D_PDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_VGEN_D_SPDMA_IPCLKPORT_CLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_VGEN_D_SPDMA_IPCLKPORT_CLK__CGVAL, BLK_PERIC_UID_VGEN_D_SPDMA_IPCLKPORT_CLK__MANUAL, BLK_PERIC_UID_VGEN_D_SPDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_VGEN_LITE_D_PERIC_IPCLKPORT_CLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_VGEN_LITE_D_PERIC_IPCLKPORT_CLK__CGVAL, BLK_PERIC_UID_VGEN_LITE_D_PERIC_IPCLKPORT_CLK__MANUAL, BLK_PERIC_UID_VGEN_LITE_D_PERIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_XIU_D0_PERIC_IPCLKPORT_ACLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_XIU_D0_PERIC_IPCLKPORT_ACLK__CGVAL, BLK_PERIC_UID_XIU_D0_PERIC_IPCLKPORT_ACLK__MANUAL, BLK_PERIC_UID_XIU_D0_PERIC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_XIU_D1_PERIC_IPCLKPORT_ACLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_XIU_D1_PERIC_IPCLKPORT_ACLK__CGVAL, BLK_PERIC_UID_XIU_D1_PERIC_IPCLKPORT_ACLK__MANUAL, BLK_PERIC_UID_XIU_D1_PERIC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_XIU_MMU_PERIC_IPCLKPORT_ACLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_XIU_MMU_PERIC_IPCLKPORT_ACLK__CGVAL, BLK_PERIC_UID_XIU_MMU_PERIC_IPCLKPORT_ACLK__MANUAL, BLK_PERIC_UID_XIU_MMU_PERIC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_XIU_P_PERIC_IPCLKPORT_ACLK, PERIC_DIV_CLK_PERIC_NOCP, BLK_PERIC_UID_XIU_P_PERIC_IPCLKPORT_ACLK__CGVAL, BLK_PERIC_UID_XIU_P_PERIC_IPCLKPORT_ACLK__MANUAL, BLK_PERIC_UID_XIU_P_PERIC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_BLK_PERIC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, PERIC_OSCCLK_SUB, BLK_PERIC_UID_BLK_PERIC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_PERIC_UID_BLK_PERIC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_PERIC_UID_BLK_PERIC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_OSCCLK_IPCLKPORT_CLK, PERIC_OSCCLK_SUB, BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_UART_DBG_IPCLKPORT_CLK, PERIC_DIV_CLK_PERIC_UART_DBG, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_UART_DBG_IPCLKPORT_CLK__CGVAL, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_UART_DBG_IPCLKPORT_CLK__MANUAL, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_UART_DBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_UART_DBG_IPCLKPORT_IPCLK, PERIC_DIV_CLK_PERIC_UART_DBG, BLK_PERIC_UID_UART_DBG_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC_UID_UART_DBG_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC_UID_UART_DBG_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI00_USI_IPCLKPORT_CLK, PERIC_DIV_CLK_PERIC_USI00_USI, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI00_USI_IPCLKPORT_CLK__CGVAL, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI00_USI_IPCLKPORT_CLK__MANUAL, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI00_USI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI00_USI_IPCLKPORT_IPCLK, PERIC_DIV_CLK_PERIC_USI00_USI, BLK_PERIC_UID_USI00_USI_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC_UID_USI00_USI_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC_UID_USI00_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI01_USI_IPCLKPORT_CLK, PERIC_DIV_CLK_PERIC_USI01_USI, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI01_USI_IPCLKPORT_CLK__CGVAL, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI01_USI_IPCLKPORT_CLK__MANUAL, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI01_USI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI01_USI_IPCLKPORT_IPCLK, PERIC_DIV_CLK_PERIC_USI01_USI, BLK_PERIC_UID_USI01_USI_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC_UID_USI01_USI_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC_UID_USI01_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI02_USI_IPCLKPORT_CLK, PERIC_DIV_CLK_PERIC_USI02_USI, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI02_USI_IPCLKPORT_CLK__CGVAL, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI02_USI_IPCLKPORT_CLK__MANUAL, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI02_USI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI02_USI_IPCLKPORT_IPCLK, PERIC_DIV_CLK_PERIC_USI02_USI, BLK_PERIC_UID_USI02_USI_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC_UID_USI02_USI_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC_UID_USI02_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI03_USI_IPCLKPORT_CLK, PERIC_DIV_CLK_PERIC_USI03_USI, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI03_USI_IPCLKPORT_CLK__CGVAL, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI03_USI_IPCLKPORT_CLK__MANUAL, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI03_USI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI03_USI_IPCLKPORT_IPCLK, PERIC_DIV_CLK_PERIC_USI03_USI, BLK_PERIC_UID_USI03_USI_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC_UID_USI03_USI_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC_UID_USI03_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI04_USI_IPCLKPORT_CLK, PERIC_DIV_CLK_PERIC_USI04_USI, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI04_USI_IPCLKPORT_CLK__CGVAL, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI04_USI_IPCLKPORT_CLK__MANUAL, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI04_USI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI04_USI_IPCLKPORT_IPCLK, PERIC_DIV_CLK_PERIC_USI04_USI, BLK_PERIC_UID_USI04_USI_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC_UID_USI04_USI_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC_UID_USI04_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI09_USI_OIS_IPCLKPORT_CLK, PERIC_DIV_CLK_PERIC_USI09_USI_OIS, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI09_USI_OIS_IPCLKPORT_CLK__CGVAL, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI09_USI_OIS_IPCLKPORT_CLK__MANUAL, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI09_USI_OIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI09_USI_OIS_IPCLKPORT_IPCLK, PERIC_DIV_CLK_PERIC_USI09_USI_OIS, BLK_PERIC_UID_USI09_USI_OIS_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC_UID_USI09_USI_OIS_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC_UID_USI09_USI_OIS_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI10_USI_OIS_IPCLKPORT_CLK, PERIC_DIV_CLK_PERIC_USI10_USI_OIS, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI10_USI_OIS_IPCLKPORT_CLK__CGVAL, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI10_USI_OIS_IPCLKPORT_CLK__MANUAL, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI10_USI_OIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI10_USI_OIS_IPCLKPORT_IPCLK, PERIC_DIV_CLK_PERIC_USI10_USI_OIS, BLK_PERIC_UID_USI10_USI_OIS_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC_UID_USI10_USI_OIS_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC_UID_USI10_USI_OIS_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_I3C00_OIS_IPCLKPORT_I_SCLK, PERIC_DIV_CLK_PERIC_USI_I2C, BLK_PERIC_UID_I3C00_OIS_IPCLKPORT_I_SCLK__CGVAL, BLK_PERIC_UID_I3C00_OIS_IPCLKPORT_I_SCLK__MANUAL, BLK_PERIC_UID_I3C00_OIS_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_USI_I2C_IPCLKPORT_CLK, PERIC_DIV_CLK_PERIC_USI_I2C, BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_USI_I2C_IPCLKPORT_CLK__CGVAL, BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_USI_I2C_IPCLKPORT_CLK__MANUAL, BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_USI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI_I2C_IPCLKPORT_CLK, PERIC_DIV_CLK_PERIC_USI_I2C, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI_I2C_IPCLKPORT_CLK__CGVAL, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI_I2C_IPCLKPORT_CLK__MANUAL, BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI00_I2C_IPCLKPORT_IPCLK, PERIC_DIV_CLK_PERIC_USI_I2C, BLK_PERIC_UID_USI00_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC_UID_USI00_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC_UID_USI00_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI01_I2C_IPCLKPORT_IPCLK, PERIC_DIV_CLK_PERIC_USI_I2C, BLK_PERIC_UID_USI01_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC_UID_USI01_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC_UID_USI01_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI02_I2C_IPCLKPORT_IPCLK, PERIC_DIV_CLK_PERIC_USI_I2C, BLK_PERIC_UID_USI02_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC_UID_USI02_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC_UID_USI02_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI03_I2C_IPCLKPORT_IPCLK, PERIC_DIV_CLK_PERIC_USI_I2C, BLK_PERIC_UID_USI03_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC_UID_USI03_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC_UID_USI03_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI04_I2C_IPCLKPORT_IPCLK, PERIC_DIV_CLK_PERIC_USI_I2C, BLK_PERIC_UID_USI04_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC_UID_USI04_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC_UID_USI04_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIC_BLK_PERIC_UID_USI05_I2C_IPCLKPORT_IPCLK, PERIC_DIV_CLK_PERIC_USI_I2C, BLK_PERIC_UID_USI05_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_PERIC_UID_USI05_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_PERIC_UID_USI05_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/PERIS_PERIS
    CLK_GATE(PERIS_BLK_PERIS_UID_DFTMUX_PERIS_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK, PERIS_DIV_CLK_PERIS_OTP, BLK_PERIS_UID_DFTMUX_PERIS_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK__CGVAL, BLK_PERIS_UID_DFTMUX_PERIS_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK__MANUAL, BLK_PERIS_UID_DFTMUX_PERIS_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK, PERIS_MUX_CLK_PERIS_GIC, BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK__CGVAL, BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK__MANUAL, BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK, PERIS_MUX_CLK_PERIS_GIC, BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__CGVAL, BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__MANUAL, BLK_PERIS_UID_LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK, PERIS_MUX_CLK_PERIS_GIC, BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_PERIS_UID_LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK, PERIS_MUX_CLK_PERIS_GIC, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK, PERIS_MUX_CLK_PERIS_GIC, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK, PERIS_MUX_CLK_PERIS_GIC, BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK__CGVAL, BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK__MANUAL, BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_PWM_IPCLKPORT_I_PCLK_S0, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_PWM_IPCLKPORT_I_PCLK_S0__CGVAL, BLK_PERIS_UID_PWM_IPCLKPORT_I_PCLK_S0__MANUAL, BLK_PERIS_UID_PWM_IPCLKPORT_I_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK__CGVAL, BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK__MANUAL, BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_TMU_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_TMU_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_TMU_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_TMU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK, PERIS_DIV_CLK_PERIS_NOCP, BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK__CGVAL, BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK__MANUAL, BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK, PERIS_OSCCLK_SUB, BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK__CGVAL, BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK__MANUAL, BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, PERIS_OSCCLK_SUB, BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__CGVAL, BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__MANUAL, BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK, PERIS_OSCCLK_SUB, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_OSCCLK_TMU_IPCLKPORT_CLK, PERIS_OSCCLK_CMU, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_OSCCLK_TMU_IPCLKPORT_CLK__CGVAL, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_OSCCLK_TMU_IPCLKPORT_CLK__MANUAL, BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_OSCCLK_TMU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/AUD_AUD
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT, AUD_DIV_CLK_AUD_CNT, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_CNT, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32, AUD_DIV_CLK_AUD_CPU, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_CPU, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_CPU, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_CPU, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_CPU, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ARAM, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ARAM__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ARAM__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ARAM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_IRQ, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_IRQ__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_IRQ__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_IRQ__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_STAT, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_STAT__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_STAT__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_STAT__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_ABOX_IPCLKPORT_XCLK__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_XCLK__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_XCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__CGVAL, BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__MANUAL, BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__CGVAL, BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__MANUAL, BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__CGVAL, BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__MANUAL, BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_AD_APB_VGENLITE_AUD_IPCLKPORT_PCLKM, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_AD_APB_VGENLITE_AUD_IPCLKPORT_PCLKM__CGVAL, BLK_AUD_UID_AD_APB_VGENLITE_AUD_IPCLKPORT_PCLKM__MANUAL, BLK_AUD_UID_AD_APB_VGENLITE_AUD_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_AXI_D_US_32TO128_IPCLKPORT_MAINCLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_AXI_D_US_32TO128_IPCLKPORT_MAINCLK__CGVAL, BLK_AUD_UID_AXI_D_US_32TO128_IPCLKPORT_MAINCLK__MANUAL, BLK_AUD_UID_AXI_D_US_32TO128_IPCLKPORT_MAINCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_LH_AXI_MI_ID_UDMA_AUD_IPCLKPORT_I_CLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_LH_AXI_MI_ID_UDMA_AUD_IPCLKPORT_I_CLK__CGVAL, BLK_AUD_UID_LH_AXI_MI_ID_UDMA_AUD_IPCLKPORT_I_CLK__MANUAL, BLK_AUD_UID_LH_AXI_MI_ID_UDMA_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK__CGVAL, BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK__MANUAL, BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK__CGVAL, BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK__MANUAL, BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK__CGVAL, BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK__MANUAL, BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_ACLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_ACLK__CGVAL, BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_ACLK__MANUAL, BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_VGEN_LITE_D_AUD_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_VGEN_LITE_D_AUD_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_VGEN_LITE_D_AUD_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_VGEN_LITE_D_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK, AUD_DIV_CLK_AUD_ACLK, BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK__CGVAL, BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK__MANUAL, BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_LH_AXI_MI_ID_ACP_AUD_IPCLKPORT_I_CLK, AUD_DIV_CLK_AUD_CPU_ACP, BLK_AUD_UID_LH_AXI_MI_ID_ACP_AUD_IPCLKPORT_I_CLK__CGVAL, BLK_AUD_UID_LH_AXI_MI_ID_ACP_AUD_IPCLKPORT_I_CLK__MANUAL, BLK_AUD_UID_LH_AXI_MI_ID_ACP_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_CPU_ACP, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP, AUD_DIV_CLK_AUD_CPU_PCLKDBG, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_CPU_PCLKDBG, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK, AUD_MUX_CLKVTS_AUD_DMIC, BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__CGVAL, BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__MANUAL, BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK, AUD_MUX_CLKVTS_AUD_DMIC, BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__CGVAL, BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__MANUAL, BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK, AUD_MUX_CLKVTS_AUD_DMIC, BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK, AUD_MUX_CLKVTS_AUD_DMIC, BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK, AUD_MUX_CLKVTS_AUD_DMIC, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF, AUD_DIV_CLK_AUD_DSIF, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_DSIF, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY, AUD_DIV_CLK_AUD_FM, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_FM, BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_OSCCLK_SPDY, AUD_DIV_CLK_AUD_FM_SPDY, BLK_AUD_UID_ABOX_IPCLKPORT_OSCCLK_SPDY__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_OSCCLK_SPDY__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_OSCCLK_SPDY__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_FM_SPDY, BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK, AUD_DIV_CLK_AUD_MCLK, BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__CGVAL, BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__MANUAL, BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_SPUM, AUD_DIV_CLK_AUD_NOCD, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_SPUM__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_SPUM__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_SPUM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_SPUS, AUD_DIV_CLK_AUD_NOCD, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_SPUS__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_SPUS__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_SPUS__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_STAT, AUD_DIV_CLK_AUD_NOCD, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_STAT__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_STAT__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_STAT__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_LH_AXI_SI_ID_ACP_AUD_IPCLKPORT_I_CLK, AUD_DIV_CLK_AUD_NOCD, BLK_AUD_UID_LH_AXI_SI_ID_ACP_AUD_IPCLKPORT_I_CLK__CGVAL, BLK_AUD_UID_LH_AXI_SI_ID_ACP_AUD_IPCLKPORT_I_CLK__MANUAL, BLK_AUD_UID_LH_AXI_SI_ID_ACP_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_LH_AXI_SI_ID_UDMA_AUD_IPCLKPORT_I_CLK, AUD_DIV_CLK_AUD_NOCD, BLK_AUD_UID_LH_AXI_SI_ID_UDMA_AUD_IPCLKPORT_I_CLK__CGVAL, BLK_AUD_UID_LH_AXI_SI_ID_UDMA_AUD_IPCLKPORT_I_CLK__MANUAL, BLK_AUD_UID_LH_AXI_SI_ID_UDMA_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_NOCD, BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_NOCD, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_NOCP, BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_NOCP, BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK, AUD_DIV_CLK_AUD_NOCP, BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK__CGVAL, BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK__MANUAL, BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_NOCP, BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_NOCP, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_S2PC_AUD_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_NOCP, BLK_AUD_UID_S2PC_AUD_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_S2PC_AUD_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_S2PC_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK, AUD_DIV_CLK_AUD_NOCP, BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__CGVAL, BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__MANUAL, BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_SPC_AUD_IPCLKPORT_PCLK, AUD_DIV_CLK_AUD_NOCP, BLK_AUD_UID_SPC_AUD_IPCLKPORT_PCLK__CGVAL, BLK_AUD_UID_SPC_AUD_IPCLKPORT_PCLK__MANUAL, BLK_AUD_UID_SPC_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK, AUD_OSCCLK_SUB, BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK, AUD_OSCCLK_SUB, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK, AUD_MUX_CLK_AUD_PCMC, BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK, AUD_MUX_CLK_AUD_PCMC, BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_SERIAL_LIF, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_BCLK, AUD_DIV_CLK_AUD_SERIAL_LIF, BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_BCLK__CGVAL, BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_BCLK__MANUAL, BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_BCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_SERIAL_LIF_CORE, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_CCLK, AUD_DIV_CLK_AUD_SERIAL_LIF_CORE, BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_CCLK__CGVAL, BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_CCLK__MANUAL, BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0, AUD_DIV_CLK_AUD_UAIF0, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF0, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1, AUD_DIV_CLK_AUD_UAIF1, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF1, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2, AUD_DIV_CLK_AUD_UAIF2, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF2, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3, AUD_DIV_CLK_AUD_UAIF3, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF3, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4, AUD_DIV_CLK_AUD_UAIF4, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF4, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5, AUD_DIV_CLK_AUD_UAIF5, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF5, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6, AUD_DIV_CLK_AUD_UAIF6, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__CGVAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__MANUAL, BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK, AUD_DIV_CLK_AUD_UAIF6, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__CGVAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__MANUAL, BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(AUD_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, AUD_OSCCLK_SUB, BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/USB_USB
    CLK_GATE(USB_BLK_USB_UID_CMU_USB_IPCLKPORT_PCLK, USB_MUX_CLKCMU_USB_NOC_USER, BLK_USB_UID_CMU_USB_IPCLKPORT_PCLK__CGVAL, BLK_USB_UID_CMU_USB_IPCLKPORT_PCLK__MANUAL, BLK_USB_UID_CMU_USB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_D_TZPC_USB_IPCLKPORT_PCLK, USB_MUX_CLKCMU_USB_NOC_USER, BLK_USB_UID_D_TZPC_USB_IPCLKPORT_PCLK__CGVAL, BLK_USB_UID_D_TZPC_USB_IPCLKPORT_PCLK__MANUAL, BLK_USB_UID_D_TZPC_USB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_LH_AXI_SI_D_USB_IPCLKPORT_I_CLK, USB_MUX_CLKCMU_USB_NOC_USER, BLK_USB_UID_LH_AXI_SI_D_USB_IPCLKPORT_I_CLK__CGVAL, BLK_USB_UID_LH_AXI_SI_D_USB_IPCLKPORT_I_CLK__MANUAL, BLK_USB_UID_LH_AXI_SI_D_USB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_PPMU_D_USB_IPCLKPORT_ACLK, USB_MUX_CLKCMU_USB_NOC_USER, BLK_USB_UID_PPMU_D_USB_IPCLKPORT_ACLK__CGVAL, BLK_USB_UID_PPMU_D_USB_IPCLKPORT_ACLK__MANUAL, BLK_USB_UID_PPMU_D_USB_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_PPMU_D_USB_IPCLKPORT_PCLK, USB_MUX_CLKCMU_USB_NOC_USER, BLK_USB_UID_PPMU_D_USB_IPCLKPORT_PCLK__CGVAL, BLK_USB_UID_PPMU_D_USB_IPCLKPORT_PCLK__MANUAL, BLK_USB_UID_PPMU_D_USB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_IPCLKPORT_CLK, USB_MUX_CLKCMU_USB_NOC_USER, BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_IPCLKPORT_CLK__CGVAL, BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_IPCLKPORT_CLK__MANUAL, BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_RSTNSYNC_SR_CLK_USB_NOC_IPCLKPORT_CLK, USB_MUX_CLKCMU_USB_NOC_USER, BLK_USB_UID_RSTNSYNC_SR_CLK_USB_NOC_IPCLKPORT_CLK__CGVAL, BLK_USB_UID_RSTNSYNC_SR_CLK_USB_NOC_IPCLKPORT_CLK__MANUAL, BLK_USB_UID_RSTNSYNC_SR_CLK_USB_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_S2MPU_S0_PMMU0_USB_IPCLKPORT_CLK, USB_MUX_CLKCMU_USB_NOC_USER, BLK_USB_UID_S2MPU_S0_PMMU0_USB_IPCLKPORT_CLK__CGVAL, BLK_USB_UID_S2MPU_S0_PMMU0_USB_IPCLKPORT_CLK__MANUAL, BLK_USB_UID_S2MPU_S0_PMMU0_USB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_S2MPU_S0_USB_IPCLKPORT_CLK, USB_MUX_CLKCMU_USB_NOC_USER, BLK_USB_UID_S2MPU_S0_USB_IPCLKPORT_CLK__CGVAL, BLK_USB_UID_S2MPU_S0_USB_IPCLKPORT_CLK__MANUAL, BLK_USB_UID_S2MPU_S0_USB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_S2PC_USB_IPCLKPORT_PCLK, USB_MUX_CLKCMU_USB_NOC_USER, BLK_USB_UID_S2PC_USB_IPCLKPORT_PCLK__CGVAL, BLK_USB_UID_S2PC_USB_IPCLKPORT_PCLK__MANUAL, BLK_USB_UID_S2PC_USB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_SLH_AXI_MI_P_USB_IPCLKPORT_I_CLK, USB_MUX_CLKCMU_USB_NOC_USER, BLK_USB_UID_SLH_AXI_MI_P_USB_IPCLKPORT_I_CLK__CGVAL, BLK_USB_UID_SLH_AXI_MI_P_USB_IPCLKPORT_I_CLK__MANUAL, BLK_USB_UID_SLH_AXI_MI_P_USB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_SPC_USB_IPCLKPORT_PCLK, USB_MUX_CLKCMU_USB_NOC_USER, BLK_USB_UID_SPC_USB_IPCLKPORT_PCLK__CGVAL, BLK_USB_UID_SPC_USB_IPCLKPORT_PCLK__MANUAL, BLK_USB_UID_SPC_USB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_SYSREG_USB_IPCLKPORT_PCLK, USB_MUX_CLKCMU_USB_NOC_USER, BLK_USB_UID_SYSREG_USB_IPCLKPORT_PCLK__CGVAL, BLK_USB_UID_SYSREG_USB_IPCLKPORT_PCLK__MANUAL, BLK_USB_UID_SYSREG_USB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_URAM_IPCLKPORT_ACLK, USB_MUX_CLKCMU_USB_NOC_USER, BLK_USB_UID_URAM_IPCLKPORT_ACLK__CGVAL, BLK_USB_UID_URAM_IPCLKPORT_ACLK__MANUAL, BLK_USB_UID_URAM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_EUSB_CTRL_PCLK, USB_MUX_CLKCMU_USB_NOC_USER, BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_EUSB_CTRL_PCLK__CGVAL, BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_EUSB_CTRL_PCLK__MANUAL, BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_EUSB_CTRL_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USBLINK_ACLK, USB_MUX_CLKCMU_USB_NOC_USER, BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USBLINK_ACLK__CGVAL, BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USBLINK_ACLK__MANUAL, BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USBLINK_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USBSUBCTL_APB_PCLK, USB_MUX_CLKCMU_USB_NOC_USER, BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USBSUBCTL_APB_PCLK__CGVAL, BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USBSUBCTL_APB_PCLK__MANUAL, BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USBSUBCTL_APB_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_VGEN_LITE_USB_IPCLKPORT_CLK, USB_MUX_CLKCMU_USB_NOC_USER, BLK_USB_UID_VGEN_LITE_USB_IPCLKPORT_CLK__CGVAL, BLK_USB_UID_VGEN_LITE_USB_IPCLKPORT_CLK__MANUAL, BLK_USB_UID_VGEN_LITE_USB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_XIU_D_USB_IPCLKPORT_ACLK, USB_MUX_CLKCMU_USB_NOC_USER, BLK_USB_UID_XIU_D_USB_IPCLKPORT_ACLK__CGVAL, BLK_USB_UID_XIU_D_USB_IPCLKPORT_ACLK__MANUAL, BLK_USB_UID_XIU_D_USB_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_XIU_P0_USB_IPCLKPORT_ACLK, USB_MUX_CLKCMU_USB_NOC_USER, BLK_USB_UID_XIU_P0_USB_IPCLKPORT_ACLK__CGVAL, BLK_USB_UID_XIU_P0_USB_IPCLKPORT_ACLK__MANUAL, BLK_USB_UID_XIU_P0_USB_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_AS_APB_EUSBPHY_USB_IPCLKPORT_PCLKM, USB_DIV_CLK_USB_NOC_DIV3, BLK_USB_UID_AS_APB_EUSBPHY_USB_IPCLKPORT_PCLKM__CGVAL, BLK_USB_UID_AS_APB_EUSBPHY_USB_IPCLKPORT_PCLKM__MANUAL, BLK_USB_UID_AS_APB_EUSBPHY_USB_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_DIV3_IPCLKPORT_CLK, USB_DIV_CLK_USB_NOC_DIV3, BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_DIV3_IPCLKPORT_CLK__CGVAL, BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_DIV3_IPCLKPORT_CLK__MANUAL, BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_DIV3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_EUSB_APB_CLK, USB_DIV_CLK_USB_NOC_DIV3, BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_EUSB_APB_CLK__CGVAL, BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_EUSB_APB_CLK__MANUAL, BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_EUSB_APB_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_BLK_USB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, USB_OSCCLK_SUB, BLK_USB_UID_BLK_USB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_USB_UID_BLK_USB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_USB_UID_BLK_USB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USB_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_40, USB_MUX_CLK_USB_USB20DRD, BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_40__CGVAL, BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_40__MANUAL, BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_40__ENABLE_AUTOMATIC_CLKGATING),
// JSON/ICPU_ICPU
    CLK_GATE(ICPU_BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK, ICPU_MUX_CLKCMU_ICPU_NOC_0_USER, BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK__CGVAL, BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK__MANUAL, BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_CORE_CLK, ICPU_MUX_CLKCMU_ICPU_NOC_0_USER, BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_CORE_CLK__CGVAL, BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_CORE_CLK__MANUAL, BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_CORE_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_CPU_SI_CLK, ICPU_MUX_CLKCMU_ICPU_NOC_0_USER, BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_CPU_SI_CLK__CGVAL, BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_CPU_SI_CLK__MANUAL, BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_CPU_SI_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK, ICPU_MUX_CLKCMU_ICPU_NOC_0_USER, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK, ICPU_MUX_CLKCMU_ICPU_NOC_0_USER, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK, ICPU_MUX_CLKCMU_ICPU_NOC_0_USER, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK, ICPU_MUX_CLKCMU_ICPU_NOC_0_USER, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK, ICPU_MUX_CLKCMU_ICPU_NOC_0_USER, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_AD_APB_VGEN_LITE_D_ICPU_IPCLKPORT_PCLKM, ICPU_MUX_CLKCMU_ICPU_NOCD_1_USER, BLK_ICPU_UID_AD_APB_VGEN_LITE_D_ICPU_IPCLKPORT_PCLKM__CGVAL, BLK_ICPU_UID_AD_APB_VGEN_LITE_D_ICPU_IPCLKPORT_PCLKM__MANUAL, BLK_ICPU_UID_AD_APB_VGEN_LITE_D_ICPU_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_PERI_CLK, ICPU_MUX_CLKCMU_ICPU_NOCD_1_USER, BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_PERI_CLK__CGVAL, BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_PERI_CLK__MANUAL, BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_PERI_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_PERI_MI_CLK, ICPU_MUX_CLKCMU_ICPU_NOCD_1_USER, BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_PERI_MI_CLK__CGVAL, BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_PERI_MI_CLK__MANUAL, BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_PERI_MI_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK, ICPU_MUX_CLKCMU_ICPU_NOCD_1_USER, BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK__CGVAL, BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK__MANUAL, BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_LH_AXI_SI_D_ICPU_IPCLKPORT_I_CLK, ICPU_MUX_CLKCMU_ICPU_NOCD_1_USER, BLK_ICPU_UID_LH_AXI_SI_D_ICPU_IPCLKPORT_I_CLK__CGVAL, BLK_ICPU_UID_LH_AXI_SI_D_ICPU_IPCLKPORT_I_CLK__MANUAL, BLK_ICPU_UID_LH_AXI_SI_D_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK, ICPU_MUX_CLKCMU_ICPU_NOCD_1_USER, BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__CGVAL, BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__MANUAL, BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK, ICPU_MUX_CLKCMU_ICPU_NOCD_1_USER, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK, ICPU_MUX_CLKCMU_ICPU_NOCD_1_USER, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK, ICPU_MUX_CLKCMU_ICPU_NOCD_1_USER, BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK, ICPU_MUX_CLKCMU_ICPU_NOCD_1_USER, BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_VGEN_LITE_D_ICPU_IPCLKPORT_CLK, ICPU_MUX_CLKCMU_ICPU_NOCD_1_USER, BLK_ICPU_UID_VGEN_LITE_D_ICPU_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_VGEN_LITE_D_ICPU_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_VGEN_LITE_D_ICPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK, ICPU_MUX_CLKCMU_ICPU_NOCD_1_USER, BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK__CGVAL, BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK__MANUAL, BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK, ICPU_DIV_CLK_ICPU_NOCP, BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__CGVAL, BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__MANUAL, BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK, ICPU_DIV_CLK_ICPU_NOCP, BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__CGVAL, BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__MANUAL, BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK, ICPU_DIV_CLK_ICPU_NOCP, BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK__CGVAL, BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK__MANUAL, BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK, ICPU_DIV_CLK_ICPU_NOCP, BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__CGVAL, BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__MANUAL, BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK, ICPU_DIV_CLK_ICPU_NOCP, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK, ICPU_DIV_CLK_ICPU_NOCP, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_S2PC_ICPU_IPCLKPORT_PCLK, ICPU_DIV_CLK_ICPU_NOCP, BLK_ICPU_UID_S2PC_ICPU_IPCLKPORT_PCLK__CGVAL, BLK_ICPU_UID_S2PC_ICPU_IPCLKPORT_PCLK__MANUAL, BLK_ICPU_UID_S2PC_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK, ICPU_DIV_CLK_ICPU_NOCP, BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__CGVAL, BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__MANUAL, BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_SPC_ICPU_IPCLKPORT_PCLK, ICPU_DIV_CLK_ICPU_NOCP, BLK_ICPU_UID_SPC_ICPU_IPCLKPORT_PCLK__CGVAL, BLK_ICPU_UID_SPC_ICPU_IPCLKPORT_PCLK__MANUAL, BLK_ICPU_UID_SPC_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK, ICPU_DIV_CLK_ICPU_NOCP, BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__CGVAL, BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__MANUAL, BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, ICPU_OSCCLK_SUB, BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK, ICPU_OSCCLK_SUB, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_DAP_CLK, ICPU_DIV_CLK_ICPU_PCLKDBG, BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_DAP_CLK__CGVAL, BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_DAP_CLK__MANUAL, BLK_ICPU_UID_ICPU_TOP_IPCLKPORT_DAP_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK, ICPU_DIV_CLK_ICPU_PCLKDBG, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__CGVAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__MANUAL, BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/USI_USI
    CLK_GATE(USI_BLK_USI_UID_CMU_USI_IPCLKPORT_PCLK, USI_MUX_CLKCMU_USI_NOC_USER, BLK_USI_UID_CMU_USI_IPCLKPORT_PCLK__CGVAL, BLK_USI_UID_CMU_USI_IPCLKPORT_PCLK__MANUAL, BLK_USI_UID_CMU_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_D_TZPC_USI_IPCLKPORT_PCLK, USI_MUX_CLKCMU_USI_NOC_USER, BLK_USI_UID_D_TZPC_USI_IPCLKPORT_PCLK__CGVAL, BLK_USI_UID_D_TZPC_USI_IPCLKPORT_PCLK__MANUAL, BLK_USI_UID_D_TZPC_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_GPIO_USI_IPCLKPORT_PCLK, USI_MUX_CLKCMU_USI_NOC_USER, BLK_USI_UID_GPIO_USI_IPCLKPORT_PCLK__CGVAL, BLK_USI_UID_GPIO_USI_IPCLKPORT_PCLK__MANUAL, BLK_USI_UID_GPIO_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_RSTNSYNC_CLK_USI_NOCP_IPCLKPORT_CLK, USI_MUX_CLKCMU_USI_NOC_USER, BLK_USI_UID_RSTNSYNC_CLK_USI_NOCP_IPCLKPORT_CLK__CGVAL, BLK_USI_UID_RSTNSYNC_CLK_USI_NOCP_IPCLKPORT_CLK__MANUAL, BLK_USI_UID_RSTNSYNC_CLK_USI_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_RSTNSYNC_SR_CLK_USI_NOCP_IPCLKPORT_CLK, USI_MUX_CLKCMU_USI_NOC_USER, BLK_USI_UID_RSTNSYNC_SR_CLK_USI_NOCP_IPCLKPORT_CLK__CGVAL, BLK_USI_UID_RSTNSYNC_SR_CLK_USI_NOCP_IPCLKPORT_CLK__MANUAL, BLK_USI_UID_RSTNSYNC_SR_CLK_USI_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_SLH_AXI_MI_P_USI_IPCLKPORT_I_CLK, USI_MUX_CLKCMU_USI_NOC_USER, BLK_USI_UID_SLH_AXI_MI_P_USI_IPCLKPORT_I_CLK__CGVAL, BLK_USI_UID_SLH_AXI_MI_P_USI_IPCLKPORT_I_CLK__MANUAL, BLK_USI_UID_SLH_AXI_MI_P_USI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_SPC_USI_IPCLKPORT_PCLK, USI_MUX_CLKCMU_USI_NOC_USER, BLK_USI_UID_SPC_USI_IPCLKPORT_PCLK__CGVAL, BLK_USI_UID_SPC_USI_IPCLKPORT_PCLK__MANUAL, BLK_USI_UID_SPC_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_SYSREG_USI_IPCLKPORT_PCLK, USI_MUX_CLKCMU_USI_NOC_USER, BLK_USI_UID_SYSREG_USI_IPCLKPORT_PCLK__CGVAL, BLK_USI_UID_SYSREG_USI_IPCLKPORT_PCLK__MANUAL, BLK_USI_UID_SYSREG_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_USI06_I2C_IPCLKPORT_PCLK, USI_MUX_CLKCMU_USI_NOC_USER, BLK_USI_UID_USI06_I2C_IPCLKPORT_PCLK__CGVAL, BLK_USI_UID_USI06_I2C_IPCLKPORT_PCLK__MANUAL, BLK_USI_UID_USI06_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_USI06_USI_IPCLKPORT_PCLK, USI_MUX_CLKCMU_USI_NOC_USER, BLK_USI_UID_USI06_USI_IPCLKPORT_PCLK__CGVAL, BLK_USI_UID_USI06_USI_IPCLKPORT_PCLK__MANUAL, BLK_USI_UID_USI06_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_USI07_I2C_IPCLKPORT_PCLK, USI_MUX_CLKCMU_USI_NOC_USER, BLK_USI_UID_USI07_I2C_IPCLKPORT_PCLK__CGVAL, BLK_USI_UID_USI07_I2C_IPCLKPORT_PCLK__MANUAL, BLK_USI_UID_USI07_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_USI07_USI_IPCLKPORT_PCLK, USI_MUX_CLKCMU_USI_NOC_USER, BLK_USI_UID_USI07_USI_IPCLKPORT_PCLK__CGVAL, BLK_USI_UID_USI07_USI_IPCLKPORT_PCLK__MANUAL, BLK_USI_UID_USI07_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_USI08_I2C_IPCLKPORT_PCLK, USI_MUX_CLKCMU_USI_NOC_USER, BLK_USI_UID_USI08_I2C_IPCLKPORT_PCLK__CGVAL, BLK_USI_UID_USI08_I2C_IPCLKPORT_PCLK__MANUAL, BLK_USI_UID_USI08_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_RSTNSYNC_CLK_USI_OSCCLK_IPCLKPORT_CLK, USI_OSCCLK_SUB, BLK_USI_UID_RSTNSYNC_CLK_USI_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_USI_UID_RSTNSYNC_CLK_USI_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_USI_UID_RSTNSYNC_CLK_USI_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI06_USI_IPCLKPORT_CLK, USI_DIV_CLK_USI_USI06_USI, BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI06_USI_IPCLKPORT_CLK__CGVAL, BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI06_USI_IPCLKPORT_CLK__MANUAL, BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI06_USI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_USI06_USI_IPCLKPORT_IPCLK, USI_DIV_CLK_USI_USI06_USI, BLK_USI_UID_USI06_USI_IPCLKPORT_IPCLK__CGVAL, BLK_USI_UID_USI06_USI_IPCLKPORT_IPCLK__MANUAL, BLK_USI_UID_USI06_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI07_USI_IPCLKPORT_CLK, USI_DIV_CLK_USI_USI07_USI, BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI07_USI_IPCLKPORT_CLK__CGVAL, BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI07_USI_IPCLKPORT_CLK__MANUAL, BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI07_USI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_USI07_USI_IPCLKPORT_IPCLK, USI_DIV_CLK_USI_USI07_USI, BLK_USI_UID_USI07_USI_IPCLKPORT_IPCLK__CGVAL, BLK_USI_UID_USI07_USI_IPCLKPORT_IPCLK__MANUAL, BLK_USI_UID_USI07_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI_I2C_IPCLKPORT_CLK, USI_DIV_CLK_USI_USI_I2C, BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI_I2C_IPCLKPORT_CLK__CGVAL, BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI_I2C_IPCLKPORT_CLK__MANUAL, BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_USI06_I2C_IPCLKPORT_IPCLK, USI_DIV_CLK_USI_USI_I2C, BLK_USI_UID_USI06_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_USI_UID_USI06_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_USI_UID_USI06_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_USI07_I2C_IPCLKPORT_IPCLK, USI_DIV_CLK_USI_USI_I2C, BLK_USI_UID_USI07_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_USI_UID_USI07_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_USI_UID_USI07_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(USI_BLK_USI_UID_USI08_I2C_IPCLKPORT_IPCLK, USI_DIV_CLK_USI_USI_I2C, BLK_USI_UID_USI08_I2C_IPCLKPORT_IPCLK__CGVAL, BLK_USI_UID_USI08_I2C_IPCLKPORT_IPCLK__MANUAL, BLK_USI_UID_USI08_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/S2D_S2D
    CLK_GATE(S2D_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK, S2D_MUX_CLK_S2D_CORE, BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__CGVAL, BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__MANUAL, BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(S2D_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK, S2D_MUX_CLK_S2D_CORE, BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__CGVAL, BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__MANUAL, BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(S2D_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK, S2D_MUX_CLK_S2D_CORE, BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__CGVAL, BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__MANUAL, BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(S2D_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK, S2D_MUX_CLK_S2D_CORE, BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__CGVAL, BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__MANUAL, BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(S2D_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAMMIF_ALIVE_MIF_IPCLKPORT_I_CLK, S2D_MUX_CLK_S2D_CORE, BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAMMIF_ALIVE_MIF_IPCLKPORT_I_CLK__CGVAL, BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAMMIF_ALIVE_MIF_IPCLKPORT_I_CLK__MANUAL, BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAMMIF_ALIVE_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(S2D_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK, S2D_I_SCLK_S2D, BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__CGVAL, BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__MANUAL, BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(S2D_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK, S2D_I_SCLK_S2D, BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__CGVAL, BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__MANUAL, BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/SCA_SCA
    CLK_GATE(SCA_BLK_SCA_UID_DBGCORE_UART_IPCLKPORT_IPCLK, SCA_CLKCMU_DBGCORE_UART, BLK_SCA_UID_DBGCORE_UART_IPCLKPORT_IPCLK__CGVAL, BLK_SCA_UID_DBGCORE_UART_IPCLKPORT_IPCLK__MANUAL, BLK_SCA_UID_DBGCORE_UART_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_DBGCORE_UART_IPCLKPORT_CLK, SCA_CLKCMU_DBGCORE_UART, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_DBGCORE_UART_IPCLKPORT_CLK__CGVAL, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_DBGCORE_UART_IPCLKPORT_CLK__MANUAL, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_DBGCORE_UART_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_I2C_ALIVE0_IPCLKPORT_IPCLK, SCA_CLKCMU_SCA_I2C, BLK_SCA_UID_I2C_ALIVE0_IPCLKPORT_IPCLK__CGVAL, BLK_SCA_UID_I2C_ALIVE0_IPCLKPORT_IPCLK__MANUAL, BLK_SCA_UID_I2C_ALIVE0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_I2C_IPCLKPORT_CLK, SCA_CLKCMU_SCA_I2C, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_I2C_IPCLKPORT_CLK__CGVAL, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_I2C_IPCLKPORT_CLK__MANUAL, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK__CGVAL, BLK_SCA_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK__MANUAL, BLK_SCA_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK__CGVAL, BLK_SCA_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK__MANUAL, BLK_SCA_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM__CGVAL, BLK_SCA_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM__MANUAL, BLK_SCA_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK__CGVAL, BLK_SCA_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK__MANUAL, BLK_SCA_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_BARAC_ASM_IPCLKPORT_I_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_BARAC_ASM_IPCLKPORT_I_CLK__CGVAL, BLK_SCA_UID_BARAC_ASM_IPCLKPORT_I_CLK__MANUAL, BLK_SCA_UID_BARAC_ASM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_CMU_SCA_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_CMU_SCA_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_CMU_SCA_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_CMU_SCA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_DBGCORE_UART_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_DBGCORE_UART_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_DBGCORE_UART_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_DBGCORE_UART_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_I2C_ALIVE0_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_I2C_ALIVE0_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_I2C_ALIVE0_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_I2C_ALIVE0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_INTMEM_IPCLKPORT_I_ACLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_INTMEM_IPCLKPORT_I_ACLK__CGVAL, BLK_SCA_UID_INTMEM_IPCLKPORT_I_ACLK__MANUAL, BLK_SCA_UID_INTMEM_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_INTMEM_IPCLKPORT_I_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_INTMEM_IPCLKPORT_I_PCLK__CGVAL, BLK_SCA_UID_INTMEM_IPCLKPORT_I_PCLK__MANUAL, BLK_SCA_UID_INTMEM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_SCA_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_SCA_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_SCA_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_SCA_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_APM1_ASM_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_APM1_ASM_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_APM1_ASM_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_APM1_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_AP_WLBT_PMU_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_AP_WLBT_PMU_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_AP_WLBT_PMU_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_AP_WLBT_PMU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_WLBT_AUD_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_WLBT_AUD_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_WLBT_AUD_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_WLBT_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_D_ALIVE_IPCLKPORT_ACLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_D_ALIVE_IPCLKPORT_ACLK__CGVAL, BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_D_ALIVE_IPCLKPORT_ACLK__MANUAL, BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_D_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_INTMEM_ALIVE_IPCLKPORT_ACLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_INTMEM_ALIVE_IPCLKPORT_ACLK__CGVAL, BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_INTMEM_ALIVE_IPCLKPORT_ACLK__MANUAL, BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_INTMEM_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_P_ALIVE_IPCLKPORT_ACLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_P_ALIVE_IPCLKPORT_ACLK__CGVAL, BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_P_ALIVE_IPCLKPORT_ACLK__MANUAL, BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_P_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_AON_IPCLKPORT_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_RSTNSYNC_CLK_SCA_AON_IPCLKPORT_CLK__CGVAL, BLK_SCA_UID_RSTNSYNC_CLK_SCA_AON_IPCLKPORT_CLK__MANUAL, BLK_SCA_UID_RSTNSYNC_CLK_SCA_AON_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_ASM_IPCLKPORT_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_RSTNSYNC_CLK_SCA_ASM_IPCLKPORT_CLK__CGVAL, BLK_SCA_UID_RSTNSYNC_CLK_SCA_ASM_IPCLKPORT_CLK__MANUAL, BLK_SCA_UID_RSTNSYNC_CLK_SCA_ASM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_IPCLKPORT_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_IPCLKPORT_CLK__CGVAL, BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_IPCLKPORT_CLK__MANUAL, BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_RET_IPCLKPORT_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_RET_IPCLKPORT_CLK__CGVAL, BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_RET_IPCLKPORT_CLK__MANUAL, BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_IPCLKPORT_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_IPCLKPORT_CLK__CGVAL, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_IPCLKPORT_CLK__MANUAL, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_RET_IPCLKPORT_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_RET_IPCLKPORT_CLK__CGVAL, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_RET_IPCLKPORT_CLK__MANUAL, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_S2MPU_S0_ALIVE_IPCLKPORT_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_S2MPU_S0_ALIVE_IPCLKPORT_CLK__CGVAL, BLK_SCA_UID_S2MPU_S0_ALIVE_IPCLKPORT_CLK__MANUAL, BLK_SCA_UID_S2MPU_S0_ALIVE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_S2MPU_S0_PMMU0_ALIVE_IPCLKPORT_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_S2MPU_S0_PMMU0_ALIVE_IPCLKPORT_CLK__CGVAL, BLK_SCA_UID_S2MPU_S0_PMMU0_ALIVE_IPCLKPORT_CLK__MANUAL, BLK_SCA_UID_S2MPU_S0_PMMU0_ALIVE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_S2MPU_S0_PMMU1_ALIVE_IPCLKPORT_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_S2MPU_S0_PMMU1_ALIVE_IPCLKPORT_CLK__CGVAL, BLK_SCA_UID_S2MPU_S0_PMMU1_ALIVE_IPCLKPORT_CLK__MANUAL, BLK_SCA_UID_S2MPU_S0_PMMU1_ALIVE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_SCA_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_SCA_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_SCA_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_SCA_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_SCA_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_SCA_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_SLH_AXI_MI_LP_WLBT_ALIVE_IPCLKPORT_I_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_SLH_AXI_MI_LP_WLBT_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_SCA_UID_SLH_AXI_MI_LP_WLBT_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_SCA_UID_SLH_AXI_MI_LP_WLBT_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_SCA_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_SCA_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK__CGVAL, BLK_SCA_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK__MANUAL, BLK_SCA_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__CGVAL, BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__MANUAL, BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__CGVAL, BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__MANUAL, BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL, BLK_SCA_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL, BLK_SCA_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_TIMER_ASM_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_TIMER_ASM_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_TIMER_ASM_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_TIMER_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_USI_ALIVE0_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_USI_ALIVE0_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_USI_ALIVE0_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_USI_ALIVE0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_WDT_ASM_IPCLKPORT_PCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_WDT_ASM_IPCLKPORT_PCLK__CGVAL, BLK_SCA_UID_WDT_ASM_IPCLKPORT_PCLK__MANUAL, BLK_SCA_UID_WDT_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_XIU_D_ALIVE_IPCLKPORT_ACLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_XIU_D_ALIVE_IPCLKPORT_ACLK__CGVAL, BLK_SCA_UID_XIU_D_ALIVE_IPCLKPORT_ACLK__MANUAL, BLK_SCA_UID_XIU_D_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_XIU_INTMEM_ALIVE_IPCLKPORT_ACLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_XIU_INTMEM_ALIVE_IPCLKPORT_ACLK__CGVAL, BLK_SCA_UID_XIU_INTMEM_ALIVE_IPCLKPORT_ACLK__MANUAL, BLK_SCA_UID_XIU_INTMEM_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_XIU_MMU_ALIVE_IPCLKPORT_ACLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_XIU_MMU_ALIVE_IPCLKPORT_ACLK__CGVAL, BLK_SCA_UID_XIU_MMU_ALIVE_IPCLKPORT_ACLK__MANUAL, BLK_SCA_UID_XIU_MMU_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_XIU_P_ALIVE_IPCLKPORT_ACLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_XIU_P_ALIVE_IPCLKPORT_ACLK__CGVAL, BLK_SCA_UID_XIU_P_ALIVE_IPCLKPORT_ACLK__MANUAL, BLK_SCA_UID_XIU_P_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN__CGVAL, BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN__MANUAL, BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK__CGVAL, BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK__MANUAL, BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK, SCA_CLKCMU_SCA_NOC, BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK__CGVAL, BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK__MANUAL, BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_DIV2_IPCLKPORT_CLK, SCA_DIV_CLK_SCA_NOC_DIV2, BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_DIV2_IPCLKPORT_CLK__CGVAL, BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_DIV2_IPCLKPORT_CLK__MANUAL, BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_DIV2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_DIV2_IPCLKPORT_CLK, SCA_DIV_CLK_SCA_NOC_DIV2, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_DIV2_IPCLKPORT_CLK__CGVAL, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_DIV2_IPCLKPORT_CLK__MANUAL, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_DIV2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_SSB, SCA_DIV_CLK_SCA_NOC_DIV2, BLK_SCA_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_SSB__CGVAL, BLK_SCA_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_SSB__MANUAL, BLK_SCA_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_SSB__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_SSB, SCA_DIV_CLK_SCA_NOC_DIV2, BLK_SCA_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_SSB__CGVAL, BLK_SCA_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_SSB__MANUAL, BLK_SCA_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_SSB__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK_SSB, SCA_DIV_CLK_SCA_NOC_DIV2, BLK_SCA_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK_SSB__CGVAL, BLK_SCA_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK_SSB__MANUAL, BLK_SCA_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK_SSB__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_OSCCLK_RCO_IPCLKPORT_CLK, SCA_OSCCLK_SCA, BLK_SCA_UID_RSTNSYNC_CLK_SCA_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL, BLK_SCA_UID_RSTNSYNC_CLK_SCA_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL, BLK_SCA_UID_RSTNSYNC_CLK_SCA_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_TIMER_ASM_IPCLKPORT_CLK, SCA_MUX_CLK_SCA_TIMER_ASM_USER, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_TIMER_ASM_IPCLKPORT_CLK__CGVAL, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_TIMER_ASM_IPCLKPORT_CLK__MANUAL, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_TIMER_ASM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_USI0_IPCLKPORT_CLK, SCA_CLKCMU_SCA_USI0, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_USI0_IPCLKPORT_CLK__CGVAL, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_USI0_IPCLKPORT_CLK__MANUAL, BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_USI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(SCA_BLK_SCA_UID_USI_ALIVE0_IPCLKPORT_IPCLK, SCA_CLKCMU_SCA_USI0, BLK_SCA_UID_USI_ALIVE0_IPCLKPORT_IPCLK__CGVAL, BLK_SCA_UID_USI_ALIVE0_IPCLKPORT_IPCLK__MANUAL, BLK_SCA_UID_USI_ALIVE0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/NOCL1B_NOCL1B
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1B_IPCLKPORT_I_CLK, NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, BLK_NOCL1B_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1B_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1B_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK, NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK, NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, BLK_NOCL1B_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D0_CSTAT_IPCLKPORT_I_CLK, NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, BLK_NOCL1B_UID_LH_AXI_MI_D0_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AXI_MI_D0_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AXI_MI_D0_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK, NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, BLK_NOCL1B_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK, NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, BLK_NOCL1B_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D1_CSTAT_IPCLKPORT_I_CLK, NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, BLK_NOCL1B_UID_LH_AXI_MI_D1_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AXI_MI_D1_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AXI_MI_D1_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK, NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, BLK_NOCL1B_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D2_RGBP_IPCLKPORT_I_CLK, NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, BLK_NOCL1B_UID_LH_AXI_MI_D2_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AXI_MI_D2_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AXI_MI_D2_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D3_RGBP_IPCLKPORT_I_CLK, NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, BLK_NOCL1B_UID_LH_AXI_MI_D3_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AXI_MI_D3_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AXI_MI_D3_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D_ICPU_IPCLKPORT_I_CLK, NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, BLK_NOCL1B_UID_LH_AXI_MI_D_ICPU_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AXI_MI_D_ICPU_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AXI_MI_D_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK, NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, BLK_NOCL1B_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK, NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_TAXI_SI_D0_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK, NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_TAXI_SI_D1_NOCL1B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK, NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__CGVAL, BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__MANUAL, BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK, NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__CGVAL, BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__MANUAL, BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK, NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_TREX_PPMU_D0_NOCL1B_IPCLKPORT_ACLK, NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, BLK_NOCL1B_UID_TREX_PPMU_D0_NOCL1B_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1B_UID_TREX_PPMU_D0_NOCL1B_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1B_UID_TREX_PPMU_D0_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_TREX_PPMU_D1_NOCL1B_IPCLKPORT_ACLK, NOCL1B_MUX_CLKCMU_NOCL1B_NOC_USER, BLK_NOCL1B_UID_TREX_PPMU_D1_NOCL1B_IPCLKPORT_ACLK__CGVAL, BLK_NOCL1B_UID_TREX_PPMU_D1_NOCL1B_IPCLKPORT_ACLK__MANUAL, BLK_NOCL1B_UID_TREX_PPMU_D1_NOCL1B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_CMU_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_ECU_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1B_IPCLKPORT_I_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1B_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1B_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__CGVAL, BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__MANUAL, BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__CGVAL, BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__MANUAL, BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SPC_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_SPC_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_SPC_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_SPC_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_TREX_PPMU_D0_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_TREX_PPMU_D0_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_TREX_PPMU_D0_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_TREX_PPMU_D0_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_TREX_PPMU_D1_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_TREX_PPMU_D1_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_TREX_PPMU_D1_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_TREX_PPMU_D1_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B__CGVAL, BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B__MANUAL, BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_NOCL1B__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK, NOCL1B_DIV_CLK_NOCL1B_NOCP, BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK__CGVAL, BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK__MANUAL, BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(NOCL1B_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, NOCL1B_OSCCLK_NOCL1B__ALO, BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL, BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL, BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
// JSON/CPUCL2_CPUCL2
    CLK_GATE(CPUCL2_CPUCL2_CPM, CPUCL2_PLL_CTRL_PLL_CPUCL2, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(CPUCL2_CPUCL2_GCPM, CPUCL2_DIV_CLK_CPUCL2_CORE, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
    CLK_GATE(CPUCL2_BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK__CGVAL, BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK__MANUAL, BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL2_BLK_CPUCL2_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_CPUCL2_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK__CGVAL, BLK_CPUCL2_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK__MANUAL, BLK_CPUCL2_UID_HTU_CPUCL2_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK, /*Parent Not found*/EMPTY_CAL_ID, BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK__CGVAL, BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK__MANUAL, BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL2_BLK_CPUCL2_UID_HTU_CPUCL2_IPCLKPORT_I_CLK, CPUCL2_MUX_CLK_CPUCL2_HTU, BLK_CPUCL2_UID_HTU_CPUCL2_IPCLKPORT_I_CLK__CGVAL, BLK_CPUCL2_UID_HTU_CPUCL2_IPCLKPORT_I_CLK__MANUAL, BLK_CPUCL2_UID_HTU_CPUCL2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_HTU_IPCLKPORT_CLK, CPUCL2_MUX_CLK_CPUCL2_HTU, BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_HTU_IPCLKPORT_CLK__CGVAL, BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_HTU_IPCLKPORT_CLK__MANUAL, BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK, CPUCL2_OSCCLK_CPUCL2, BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
    CLK_GATE(CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK, CPUCL2_OSCCLK_CPUCL2, BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK__CGVAL, BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK__MANUAL, BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING),
};
unsigned int cmucal_gate_size = 1576;

/******************************** SRC ********************************/
struct cmucal_clk_fixed_rate cmucal_fixed_rate_list[] = {
// S5E8855
// JSON/TOP_TOP
    FIXEDRATE(TOP_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(TOP_OSCCLK_CMU__ALO, 76800000, EMPTY_CAL_ID),
// JSON/ALIVE_ALIVE
    FIXEDRATE(ALIVE_RCO_400, 393216000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_CLKALIVE_CHUBVTS_RCO__ALV, 49152000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_CLKALIVE_CMU_BOOST, 200000000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_CLK_ALIVE_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_CLK_ALIVE_OSCCLK_RCO, 49152000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_CLK_ALIVE_RTCCLK, 40000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_CLK_RCO_ALIVE, 49152000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_DFT_CLKMUX__CLK_ALIVE_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_DFT_CLKMUX__CLK_ALIVE_OSCCLK_RCO, 49152000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_DFT_CLKMUX__CLK_ALIVE_RTCCLK, 40000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_OSCCLK_ALIVE, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_OSCCLK_CMU, 49152000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_OSCCLK_RCO_ALIVE_TOP, 49152000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_OSCCLK_RCO_SPMI, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_OSCCLK_SUB, 49152000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_RCO400_FOUT, 393216000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_RCO400_HARDMACRO, 393216000, EMPTY_CAL_ID),
    FIXEDRATE(ALIVE_RTCCLK_ALIVE, 40000, EMPTY_CAL_ID),
// JSON/PMU_PMU
// JSON/NOCL0_NOCL0
    FIXEDRATE(NOCL0_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(NOCL0_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// JSON/NOCL1A_NOCL1A
    FIXEDRATE(NOCL1A_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(NOCL1A_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// JSON/MIF_MIF0
    FIXEDRATE(MIF0_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(MIF0_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(MIF0_DFTMUX_CLK_MIF_OSCCLK, 76800000, EMPTY_CAL_ID),
// JSON/MIF_MIF1
    FIXEDRATE(MIF1_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(MIF1_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(MIF1_DFTMUX_CLK_MIF_OSCCLK, 76800000, EMPTY_CAL_ID),
// JSON/CSIS_CSIS
    FIXEDRATE(CSIS_OSCCLK_CMU_CSIS, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(CSIS_OSCCLK_CSIS, 76800000, EMPTY_CAL_ID),
// JSON/CMGP_CMGP
    FIXEDRATE(CMGP_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(CMGP_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// JSON/CHUB_CHUB
    FIXEDRATE(CHUB_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(CHUB_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(CHUB_RTCCLK_CHUB, 40000, EMPTY_CAL_ID),
// JSON/CHUBVTS_CHUBVTS
    FIXEDRATE(CHUBVTS_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(CHUBVTS_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// JSON/VTS_VTS
    FIXEDRATE(VTS_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(VTS_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(VTS_RTCCLK_VTS, 40000, EMPTY_CAL_ID),
// JSON/DBGCORE_DBGCORE
    FIXEDRATE(DBGCORE_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(DBGCORE_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(DBGCORE_TCXO_IN, 76800000, EMPTY_CAL_ID),
// JSON/DPU_DPU
    FIXEDRATE(DPU_CLK_DEBUG_DECON0, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(DPU_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(DPU_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// JSON/GNPU0_GNPU0
    FIXEDRATE(GNPU0_OSCCLK_CMU_GNPU0, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(GNPU0_OSCCLK_GNPU0, 76800000, EMPTY_CAL_ID),
// JSON/SDMA_SDMA
    FIXEDRATE(SDMA_OSCCLK_CMU_SDMA, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(SDMA_OSCCLK_SDMA, 76800000, EMPTY_CAL_ID),
// JSON/DNC_DNC
    FIXEDRATE(DNC_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(DNC_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// JSON/PSP_PSP
    FIXEDRATE(PSP_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(PSP_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// JSON/RGBP_RGBP
    FIXEDRATE(RGBP_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(RGBP_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// JSON/G3D_G3D
    FIXEDRATE(G3D_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(G3D_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// JSON/G3DCORE_G3DCORE
    FIXEDRATE(G3DCORE_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(G3DCORE_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(G3DCORE_DFTMUX_CLK_G3DCORE_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
// JSON/CPUCL0_GLB_CPUCL0_GLB
    FIXEDRATE(CPUCL0_GLB_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(CPUCL0_GLB_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// JSON/CPUCL0_CPUCL0
    FIXEDRATE(CPUCL0_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(CPUCL0_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// JSON/CPUCL1_CPUCL1
    FIXEDRATE(CPUCL1_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(CPUCL1_OSCCLK_CPUCL1, 76800000, EMPTY_CAL_ID),
// JSON/DSU_DSU
    FIXEDRATE(DSU_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(DSU_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// JSON/MFC_MFC
    FIXEDRATE(MFC_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(MFC_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// JSON/CSTAT_CSTAT
    FIXEDRATE(CSTAT_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(CSTAT_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// JSON/YUVP_YUVP
    FIXEDRATE(YUVP_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(YUVP_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// JSON/HSI_HSI
    FIXEDRATE(HSI_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(HSI_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(HSI_TCXO_CLKSRC_OUT_HSI, 76800000, EMPTY_CAL_ID),
// JSON/M2M_M2M
    FIXEDRATE(M2M_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(M2M_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// JSON/PERIC_PERIC
    FIXEDRATE(PERIC_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(PERIC_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// JSON/PERIS_PERIS
    FIXEDRATE(PERIS_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(PERIS_OSCCLK_SUB, 25600000, EMPTY_CAL_ID),
// JSON/AUD_AUD
    FIXEDRATE(AUD_CLKIO_AUD_DSIF, 25000000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_CLKVTS_AUD_DMIC, 38000000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_CP_PCMC_CLK, 49152000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_IOCLK_AUDIOCDCLK0, 100000000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_IOCLK_AUDIOCDCLK1, 100000000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_IOCLK_AUDIOCDCLK2, 100000000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_IOCLK_AUDIOCDCLK3, 100000000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_IOCLK_AUDIOCDCLK4, 100000000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_IOCLK_AUDIOCDCLK6, 100000000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(AUD_TICK_USB, 60000000, EMPTY_CAL_ID),
// JSON/USB_USB
    FIXEDRATE(USB_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(USB_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(USB_OSCCLK_USB_LINK, 19200000, EMPTY_CAL_ID),
// JSON/ICPU_ICPU
    FIXEDRATE(ICPU_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(ICPU_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// JSON/USI_USI
    FIXEDRATE(USI_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(USI_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// JSON/S2D_S2D
    FIXEDRATE(S2D_I_SCLK_S2D, 19500000, EMPTY_CAL_ID),
    FIXEDRATE(S2D_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(S2D_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(S2D_DFTMUX_CLK_S2D_OSCCLK, 76800000, EMPTY_CAL_ID),
// JSON/SCA_SCA
    FIXEDRATE(SCA_CLKCMU_DBGCORE_UART, 196610000, EMPTY_CAL_ID),
    FIXEDRATE(SCA_CLKCMU_SCA_I2C, 196610000, EMPTY_CAL_ID),
    FIXEDRATE(SCA_CLKCMU_SCA_NOC, 393216000, EMPTY_CAL_ID),
    FIXEDRATE(SCA_CLKCMU_SCA_USI0, 393160000, EMPTY_CAL_ID),
    FIXEDRATE(SCA_OSCCLK_APM, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(SCA_OSCCLK_CMU, 49152000, EMPTY_CAL_ID),
    FIXEDRATE(SCA_OSCCLK_RCO_SCA_TOP, 49152000, EMPTY_CAL_ID),
    FIXEDRATE(SCA_OSCCLK_SCA, 49152000, EMPTY_CAL_ID),
// JSON/NOCL1B_NOCL1B
    FIXEDRATE(NOCL1B_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(NOCL1B_OSCCLK_NOCL1B__ALO, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(NOCL1B_OSCCLK_SUB, 76800000, EMPTY_CAL_ID),
// JSON/CPUCL2_CPUCL2
    FIXEDRATE(CPUCL2_DDC_CLKOUT, 2910000000, EMPTY_CAL_ID),
    FIXEDRATE(CPUCL2_OSCCLK_CMU, 76800000, EMPTY_CAL_ID),
    FIXEDRATE(CPUCL2_OSCCLK_CPUCL2, 76800000, EMPTY_CAL_ID),
};
unsigned int cmucal_fixed_rate_size = 123;

/**************************** FIXEDFACTOR ****************************/
struct cmucal_clk_fixed_factor cmucal_fixed_factor_list[] = {
// S5E8855
// JSON/TOP_TOP
    FIXEDFACTOR(TOP_PLL_SHARED0_D1, TOP_PLL_SHARED0, 0),
    FIXEDFACTOR(TOP_PLL_SHARED0_D2, TOP_PLL_SHARED0, 1),
    FIXEDFACTOR(TOP_PLL_SHARED0_D3, TOP_PLL_SHARED0, 2),
    FIXEDFACTOR(TOP_PLL_SHARED0_D4, TOP_PLL_SHARED0, 3),
    FIXEDFACTOR(TOP_PLL_SHARED1_D1, TOP_PLL_SHARED1, 0),
    FIXEDFACTOR(TOP_PLL_SHARED1_D2, TOP_PLL_SHARED1, 1),
    FIXEDFACTOR(TOP_PLL_SHARED1_D3, TOP_PLL_SHARED1, 2),
    FIXEDFACTOR(TOP_PLL_SHARED1_D4, TOP_PLL_SHARED1, 3),
    FIXEDFACTOR(TOP_PLL_SHARED2_D1, TOP_PLL_SHARED2, 0),
    FIXEDFACTOR(TOP_PLL_SHARED2_D2, TOP_PLL_SHARED2, 1),
    FIXEDFACTOR(TOP_PLL_SHARED2_D3, TOP_PLL_SHARED2, 2),
    FIXEDFACTOR(TOP_PLL_SHARED2_D4, TOP_PLL_SHARED2, 3),
    FIXEDFACTOR(TOP_PLL_MMC_D1, TOP_PLL_MMC, 0),
    FIXEDFACTOR(TOP_PLL_MMC_D2, TOP_PLL_MMC, 1),
    FIXEDFACTOR(TOP_PLL_MMC_D3, TOP_PLL_MMC, 2),
    FIXEDFACTOR(TOP_PLL_MMC_D4, TOP_PLL_MMC, 3),

    FIXEDFACTOR(TOP_PLL_SHARED3_D1, TOP_PLL_SHARED3, 0),
    FIXEDFACTOR(TOP_PLL_SHARED3_D2, TOP_PLL_SHARED3, 1),
    FIXEDFACTOR(TOP_PLL_SHARED3_D3, TOP_PLL_SHARED3, 2),
    FIXEDFACTOR(TOP_PLL_SHARED3_D4, TOP_PLL_SHARED3, 3),

    FIXEDFACTOR(TOP_PLL_MIF_SWITCH_D1, TOP_PLL_MIF_SWITCH, 0),
    FIXEDFACTOR(TOP_PLL_MIF_SWITCH_D2, TOP_PLL_MIF_SWITCH, 1),
    FIXEDFACTOR(TOP_PLL_MIF_SWITCH_D3, TOP_PLL_MIF_SWITCH, 2),
    FIXEDFACTOR(TOP_PLL_MIF_SWITCH_D4, TOP_PLL_MIF_SWITCH, 3),

    FIXEDFACTOR(TOP_PLL_SHARED4_D1, TOP_PLL_SHARED4, 0),
    FIXEDFACTOR(TOP_PLL_SHARED4_D2, TOP_PLL_SHARED4, 1),
    FIXEDFACTOR(TOP_PLL_SHARED4_D3, TOP_PLL_SHARED4, 2),
    FIXEDFACTOR(TOP_PLL_SHARED4_D4, TOP_PLL_SHARED4, 3),
// JSON/ALIVE_ALIVE
// JSON/PMU_PMU
// JSON/NOCL0_NOCL0
// JSON/NOCL1A_NOCL1A
// JSON/MIF_MIF0
// JSON/MIF_MIF1
// JSON/CSIS_CSIS
// JSON/CMGP_CMGP
// JSON/CHUB_CHUB
// JSON/CHUBVTS_CHUBVTS
// JSON/VTS_VTS
// JSON/DBGCORE_DBGCORE
// JSON/DPU_DPU
// JSON/GNPU0_GNPU0
// JSON/SDMA_SDMA
// JSON/DNC_DNC
// JSON/PSP_PSP
// JSON/RGBP_RGBP
// JSON/G3D_G3D
// JSON/G3DCORE_G3DCORE
    FIXEDFACTOR(G3DCORE_RPLL_CTRL_PLL_G3D_D1, G3DCORE_RPLL_CTRL_PLL_G3D, 0),
    FIXEDFACTOR(G3DCORE_RPLL_CTRL_PLL_G3D_D2, G3DCORE_RPLL_CTRL_PLL_G3D, 1),
    FIXEDFACTOR(G3DCORE_RPLL_CTRL_PLL_G3D_D3, G3DCORE_RPLL_CTRL_PLL_G3D, 2),
    FIXEDFACTOR(G3DCORE_RPLL_CTRL_PLL_G3D_D4, G3DCORE_RPLL_CTRL_PLL_G3D, 3),
// JSON/CPUCL0_GLB_CPUCL0_GLB
// JSON/CPUCL0_CPUCL0
    FIXEDFACTOR(CPUCL0_RPLL_CTRL_PLL_CPUCL0_D1, CPUCL0_RPLL_CTRL_PLL_CPUCL0, 0),
    FIXEDFACTOR(CPUCL0_RPLL_CTRL_PLL_CPUCL0_D2, CPUCL0_RPLL_CTRL_PLL_CPUCL0, 1),
    FIXEDFACTOR(CPUCL0_RPLL_CTRL_PLL_CPUCL0_D3, CPUCL0_RPLL_CTRL_PLL_CPUCL0, 2),
    FIXEDFACTOR(CPUCL0_RPLL_CTRL_PLL_CPUCL0_D4, CPUCL0_RPLL_CTRL_PLL_CPUCL0, 3),
// JSON/CPUCL1_CPUCL1
    FIXEDFACTOR(CPUCL1_PLL_CTRL_PLL_CPUCL1_D1, CPUCL1_PLL_CTRL_PLL_CPUCL1, 0),
    FIXEDFACTOR(CPUCL1_PLL_CTRL_PLL_CPUCL1_D2, CPUCL1_PLL_CTRL_PLL_CPUCL1, 1),
    FIXEDFACTOR(CPUCL1_PLL_CTRL_PLL_CPUCL1_D3, CPUCL1_PLL_CTRL_PLL_CPUCL1, 2),
    FIXEDFACTOR(CPUCL1_PLL_CTRL_PLL_CPUCL1_D4, CPUCL1_PLL_CTRL_PLL_CPUCL1, 3),
// JSON/DSU_DSU
    FIXEDFACTOR(DSU_RPLL_CTRL_PLL_DSU_D1, DSU_RPLL_CTRL_PLL_DSU, 0),
    FIXEDFACTOR(DSU_RPLL_CTRL_PLL_DSU_D2, DSU_RPLL_CTRL_PLL_DSU, 1),
    FIXEDFACTOR(DSU_RPLL_CTRL_PLL_DSU_D3, DSU_RPLL_CTRL_PLL_DSU, 2),
    FIXEDFACTOR(DSU_RPLL_CTRL_PLL_DSU_D4, DSU_RPLL_CTRL_PLL_DSU, 3),
// JSON/MFC_MFC
// JSON/CSTAT_CSTAT
// JSON/YUVP_YUVP
// JSON/HSI_HSI
// JSON/M2M_M2M
// JSON/PERIC_PERIC
// JSON/PERIS_PERIS
// JSON/AUD_AUD
    FIXEDFACTOR(AUD_PLL_AUD_D1, AUD_PLL_AUD, 0),
    FIXEDFACTOR(AUD_PLL_AUD_D2, AUD_PLL_AUD, 1),
    FIXEDFACTOR(AUD_PLL_AUD_D3, AUD_PLL_AUD, 2),
    FIXEDFACTOR(AUD_PLL_AUD_D4, AUD_PLL_AUD, 3),
// JSON/USB_USB
// JSON/ICPU_ICPU
// JSON/USI_USI
// JSON/S2D_S2D
// JSON/SCA_SCA
// JSON/NOCL1B_NOCL1B
// JSON/CPUCL2_CPUCL2
    FIXEDFACTOR(CPUCL2_PLL_CTRL_PLL_CPUCL2_D1, CPUCL2_PLL_CTRL_PLL_CPUCL2, 0),
    FIXEDFACTOR(CPUCL2_PLL_CTRL_PLL_CPUCL2_D2, CPUCL2_PLL_CTRL_PLL_CPUCL2, 1),
    FIXEDFACTOR(CPUCL2_PLL_CTRL_PLL_CPUCL2_D3, CPUCL2_PLL_CTRL_PLL_CPUCL2, 2),
    FIXEDFACTOR(CPUCL2_PLL_CTRL_PLL_CPUCL2_D4, CPUCL2_PLL_CTRL_PLL_CPUCL2, 3),
};
unsigned int cmucal_fixed_factor_size = 52;
