Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,14
design__inferred_latch__count,0
design__instance__count,2339
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0002517101529520005
power__switching__total,0.000042378174839541316
power__leakage__total,0.0000013277585821924731
power__total,0.00029541607364080846
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25753011563306194
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25835656567596654
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.126672981245335
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.917496993238409
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.126673
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.084509
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25836294945853866
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2580746800420419
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6508321288338361
timing__setup__ws__corner:nom_slow_1p08V_125C,13.770970531460446
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.650832
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.784754
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25756111861190145
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25789415777313235
timing__hold__ws__corner:nom_typ_1p20V_25C,0.31365724794134114
timing__setup__ws__corner:nom_typ_1p20V_25C,14.518015645041261
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.313657
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.265020
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25753011563306194
clock__skew__worst_setup,0.25789415777313235
timing__hold__ws,0.126672981245335
timing__setup__ws,13.770970531460446
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.126673
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.784754
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,561
design__instance__area__stdcell,9097.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.314338
design__instance__utilization__stdcell,0.314338
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,10
design__instance__area__class:buffer,72.576
design__instance__count__class:inverter,25
design__instance__area__class:inverter,141.523
design__instance__count__class:sequential_cell,69
design__instance__area__class:sequential_cell,3423.77
design__instance__count__class:multi_input_combinational_cell,279
design__instance__area__class:multi_input_combinational_cell,2589.15
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,146
design__instance__area__class:timing_repair_buffer,2380.49
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,9278.07
design__violations,0
design__instance__count__class:clock_buffer,21
design__instance__area__class:clock_buffer,430.013
design__instance__count__class:clock_inverter,11
design__instance__area__class:clock_inverter,59.8752
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,133
global_route__vias,3280
global_route__wirelength,16008
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,565
route__net__special,2
route__drc_errors__iter:0,72
route__wirelength__iter:0,9567
route__drc_errors__iter:1,8
route__wirelength__iter:1,9497
route__drc_errors__iter:2,4
route__wirelength__iter:2,9437
route__drc_errors__iter:3,0
route__wirelength__iter:3,9439
route__drc_errors,0
route__wirelength,9439
route__vias,2777
route__vias__singlecut,2777
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,328.69
design__instance__count__class:fill_cell,1778
design__instance__area__class:fill_cell,19844.1
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,29
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,29
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,29
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,29
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19982
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19996
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000178617
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000198202
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000403732
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000198202
design_powergrid__voltage__worst,0.000198202
design_powergrid__voltage__worst__net:VPWR,1.19982
design_powergrid__drop__worst,0.000198202
design_powergrid__drop__worst__net:VPWR,0.000178617
design_powergrid__voltage__worst__net:VGND,0.000198202
design_powergrid__drop__worst__net:VGND,0.000198202
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000436999999999999983401298420115921317119500599801540374755859375
ir__drop__worst,0.00017899999999999998702947257012141335508204065263271331787109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
