digraph "CFG for '_Z16Laplacian_KernelPfPKfiii' function" {
	label="CFG for '_Z16Laplacian_KernelPfPKfiii' function";

	Node0x5db06f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !5, !invariant.load !6\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = add i32 %13, %6\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %16 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %17 = getelementptr i8, i8 addrspace(4)* %8, i64 6\l  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*\l  %19 = load i16, i16 addrspace(4)* %18, align 2, !range !5, !invariant.load !6\l  %20 = zext i16 %19 to i32\l  %21 = mul i32 %16, %20\l  %22 = add i32 %21, %15\l  %23 = icmp slt i32 %14, %2\l  %24 = icmp slt i32 %22, %3\l  %25 = select i1 %23, i1 %24, i1 false\l  br i1 %25, label %26, label %132\l|{<s0>T|<s1>F}}"];
	Node0x5db06f0:s0 -> Node0x5db4150;
	Node0x5db06f0:s1 -> Node0x5db41e0;
	Node0x5db4150 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%26:\l26:                                               \l  %27 = mul nsw i32 %22, %2\l  %28 = add nsw i32 %27, %14\l  %29 = icmp sgt i32 %4, 0\l  br i1 %29, label %30, label %132\l|{<s0>T|<s1>F}}"];
	Node0x5db4150:s0 -> Node0x5db4500;
	Node0x5db4150:s1 -> Node0x5db41e0;
	Node0x5db4500 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%30:\l30:                                               \l  %31 = icmp eq i32 %14, 0\l  %32 = add nsw i32 %2, -1\l  %33 = icmp eq i32 %14, %32\l  %34 = add nsw i32 %28, 1\l  %35 = mul nsw i32 %34, %4\l  %36 = add nsw i32 %28, -1\l  %37 = mul nsw i32 %36, %4\l  %38 = mul nsw i32 %28, %4\l  %39 = icmp eq i32 %22, 0\l  %40 = add nsw i32 %3, -1\l  %41 = icmp eq i32 %22, %40\l  %42 = add nsw i32 %28, %2\l  %43 = mul nsw i32 %42, %4\l  %44 = sub nsw i32 %28, %2\l  %45 = mul nsw i32 %44, %4\l  br label %46\l}"];
	Node0x5db4500 -> Node0x5db2fc0;
	Node0x5db2fc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%46:\l46:                                               \l  %47 = phi i32 [ 0, %30 ], [ %130, %125 ]\l  br i1 %31, label %48, label %58\l|{<s0>T|<s1>F}}"];
	Node0x5db2fc0:s0 -> Node0x5db5200;
	Node0x5db2fc0:s1 -> Node0x5db5290;
	Node0x5db5200 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%48:\l48:                                               \l  %49 = add nsw i32 %47, %35\l  %50 = sext i32 %49 to i64\l  %51 = getelementptr inbounds float, float addrspace(1)* %1, i64 %50\l  %52 = load float, float addrspace(1)* %51, align 4, !tbaa !7\l  %53 = add nsw i32 %47, %38\l  %54 = sext i32 %53 to i64\l  %55 = getelementptr inbounds float, float addrspace(1)* %1, i64 %54\l  %56 = load float, float addrspace(1)* %55, align 4, !tbaa !7\l  %57 = fsub contract float %52, %56\l  br label %85\l}"];
	Node0x5db5200 -> Node0x5db5fc0;
	Node0x5db5290 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d24b4070",label="{%58:\l58:                                               \l  br i1 %33, label %59, label %69\l|{<s0>T|<s1>F}}"];
	Node0x5db5290:s0 -> Node0x5db60c0;
	Node0x5db5290:s1 -> Node0x5db6110;
	Node0x5db60c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f08b6e70",label="{%59:\l59:                                               \l  %60 = add nsw i32 %47, %37\l  %61 = sext i32 %60 to i64\l  %62 = getelementptr inbounds float, float addrspace(1)* %1, i64 %61\l  %63 = load float, float addrspace(1)* %62, align 4, !tbaa !7\l  %64 = add nsw i32 %47, %38\l  %65 = sext i32 %64 to i64\l  %66 = getelementptr inbounds float, float addrspace(1)* %1, i64 %65\l  %67 = load float, float addrspace(1)* %66, align 4, !tbaa !7\l  %68 = fsub contract float %63, %67\l  br label %85\l}"];
	Node0x5db60c0 -> Node0x5db5fc0;
	Node0x5db6110 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f08b6e70",label="{%69:\l69:                                               \l  %70 = add nsw i32 %47, %35\l  %71 = sext i32 %70 to i64\l  %72 = getelementptr inbounds float, float addrspace(1)* %1, i64 %71\l  %73 = load float, float addrspace(1)* %72, align 4, !tbaa !7\l  %74 = add nsw i32 %47, %37\l  %75 = sext i32 %74 to i64\l  %76 = getelementptr inbounds float, float addrspace(1)* %1, i64 %75\l  %77 = load float, float addrspace(1)* %76, align 4, !tbaa !7\l  %78 = fadd contract float %73, %77\l  %79 = add nsw i32 %47, %38\l  %80 = sext i32 %79 to i64\l  %81 = getelementptr inbounds float, float addrspace(1)* %1, i64 %80\l  %82 = load float, float addrspace(1)* %81, align 4, !tbaa !7\l  %83 = fmul contract float %82, 2.000000e+00\l  %84 = fsub contract float %78, %83\l  br label %85\l}"];
	Node0x5db6110 -> Node0x5db5fc0;
	Node0x5db5fc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%85:\l85:                                               \l  %86 = phi float [ %57, %48 ], [ %68, %59 ], [ %84, %69 ]\l  %87 = fadd contract float %86, 0.000000e+00\l  br i1 %39, label %88, label %98\l|{<s0>T|<s1>F}}"];
	Node0x5db5fc0:s0 -> Node0x5db7d30;
	Node0x5db5fc0:s1 -> Node0x5db7d80;
	Node0x5db7d30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%88:\l88:                                               \l  %89 = add nsw i32 %47, %43\l  %90 = sext i32 %89 to i64\l  %91 = getelementptr inbounds float, float addrspace(1)* %1, i64 %90\l  %92 = load float, float addrspace(1)* %91, align 4, !tbaa !7\l  %93 = add nsw i32 %47, %38\l  %94 = sext i32 %93 to i64\l  %95 = getelementptr inbounds float, float addrspace(1)* %1, i64 %94\l  %96 = load float, float addrspace(1)* %95, align 4, !tbaa !7\l  %97 = fsub contract float %92, %96\l  br label %125\l}"];
	Node0x5db7d30 -> Node0x5db50c0;
	Node0x5db7d80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d24b4070",label="{%98:\l98:                                               \l  br i1 %41, label %99, label %109\l|{<s0>T|<s1>F}}"];
	Node0x5db7d80:s0 -> Node0x5db83e0;
	Node0x5db7d80:s1 -> Node0x5db8430;
	Node0x5db83e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f08b6e70",label="{%99:\l99:                                               \l  %100 = add nsw i32 %47, %45\l  %101 = sext i32 %100 to i64\l  %102 = getelementptr inbounds float, float addrspace(1)* %1, i64 %101\l  %103 = load float, float addrspace(1)* %102, align 4, !tbaa !7\l  %104 = add nsw i32 %47, %38\l  %105 = sext i32 %104 to i64\l  %106 = getelementptr inbounds float, float addrspace(1)* %1, i64 %105\l  %107 = load float, float addrspace(1)* %106, align 4, !tbaa !7\l  %108 = fsub contract float %103, %107\l  br label %125\l}"];
	Node0x5db83e0 -> Node0x5db50c0;
	Node0x5db8430 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f08b6e70",label="{%109:\l109:                                              \l  %110 = add nsw i32 %47, %43\l  %111 = sext i32 %110 to i64\l  %112 = getelementptr inbounds float, float addrspace(1)* %1, i64 %111\l  %113 = load float, float addrspace(1)* %112, align 4, !tbaa !7\l  %114 = add nsw i32 %47, %45\l  %115 = sext i32 %114 to i64\l  %116 = getelementptr inbounds float, float addrspace(1)* %1, i64 %115\l  %117 = load float, float addrspace(1)* %116, align 4, !tbaa !7\l  %118 = fadd contract float %113, %117\l  %119 = add nsw i32 %47, %38\l  %120 = sext i32 %119 to i64\l  %121 = getelementptr inbounds float, float addrspace(1)* %1, i64 %120\l  %122 = load float, float addrspace(1)* %121, align 4, !tbaa !7\l  %123 = fmul contract float %122, 2.000000e+00\l  %124 = fsub contract float %118, %123\l  br label %125\l}"];
	Node0x5db8430 -> Node0x5db50c0;
	Node0x5db50c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%125:\l125:                                              \l  %126 = phi i64 [ %105, %99 ], [ %120, %109 ], [ %94, %88 ]\l  %127 = phi float [ %108, %99 ], [ %124, %109 ], [ %97, %88 ]\l  %128 = fadd contract float %87, %127\l  %129 = getelementptr inbounds float, float addrspace(1)* %0, i64 %126\l  store float %128, float addrspace(1)* %129, align 4, !tbaa !7\l  %130 = add nuw nsw i32 %47, 1\l  %131 = icmp eq i32 %130, %4\l  br i1 %131, label %132, label %46, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x5db50c0:s0 -> Node0x5db41e0;
	Node0x5db50c0:s1 -> Node0x5db2fc0;
	Node0x5db41e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%132:\l132:                                              \l  ret void\l}"];
}
