Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: PmodJSTK_Demo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PmodJSTK_Demo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PmodJSTK_Demo"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : PmodJSTK_Demo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\SPImode0.v" into library work
Parsing module <spiMode0>.
Analyzing Verilog file "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\spiCtrl.v" into library work
Parsing module <spiCtrl>.
Analyzing Verilog file "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\ClkDiv_66_67kHz.v" into library work
Parsing module <ClkDiv_66_67kHz>.
Analyzing Verilog file "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\vga640x480.v" into library work
Parsing module <vga640x480>.
Analyzing Verilog file "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\ssdCtrl.v" into library work
Parsing module <ssdCtrl>.
Analyzing Verilog file "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\snake_body.v" into library work
Parsing module <snake_body>.
Analyzing Verilog file "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\score_count.v" into library work
Parsing module <score_count>.
Analyzing Verilog file "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\random_box.v" into library work
Parsing module <random_box>.
Analyzing Verilog file "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\PmodJSTK.v" into library work
Parsing module <PmodJSTK>.
Analyzing Verilog file "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\ClkDiv_5Hz.v" into library work
Parsing module <ClkDiv_5Hz>.
Analyzing Verilog file "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\Binary_To_BCD.v" into library work
Parsing module <Binary_To_BCD>.
Analyzing Verilog file "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\PmodJSTK_Demo.v" into library work
Parsing module <PmodJSTK_Demo>.
WARNING:HDLCompiler:751 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\PmodJSTK_Demo.v" Line 83: Redeclaration of ansi port SS is not allowed
WARNING:HDLCompiler:751 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\PmodJSTK_Demo.v" Line 84: Redeclaration of ansi port MOSI is not allowed
WARNING:HDLCompiler:751 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\PmodJSTK_Demo.v" Line 85: Redeclaration of ansi port SCLK is not allowed
WARNING:HDLCompiler:751 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\PmodJSTK_Demo.v" Line 87: Redeclaration of ansi port AN is not allowed
WARNING:HDLCompiler:751 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\PmodJSTK_Demo.v" Line 88: Redeclaration of ansi port SEG is not allowed

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\PmodJSTK_Demo.v" Line 210: Port o_blanking is not connected to this instance

Elaborating module <PmodJSTK_Demo>.

Elaborating module <PmodJSTK>.

Elaborating module <spiCtrl>.

Elaborating module <spiMode0>.

Elaborating module <ClkDiv_66_67kHz>.

Elaborating module <Binary_To_BCD>.

Elaborating module <ssdCtrl>.

Elaborating module <ClkDiv_5Hz>.

Elaborating module <clock_divider>.

Elaborating module <vga640x480>.
WARNING:HDLCompiler:413 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\vga640x480.v" Line 53: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\vga640x480.v" Line 54: Result of 32-bit expression is truncated to fit in 9-bit target.

Elaborating module <snake_body>.
WARNING:HDLCompiler:413 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\snake_body.v" Line 62: Result of 15-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\snake_body.v" Line 63: Result of 15-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\snake_body.v" Line 102: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <random_box>.
WARNING:HDLCompiler:413 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\random_box.v" Line 79: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\random_box.v" Line 80: Result of 32-bit expression is truncated to fit in 9-bit target.

Elaborating module <score_count>.
WARNING:HDLCompiler:413 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\score_count.v" Line 62: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\score_count.v" Line 65: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\score_count.v" Line 68: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\score_count.v" Line 71: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <PmodJSTK_Demo>.
    Related source file is "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\PmodJSTK_Demo.v".
        cntEndVal = 16'b1100001101010000
WARNING:Xst:647 - Input <btn_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btn_down> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btn_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btn_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\PmodJSTK_Demo.v" line 210: Output port <o_blanking> of the instance <vga_display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\PmodJSTK_Demo.v" line 210: Output port <o_active> of the instance <vga_display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\PmodJSTK_Demo.v" line 210: Output port <o_screenend> of the instance <vga_display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\PmodJSTK_Demo.v" line 210: Output port <o_animate> of the instance <vga_display> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <clkCount>.
    Found 1-bit register for signal <DCLK>.
    Found 16-bit adder for signal <clkCount[15]_GND_1_o_add_2_OUT> created at line 141.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <PmodJSTK_Demo> synthesized.

Synthesizing Unit <PmodJSTK>.
    Related source file is "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\PmodJSTK.v".
    Summary:
	no macro.
Unit <PmodJSTK> synthesized.

Synthesizing Unit <spiCtrl>.
    Related source file is "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\spiCtrl.v".
        Idle = 3'b000
        Init = 3'b001
        Wait = 3'b010
        Check = 3'b011
        Done = 3'b100
        byteEndVal = 3'b101
    Found 1-bit register for signal <getByte>.
    Found 8-bit register for signal <sndData>.
    Found 40-bit register for signal <tmpSR>.
    Found 40-bit register for signal <DOUT>.
    Found 3-bit register for signal <byteCnt>.
    Found 3-bit register for signal <pState>.
    Found 1-bit register for signal <SS>.
    Found finite state machine <FSM_0> for signal <pState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (falling_edge)                             |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <byteCnt[2]_GND_3_o_add_5_OUT> created at line 130.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  93 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <spiCtrl> synthesized.

Synthesizing Unit <spiMode0>.
    Related source file is "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\SPImode0.v".
        Idle = 2'b00
        Init = 2'b01
        RxTx = 2'b10
        Done = 2'b11
    Found 8-bit register for signal <rSR>.
    Found 1-bit register for signal <CE>.
    Found 1-bit register for signal <BUSY>.
    Found 5-bit register for signal <bitCount>.
    Found 2-bit register for signal <pState>.
    Found 8-bit register for signal <wSR>.
    Found finite state machine <FSM_1> for signal <pState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (falling_edge)                             |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <bitCount[4]_GND_4_o_add_20_OUT> created at line 219.
    Found 5-bit comparator greater for signal <GND_4_o_INV_6_o> created at line 222
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <spiMode0> synthesized.

Synthesizing Unit <ClkDiv_66_67kHz>.
    Related source file is "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\ClkDiv_66_67kHz.v".
        cntEndVal = 10'b1011101110
    Found 10-bit register for signal <clkCount>.
    Found 1-bit register for signal <CLKOUT>.
    Found 10-bit adder for signal <clkCount[9]_GND_5_o_add_3_OUT> created at line 67.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ClkDiv_66_67kHz> synthesized.

Synthesizing Unit <Binary_To_BCD>.
    Related source file is "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\Binary_To_BCD.v".
        Idle = 3'b000
        Init = 3'b001
        Shift = 3'b011
        Check = 3'b010
        Done = 3'b110
    Found 1-bit register for signal <tmpSR<27>>.
    Found 1-bit register for signal <tmpSR<26>>.
    Found 1-bit register for signal <tmpSR<25>>.
    Found 1-bit register for signal <tmpSR<24>>.
    Found 1-bit register for signal <tmpSR<23>>.
    Found 1-bit register for signal <tmpSR<22>>.
    Found 1-bit register for signal <tmpSR<21>>.
    Found 1-bit register for signal <tmpSR<20>>.
    Found 1-bit register for signal <tmpSR<19>>.
    Found 1-bit register for signal <tmpSR<18>>.
    Found 1-bit register for signal <tmpSR<17>>.
    Found 1-bit register for signal <tmpSR<16>>.
    Found 1-bit register for signal <tmpSR<15>>.
    Found 1-bit register for signal <tmpSR<14>>.
    Found 1-bit register for signal <tmpSR<13>>.
    Found 1-bit register for signal <tmpSR<12>>.
    Found 1-bit register for signal <tmpSR<11>>.
    Found 1-bit register for signal <tmpSR<10>>.
    Found 1-bit register for signal <tmpSR<9>>.
    Found 1-bit register for signal <tmpSR<8>>.
    Found 1-bit register for signal <tmpSR<7>>.
    Found 1-bit register for signal <tmpSR<6>>.
    Found 1-bit register for signal <tmpSR<5>>.
    Found 1-bit register for signal <tmpSR<4>>.
    Found 1-bit register for signal <tmpSR<3>>.
    Found 1-bit register for signal <tmpSR<2>>.
    Found 1-bit register for signal <tmpSR<1>>.
    Found 1-bit register for signal <tmpSR<0>>.
    Found 3-bit register for signal <STATE>.
    Found 5-bit register for signal <shiftCount>.
    Found 16-bit register for signal <BCDOUT>.
    Found finite state machine <FSM_2> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <shiftCount[4]_GND_6_o_add_4_OUT> created at line 112.
    Found 4-bit adder for signal <tmpSR[27]_GND_6_o_add_7_OUT> created at line 127.
    Found 4-bit adder for signal <tmpSR[23]_GND_6_o_add_9_OUT> created at line 132.
    Found 4-bit adder for signal <tmpSR[19]_GND_6_o_add_11_OUT> created at line 137.
    Found 4-bit adder for signal <tmpSR[15]_GND_6_o_add_13_OUT> created at line 142.
    Found 4-bit comparator greater for signal <n0006> created at line 126
    Found 4-bit comparator greater for signal <n0013> created at line 131
    Found 4-bit comparator greater for signal <n0020> created at line 136
    Found 4-bit comparator greater for signal <n0027> created at line 141
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  83 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Binary_To_BCD> synthesized.

Synthesizing Unit <ssdCtrl>.
    Related source file is "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\ssdCtrl.v".
    Found 4-bit register for signal <AN>.
    Found 2-bit register for signal <CNT>.
    Found 7-bit register for signal <SEG>.
    Found 2-bit adder for signal <CNT[1]_GND_7_o_add_14_OUT> created at line 164.
    Found 4x4-bit Read Only RAM for signal <CNT[1]_GND_7_o_wide_mux_10_OUT>
    Found 1-bit 4-to-1 multiplexer for signal <CNT[1]_DIN[15]_wide_mux_1_OUT[3]> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <CNT[1]_DIN[15]_wide_mux_1_OUT[2]> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <CNT[1]_DIN[15]_wide_mux_1_OUT[1]> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <CNT[1]_DIN[15]_wide_mux_1_OUT[0]> created at line 93.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <ssdCtrl> synthesized.

Synthesizing Unit <ClkDiv_5Hz>.
    Related source file is "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\ClkDiv_5Hz.v".
        cntEndVal = 24'b100110001001011010000000
    Found 24-bit register for signal <clkCount>.
    Found 1-bit register for signal <CLKOUT>.
    Found 24-bit adder for signal <clkCount[23]_GND_8_o_add_3_OUT> created at line 67.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ClkDiv_5Hz> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\clock_divider.v".
    Found 16-bit register for signal <cnt>.
    Found 1-bit register for signal <pix_stb>.
    Found 17-bit adder for signal <n0010> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <vga640x480>.
    Related source file is "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\vga640x480.v".
    Found 10-bit register for signal <v_count>.
    Found 10-bit register for signal <h_count>.
    Found 11-bit subtractor for signal <GND_10_o_GND_10_o_sub_6_OUT> created at line 53.
    Found 10-bit adder for signal <v_count[9]_GND_10_o_add_21_OUT> created at line 80.
    Found 10-bit adder for signal <h_count[9]_GND_10_o_add_22_OUT> created at line 83.
    Found 10-bit comparator lessequal for signal <n0000> created at line 49
    Found 10-bit comparator greater for signal <h_count[9]_GND_10_o_LessThan_2_o> created at line 49
    Found 10-bit comparator lessequal for signal <n0005> created at line 50
    Found 10-bit comparator greater for signal <v_count[9]_GND_10_o_LessThan_4_o> created at line 50
    Found 10-bit comparator lessequal for signal <n0012> created at line 54
    Found 10-bit comparator greater for signal <h_count[9]_GND_10_o_LessThan_10_o> created at line 57
    Found 10-bit comparator greater for signal <GND_10_o_v_count[9]_LessThan_11_o> created at line 57
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <vga640x480> synthesized.

Synthesizing Unit <snake_body>.
    Related source file is "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\snake_body.v".
WARNING:Xst:647 - Input <posData_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <posData_y> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <snake_x<1><9>>.
    Found 1-bit register for signal <snake_x<1><8>>.
    Found 1-bit register for signal <snake_x<1><7>>.
    Found 1-bit register for signal <snake_x<1><6>>.
    Found 1-bit register for signal <snake_x<1><5>>.
    Found 1-bit register for signal <snake_x<1><4>>.
    Found 1-bit register for signal <snake_x<1><3>>.
    Found 1-bit register for signal <snake_x<1><2>>.
    Found 1-bit register for signal <snake_x<1><1>>.
    Found 1-bit register for signal <snake_x<1><0>>.
    Found 1-bit register for signal <snake_x<2><9>>.
    Found 1-bit register for signal <snake_x<2><8>>.
    Found 1-bit register for signal <snake_x<2><7>>.
    Found 1-bit register for signal <snake_x<2><6>>.
    Found 1-bit register for signal <snake_x<2><5>>.
    Found 1-bit register for signal <snake_x<2><4>>.
    Found 1-bit register for signal <snake_x<2><3>>.
    Found 1-bit register for signal <snake_x<2><2>>.
    Found 1-bit register for signal <snake_x<2><1>>.
    Found 1-bit register for signal <snake_x<2><0>>.
    Found 1-bit register for signal <snake_x<3><9>>.
    Found 1-bit register for signal <snake_x<3><8>>.
    Found 1-bit register for signal <snake_x<3><7>>.
    Found 1-bit register for signal <snake_x<3><6>>.
    Found 1-bit register for signal <snake_x<3><5>>.
    Found 1-bit register for signal <snake_x<3><4>>.
    Found 1-bit register for signal <snake_x<3><3>>.
    Found 1-bit register for signal <snake_x<3><2>>.
    Found 1-bit register for signal <snake_x<3><1>>.
    Found 1-bit register for signal <snake_x<3><0>>.
    Found 1-bit register for signal <snake_x<4><9>>.
    Found 1-bit register for signal <snake_x<4><8>>.
    Found 1-bit register for signal <snake_x<4><7>>.
    Found 1-bit register for signal <snake_x<4><6>>.
    Found 1-bit register for signal <snake_x<4><5>>.
    Found 1-bit register for signal <snake_x<4><4>>.
    Found 1-bit register for signal <snake_x<4><3>>.
    Found 1-bit register for signal <snake_x<4><2>>.
    Found 1-bit register for signal <snake_x<4><1>>.
    Found 1-bit register for signal <snake_x<4><0>>.
    Found 1-bit register for signal <snake_x<5><9>>.
    Found 1-bit register for signal <snake_x<5><8>>.
    Found 1-bit register for signal <snake_x<5><7>>.
    Found 1-bit register for signal <snake_x<5><6>>.
    Found 1-bit register for signal <snake_x<5><5>>.
    Found 1-bit register for signal <snake_x<5><4>>.
    Found 1-bit register for signal <snake_x<5><3>>.
    Found 1-bit register for signal <snake_x<5><2>>.
    Found 1-bit register for signal <snake_x<5><1>>.
    Found 1-bit register for signal <snake_x<5><0>>.
    Found 1-bit register for signal <snake_x<6><9>>.
    Found 1-bit register for signal <snake_x<6><8>>.
    Found 1-bit register for signal <snake_x<6><7>>.
    Found 1-bit register for signal <snake_x<6><6>>.
    Found 1-bit register for signal <snake_x<6><5>>.
    Found 1-bit register for signal <snake_x<6><4>>.
    Found 1-bit register for signal <snake_x<6><3>>.
    Found 1-bit register for signal <snake_x<6><2>>.
    Found 1-bit register for signal <snake_x<6><1>>.
    Found 1-bit register for signal <snake_x<6><0>>.
    Found 1-bit register for signal <snake_x<7><9>>.
    Found 1-bit register for signal <snake_x<7><8>>.
    Found 1-bit register for signal <snake_x<7><7>>.
    Found 1-bit register for signal <snake_x<7><6>>.
    Found 1-bit register for signal <snake_x<7><5>>.
    Found 1-bit register for signal <snake_x<7><4>>.
    Found 1-bit register for signal <snake_x<7><3>>.
    Found 1-bit register for signal <snake_x<7><2>>.
    Found 1-bit register for signal <snake_x<7><1>>.
    Found 1-bit register for signal <snake_x<7><0>>.
    Found 1-bit register for signal <snake_x<8><9>>.
    Found 1-bit register for signal <snake_x<8><8>>.
    Found 1-bit register for signal <snake_x<8><7>>.
    Found 1-bit register for signal <snake_x<8><6>>.
    Found 1-bit register for signal <snake_x<8><5>>.
    Found 1-bit register for signal <snake_x<8><4>>.
    Found 1-bit register for signal <snake_x<8><3>>.
    Found 1-bit register for signal <snake_x<8><2>>.
    Found 1-bit register for signal <snake_x<8><1>>.
    Found 1-bit register for signal <snake_x<8><0>>.
    Found 1-bit register for signal <snake_x<9><9>>.
    Found 1-bit register for signal <snake_x<9><8>>.
    Found 1-bit register for signal <snake_x<9><7>>.
    Found 1-bit register for signal <snake_x<9><6>>.
    Found 1-bit register for signal <snake_x<9><5>>.
    Found 1-bit register for signal <snake_x<9><4>>.
    Found 1-bit register for signal <snake_x<9><3>>.
    Found 1-bit register for signal <snake_x<9><2>>.
    Found 1-bit register for signal <snake_x<9><1>>.
    Found 1-bit register for signal <snake_x<9><0>>.
    Found 1-bit register for signal <snake_x<10><9>>.
    Found 1-bit register for signal <snake_x<10><8>>.
    Found 1-bit register for signal <snake_x<10><7>>.
    Found 1-bit register for signal <snake_x<10><6>>.
    Found 1-bit register for signal <snake_x<10><5>>.
    Found 1-bit register for signal <snake_x<10><4>>.
    Found 1-bit register for signal <snake_x<10><3>>.
    Found 1-bit register for signal <snake_x<10><2>>.
    Found 1-bit register for signal <snake_x<10><1>>.
    Found 1-bit register for signal <snake_x<10><0>>.
    Found 1-bit register for signal <snake_x<11><9>>.
    Found 1-bit register for signal <snake_x<11><8>>.
    Found 1-bit register for signal <snake_x<11><7>>.
    Found 1-bit register for signal <snake_x<11><6>>.
    Found 1-bit register for signal <snake_x<11><5>>.
    Found 1-bit register for signal <snake_x<11><4>>.
    Found 1-bit register for signal <snake_x<11><3>>.
    Found 1-bit register for signal <snake_x<11><2>>.
    Found 1-bit register for signal <snake_x<11><1>>.
    Found 1-bit register for signal <snake_x<11><0>>.
    Found 1-bit register for signal <snake_y<1><8>>.
    Found 1-bit register for signal <snake_y<1><7>>.
    Found 1-bit register for signal <snake_y<1><6>>.
    Found 1-bit register for signal <snake_y<1><5>>.
    Found 1-bit register for signal <snake_y<1><4>>.
    Found 1-bit register for signal <snake_y<1><3>>.
    Found 1-bit register for signal <snake_y<1><2>>.
    Found 1-bit register for signal <snake_y<1><1>>.
    Found 1-bit register for signal <snake_y<1><0>>.
    Found 1-bit register for signal <snake_y<2><8>>.
    Found 1-bit register for signal <snake_y<2><7>>.
    Found 1-bit register for signal <snake_y<2><6>>.
    Found 1-bit register for signal <snake_y<2><5>>.
    Found 1-bit register for signal <snake_y<2><4>>.
    Found 1-bit register for signal <snake_y<2><3>>.
    Found 1-bit register for signal <snake_y<2><2>>.
    Found 1-bit register for signal <snake_y<2><1>>.
    Found 1-bit register for signal <snake_y<2><0>>.
    Found 1-bit register for signal <snake_y<3><8>>.
    Found 1-bit register for signal <snake_y<3><7>>.
    Found 1-bit register for signal <snake_y<3><6>>.
    Found 1-bit register for signal <snake_y<3><5>>.
    Found 1-bit register for signal <snake_y<3><4>>.
    Found 1-bit register for signal <snake_y<3><3>>.
    Found 1-bit register for signal <snake_y<3><2>>.
    Found 1-bit register for signal <snake_y<3><1>>.
    Found 1-bit register for signal <snake_y<3><0>>.
    Found 1-bit register for signal <snake_y<4><8>>.
    Found 1-bit register for signal <snake_y<4><7>>.
    Found 1-bit register for signal <snake_y<4><6>>.
    Found 1-bit register for signal <snake_y<4><5>>.
    Found 1-bit register for signal <snake_y<4><4>>.
    Found 1-bit register for signal <snake_y<4><3>>.
    Found 1-bit register for signal <snake_y<4><2>>.
    Found 1-bit register for signal <snake_y<4><1>>.
    Found 1-bit register for signal <snake_y<4><0>>.
    Found 1-bit register for signal <snake_y<5><8>>.
    Found 1-bit register for signal <snake_y<5><7>>.
    Found 1-bit register for signal <snake_y<5><6>>.
    Found 1-bit register for signal <snake_y<5><5>>.
    Found 1-bit register for signal <snake_y<5><4>>.
    Found 1-bit register for signal <snake_y<5><3>>.
    Found 1-bit register for signal <snake_y<5><2>>.
    Found 1-bit register for signal <snake_y<5><1>>.
    Found 1-bit register for signal <snake_y<5><0>>.
    Found 1-bit register for signal <snake_y<6><8>>.
    Found 1-bit register for signal <snake_y<6><7>>.
    Found 1-bit register for signal <snake_y<6><6>>.
    Found 1-bit register for signal <snake_y<6><5>>.
    Found 1-bit register for signal <snake_y<6><4>>.
    Found 1-bit register for signal <snake_y<6><3>>.
    Found 1-bit register for signal <snake_y<6><2>>.
    Found 1-bit register for signal <snake_y<6><1>>.
    Found 1-bit register for signal <snake_y<6><0>>.
    Found 1-bit register for signal <snake_y<7><8>>.
    Found 1-bit register for signal <snake_y<7><7>>.
    Found 1-bit register for signal <snake_y<7><6>>.
    Found 1-bit register for signal <snake_y<7><5>>.
    Found 1-bit register for signal <snake_y<7><4>>.
    Found 1-bit register for signal <snake_y<7><3>>.
    Found 1-bit register for signal <snake_y<7><2>>.
    Found 1-bit register for signal <snake_y<7><1>>.
    Found 1-bit register for signal <snake_y<7><0>>.
    Found 1-bit register for signal <snake_y<8><8>>.
    Found 1-bit register for signal <snake_y<8><7>>.
    Found 1-bit register for signal <snake_y<8><6>>.
    Found 1-bit register for signal <snake_y<8><5>>.
    Found 1-bit register for signal <snake_y<8><4>>.
    Found 1-bit register for signal <snake_y<8><3>>.
    Found 1-bit register for signal <snake_y<8><2>>.
    Found 1-bit register for signal <snake_y<8><1>>.
    Found 1-bit register for signal <snake_y<8><0>>.
    Found 1-bit register for signal <snake_y<9><8>>.
    Found 1-bit register for signal <snake_y<9><7>>.
    Found 1-bit register for signal <snake_y<9><6>>.
    Found 1-bit register for signal <snake_y<9><5>>.
    Found 1-bit register for signal <snake_y<9><4>>.
    Found 1-bit register for signal <snake_y<9><3>>.
    Found 1-bit register for signal <snake_y<9><2>>.
    Found 1-bit register for signal <snake_y<9><1>>.
    Found 1-bit register for signal <snake_y<9><0>>.
    Found 1-bit register for signal <snake_y<10><8>>.
    Found 1-bit register for signal <snake_y<10><7>>.
    Found 1-bit register for signal <snake_y<10><6>>.
    Found 1-bit register for signal <snake_y<10><5>>.
    Found 1-bit register for signal <snake_y<10><4>>.
    Found 1-bit register for signal <snake_y<10><3>>.
    Found 1-bit register for signal <snake_y<10><2>>.
    Found 1-bit register for signal <snake_y<10><1>>.
    Found 1-bit register for signal <snake_y<10><0>>.
    Found 1-bit register for signal <snake_y<11><8>>.
    Found 1-bit register for signal <snake_y<11><7>>.
    Found 1-bit register for signal <snake_y<11><6>>.
    Found 1-bit register for signal <snake_y<11><5>>.
    Found 1-bit register for signal <snake_y<11><4>>.
    Found 1-bit register for signal <snake_y<11><3>>.
    Found 1-bit register for signal <snake_y<11><2>>.
    Found 1-bit register for signal <snake_y<11><1>>.
    Found 1-bit register for signal <snake_y<11><0>>.
    Found 11-bit register for signal <threshold_y>.
    Found 2-bit register for signal <direction>.
    Found 26-bit register for signal <counter>.
    Found 1-bit register for signal <snake_x<0><9>>.
    Found 1-bit register for signal <snake_x<0><8>>.
    Found 1-bit register for signal <snake_x<0><7>>.
    Found 1-bit register for signal <snake_x<0><6>>.
    Found 1-bit register for signal <snake_x<0><5>>.
    Found 1-bit register for signal <snake_x<0><4>>.
    Found 1-bit register for signal <snake_x<0><3>>.
    Found 1-bit register for signal <snake_x<0><2>>.
    Found 1-bit register for signal <snake_x<0><1>>.
    Found 1-bit register for signal <snake_x<0><0>>.
    Found 1-bit register for signal <snake_y<0><8>>.
    Found 1-bit register for signal <snake_y<0><7>>.
    Found 1-bit register for signal <snake_y<0><6>>.
    Found 1-bit register for signal <snake_y<0><5>>.
    Found 1-bit register for signal <snake_y<0><4>>.
    Found 1-bit register for signal <snake_y<0><3>>.
    Found 1-bit register for signal <snake_y<0><2>>.
    Found 1-bit register for signal <snake_y<0><1>>.
    Found 1-bit register for signal <snake_y<0><0>>.
    Found 4-bit register for signal <length>.
    Found 1-bit register for signal <create_new_box>.
    Found 1-bit register for signal <body_collision>.
    Found 11-bit register for signal <threshold_x>.
    Found finite state machine <FSM_3> for signal <direction>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <snake_x[0][9]_GND_11_o_sub_48_OUT> created at line 133.
    Found 9-bit subtractor for signal <snake_y[0][8]_GND_11_o_sub_50_OUT> created at line 140.
    Found 9-bit adder for signal <n1010[8:0]> created at line 62.
    Found 12-bit adder for signal <n1013[11:0]> created at line 62.
    Found 14-bit adder for signal <n0800> created at line 62.
    Found 9-bit adder for signal <n1019[8:0]> created at line 63.
    Found 12-bit adder for signal <n1022[11:0]> created at line 63.
    Found 14-bit adder for signal <n0806> created at line 63.
    Found 26-bit adder for signal <counter[25]_GND_11_o_add_36_OUT> created at line 98.
    Found 4-bit adder for signal <length[3]_GND_11_o_add_75_OUT> created at line 230.
    Found 11-bit adder for signal <n0916> created at line 256.
    Found 10-bit adder for signal <n0919> created at line 256.
    Found 11-bit adder for signal <n0924> created at line 257.
    Found 10-bit adder for signal <n0927> created at line 257.
    Found 11-bit adder for signal <n0932> created at line 258.
    Found 10-bit adder for signal <n0935> created at line 258.
    Found 11-bit adder for signal <n0940> created at line 259.
    Found 10-bit adder for signal <n0943> created at line 259.
    Found 11-bit adder for signal <n0948> created at line 260.
    Found 10-bit adder for signal <n0951> created at line 260.
    Found 11-bit adder for signal <n0956> created at line 261.
    Found 10-bit adder for signal <n0959> created at line 261.
    Found 11-bit adder for signal <n0964> created at line 262.
    Found 10-bit adder for signal <n0967> created at line 262.
    Found 11-bit adder for signal <n0972> created at line 263.
    Found 10-bit adder for signal <n0975> created at line 263.
    Found 11-bit adder for signal <n0980> created at line 264.
    Found 10-bit adder for signal <n0983> created at line 264.
    Found 11-bit adder for signal <n0988> created at line 265.
    Found 10-bit adder for signal <n0991> created at line 265.
    Found 11-bit adder for signal <n0996> created at line 266.
    Found 10-bit adder for signal <n0999> created at line 266.
    Found 11-bit adder for signal <n1004> created at line 267.
    Found 10-bit adder for signal <n1007> created at line 267.
    Found 4x4-bit multiplier for signal <bcdData_x[7]_PWR_12_o_MuLt_1_OUT> created at line 62.
    Found 4x7-bit multiplier for signal <bcdData_x[11]_PWR_12_o_MuLt_3_OUT> created at line 62.
    Found 4x10-bit multiplier for signal <n1015> created at line 62.
    Found 4x4-bit multiplier for signal <bcdData_y[7]_PWR_12_o_MuLt_7_OUT> created at line 63.
    Found 4x7-bit multiplier for signal <bcdData_y[11]_PWR_12_o_MuLt_9_OUT> created at line 63.
    Found 4x10-bit multiplier for signal <n1024> created at line 63.
    Found 11-bit comparator greater for signal <threshold_x[10]_GND_11_o_LessThan_17_o> created at line 73
    Found 11-bit comparator greater for signal <GND_11_o_threshold_x[10]_LessThan_20_o> created at line 75
    Found 11-bit comparator greater for signal <threshold_y[10]_GND_11_o_LessThan_23_o> created at line 77
    Found 11-bit comparator greater for signal <GND_11_o_threshold_y[10]_LessThan_26_o> created at line 79
    Found 10-bit comparator equal for signal <snake_x[0][9]_box_x[9]_equal_73_o> created at line 226
    Found 9-bit comparator equal for signal <snake_y[0][8]_box_y[8]_equal_74_o> created at line 226
    Found 4-bit comparator lessequal for signal <length[3]_PWR_12_o_LessThan_75_o> created at line 229
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[1][9]_equal_84_o> created at line 241
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[1][8]_equal_85_o> created at line 241
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[2][9]_equal_86_o> created at line 242
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[2][8]_equal_87_o> created at line 242
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[3][9]_equal_88_o> created at line 243
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[3][8]_equal_89_o> created at line 243
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[4][9]_equal_90_o> created at line 244
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[4][8]_equal_91_o> created at line 244
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[5][9]_equal_92_o> created at line 245
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[5][8]_equal_93_o> created at line 245
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[6][9]_equal_94_o> created at line 246
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[6][8]_equal_95_o> created at line 246
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[7][9]_equal_96_o> created at line 247
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[7][8]_equal_97_o> created at line 247
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[8][9]_equal_98_o> created at line 248
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[8][8]_equal_99_o> created at line 248
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[9][9]_equal_100_o> created at line 249
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[9][8]_equal_101_o> created at line 249
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[10][9]_equal_102_o> created at line 250
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[10][8]_equal_103_o> created at line 250
    Found 10-bit comparator equal for signal <snake_x[0][9]_snake_x[11][9]_equal_104_o> created at line 251
    Found 9-bit comparator equal for signal <snake_y[0][8]_snake_y[11][8]_equal_105_o> created at line 251
    Found 10-bit comparator greater for signal <snake_x[0][9]_x_pos[9]_LessThan_106_o> created at line 256
    Found 9-bit comparator greater for signal <snake_y[0][8]_y_pos[8]_LessThan_107_o> created at line 256
    Found 11-bit comparator greater for signal <GND_11_o_BUS_0011_LessThan_109_o> created at line 256
    Found 10-bit comparator greater for signal <GND_11_o_BUS_0012_LessThan_111_o> created at line 256
    Found 10-bit comparator greater for signal <snake_x[1][9]_x_pos[9]_LessThan_112_o> created at line 257
    Found 9-bit comparator greater for signal <snake_y[1][8]_y_pos[8]_LessThan_113_o> created at line 257
    Found 11-bit comparator greater for signal <GND_11_o_BUS_0013_LessThan_115_o> created at line 257
    Found 10-bit comparator greater for signal <GND_11_o_BUS_0014_LessThan_117_o> created at line 257
    Found 4-bit comparator greater for signal <GND_11_o_length[3]_LessThan_118_o> created at line 257
    Found 10-bit comparator greater for signal <snake_x[2][9]_x_pos[9]_LessThan_119_o> created at line 258
    Found 9-bit comparator greater for signal <snake_y[2][8]_y_pos[8]_LessThan_120_o> created at line 258
    Found 11-bit comparator greater for signal <GND_11_o_BUS_0015_LessThan_122_o> created at line 258
    Found 10-bit comparator greater for signal <GND_11_o_BUS_0016_LessThan_124_o> created at line 258
    Found 4-bit comparator greater for signal <GND_11_o_length[3]_LessThan_125_o> created at line 258
    Found 10-bit comparator greater for signal <snake_x[3][9]_x_pos[9]_LessThan_126_o> created at line 259
    Found 9-bit comparator greater for signal <snake_y[3][8]_y_pos[8]_LessThan_127_o> created at line 259
    Found 11-bit comparator greater for signal <GND_11_o_BUS_0017_LessThan_129_o> created at line 259
    Found 10-bit comparator greater for signal <GND_11_o_BUS_0018_LessThan_131_o> created at line 259
    Found 4-bit comparator greater for signal <GND_11_o_length[3]_LessThan_132_o> created at line 259
    Found 10-bit comparator greater for signal <snake_x[4][9]_x_pos[9]_LessThan_133_o> created at line 260
    Found 9-bit comparator greater for signal <snake_y[4][8]_y_pos[8]_LessThan_134_o> created at line 260
    Found 11-bit comparator greater for signal <GND_11_o_BUS_0019_LessThan_136_o> created at line 260
    Found 10-bit comparator greater for signal <GND_11_o_BUS_0020_LessThan_138_o> created at line 260
    Found 4-bit comparator greater for signal <GND_11_o_length[3]_LessThan_139_o> created at line 260
    Found 10-bit comparator greater for signal <snake_x[5][9]_x_pos[9]_LessThan_140_o> created at line 261
    Found 9-bit comparator greater for signal <snake_y[5][8]_y_pos[8]_LessThan_141_o> created at line 261
    Found 11-bit comparator greater for signal <GND_11_o_BUS_0021_LessThan_143_o> created at line 261
    Found 10-bit comparator greater for signal <GND_11_o_BUS_0022_LessThan_145_o> created at line 261
    Found 4-bit comparator greater for signal <GND_11_o_length[3]_LessThan_146_o> created at line 261
    Found 10-bit comparator greater for signal <snake_x[6][9]_x_pos[9]_LessThan_147_o> created at line 262
    Found 9-bit comparator greater for signal <snake_y[6][8]_y_pos[8]_LessThan_148_o> created at line 262
    Found 11-bit comparator greater for signal <GND_11_o_BUS_0023_LessThan_150_o> created at line 262
    Found 10-bit comparator greater for signal <GND_11_o_BUS_0024_LessThan_152_o> created at line 262
    Found 4-bit comparator greater for signal <GND_11_o_length[3]_LessThan_153_o> created at line 262
    Found 10-bit comparator greater for signal <snake_x[7][9]_x_pos[9]_LessThan_154_o> created at line 263
    Found 9-bit comparator greater for signal <snake_y[7][8]_y_pos[8]_LessThan_155_o> created at line 263
    Found 11-bit comparator greater for signal <GND_11_o_BUS_0025_LessThan_157_o> created at line 263
    Found 10-bit comparator greater for signal <GND_11_o_BUS_0026_LessThan_159_o> created at line 263
    Found 4-bit comparator greater for signal <GND_11_o_length[3]_LessThan_160_o> created at line 263
    Found 10-bit comparator greater for signal <snake_x[8][9]_x_pos[9]_LessThan_161_o> created at line 264
    Found 9-bit comparator greater for signal <snake_y[8][8]_y_pos[8]_LessThan_162_o> created at line 264
    Found 11-bit comparator greater for signal <GND_11_o_BUS_0027_LessThan_164_o> created at line 264
    Found 10-bit comparator greater for signal <GND_11_o_BUS_0028_LessThan_166_o> created at line 264
    Found 4-bit comparator greater for signal <PWR_12_o_length[3]_LessThan_167_o> created at line 264
    Found 10-bit comparator greater for signal <snake_x[9][9]_x_pos[9]_LessThan_168_o> created at line 265
    Found 9-bit comparator greater for signal <snake_y[9][8]_y_pos[8]_LessThan_169_o> created at line 265
    Found 11-bit comparator greater for signal <GND_11_o_BUS_0029_LessThan_171_o> created at line 265
    Found 10-bit comparator greater for signal <GND_11_o_BUS_0030_LessThan_173_o> created at line 265
    Found 4-bit comparator greater for signal <PWR_12_o_length[3]_LessThan_174_o> created at line 265
    Found 10-bit comparator greater for signal <snake_x[10][9]_x_pos[9]_LessThan_175_o> created at line 266
    Found 9-bit comparator greater for signal <snake_y[10][8]_y_pos[8]_LessThan_176_o> created at line 266
    Found 11-bit comparator greater for signal <GND_11_o_BUS_0031_LessThan_178_o> created at line 266
    Found 10-bit comparator greater for signal <GND_11_o_BUS_0032_LessThan_180_o> created at line 266
    Found 4-bit comparator greater for signal <PWR_12_o_length[3]_LessThan_181_o> created at line 266
    Found 10-bit comparator greater for signal <snake_x[11][9]_x_pos[9]_LessThan_182_o> created at line 267
    Found 9-bit comparator greater for signal <snake_y[11][8]_y_pos[8]_LessThan_183_o> created at line 267
    Found 11-bit comparator greater for signal <GND_11_o_BUS_0033_LessThan_185_o> created at line 267
    Found 10-bit comparator greater for signal <GND_11_o_BUS_0034_LessThan_187_o> created at line 267
    Found 4-bit comparator greater for signal <PWR_12_o_length[3]_LessThan_188_o> created at line 267
    Summary:
	inferred   6 Multiplier(s).
	inferred  34 Adder/Subtractor(s).
	inferred 282 D-type flip-flop(s).
	inferred  88 Comparator(s).
	inferred  70 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <snake_body> synthesized.

Synthesizing Unit <random_box>.
    Related source file is "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\random_box.v".
    Found 9-bit register for signal <rand_num>.
    Found 10-bit register for signal <rand_x>.
    Found 9-bit register for signal <rand_y>.
    Found 1-bit register for signal <flag>.
    Found 11-bit adder for signal <n0051> created at line 82.
    Found 10-bit adder for signal <n0053> created at line 82.
    Found 10-bit subtractor for signal <x_box> created at line 27.
    Found 9-bit subtractor for signal <y_box> created at line 28.
    Found 10-bit comparator greater for signal <x_box[9]_x_pos[9]_LessThan_17_o> created at line 82
    Found 9-bit comparator greater for signal <y_box[8]_y_pos[8]_LessThan_18_o> created at line 82
    Found 11-bit comparator greater for signal <GND_15_o_BUS_0001_LessThan_20_o> created at line 82
    Found 10-bit comparator greater for signal <GND_15_o_BUS_0002_LessThan_22_o> created at line 82
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <random_box> synthesized.

Synthesizing Unit <mod_10u_10u>.
    Related source file is "".
    Found 20-bit adder for signal <GND_16_o_b[9]_add_1_OUT> created at line 0.
    Found 19-bit adder for signal <GND_16_o_b[9]_add_3_OUT> created at line 0.
    Found 18-bit adder for signal <GND_16_o_b[9]_add_5_OUT> created at line 0.
    Found 17-bit adder for signal <GND_16_o_b[9]_add_7_OUT> created at line 0.
    Found 16-bit adder for signal <GND_16_o_b[9]_add_9_OUT> created at line 0.
    Found 15-bit adder for signal <GND_16_o_b[9]_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <GND_16_o_b[9]_add_13_OUT> created at line 0.
    Found 13-bit adder for signal <GND_16_o_b[9]_add_15_OUT> created at line 0.
    Found 12-bit adder for signal <GND_16_o_b[9]_add_17_OUT> created at line 0.
    Found 11-bit adder for signal <GND_16_o_b[9]_add_19_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_b[9]_add_21_OUT[9:0]> created at line 0.
    Found 20-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0011> created at line 0
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred  92 Multiplexer(s).
Unit <mod_10u_10u> synthesized.

Synthesizing Unit <mod_10u_4u>.
    Related source file is "".
    Found 14-bit adder for signal <GND_17_o_b[3]_add_1_OUT> created at line 0.
    Found 13-bit adder for signal <GND_17_o_b[3]_add_3_OUT> created at line 0.
    Found 12-bit adder for signal <GND_17_o_b[3]_add_5_OUT> created at line 0.
    Found 11-bit adder for signal <GND_17_o_b[3]_add_7_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_b[3]_add_9_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_17_o_add_11_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_17_o_add_13_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_17_o_add_15_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_17_o_add_17_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_17_o_add_19_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_17_o_add_21_OUT> created at line 0.
    Found 14-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0011> created at line 0
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred 101 Multiplexer(s).
Unit <mod_10u_4u> synthesized.

Synthesizing Unit <mod_9u_9u>.
    Related source file is "".
    Found 18-bit adder for signal <GND_18_o_b[8]_add_1_OUT> created at line 0.
    Found 17-bit adder for signal <GND_18_o_b[8]_add_3_OUT> created at line 0.
    Found 16-bit adder for signal <GND_18_o_b[8]_add_5_OUT> created at line 0.
    Found 15-bit adder for signal <GND_18_o_b[8]_add_7_OUT> created at line 0.
    Found 14-bit adder for signal <GND_18_o_b[8]_add_9_OUT> created at line 0.
    Found 13-bit adder for signal <GND_18_o_b[8]_add_11_OUT> created at line 0.
    Found 12-bit adder for signal <GND_18_o_b[8]_add_13_OUT> created at line 0.
    Found 11-bit adder for signal <GND_18_o_b[8]_add_15_OUT> created at line 0.
    Found 10-bit adder for signal <GND_18_o_b[8]_add_17_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_b[8]_add_19_OUT[8:0]> created at line 0.
    Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0010> created at line 0
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred  74 Multiplexer(s).
Unit <mod_9u_9u> synthesized.

Synthesizing Unit <mod_9u_4u>.
    Related source file is "".
    Found 13-bit adder for signal <GND_19_o_b[3]_add_1_OUT> created at line 0.
    Found 12-bit adder for signal <GND_19_o_b[3]_add_3_OUT> created at line 0.
    Found 11-bit adder for signal <GND_19_o_b[3]_add_5_OUT> created at line 0.
    Found 10-bit adder for signal <GND_19_o_b[3]_add_7_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_b[3]_add_9_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_19_o_add_11_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_19_o_add_13_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_19_o_add_15_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_19_o_add_17_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_19_o_add_19_OUT> created at line 0.
    Found 13-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0010> created at line 0
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred  82 Multiplexer(s).
Unit <mod_9u_4u> synthesized.

Synthesizing Unit <score_count>.
    Related source file is "\\mac\home\Downloads\pmodjstk_demo_verilog 2\PmodJSTK_Demo\score_count.v".
    Found 4-bit register for signal <led_1>.
    Found 4-bit register for signal <led_2>.
    Found 4-bit register for signal <led_3>.
    Found 4-bit register for signal <led_0>.
    Found 4-bit adder for signal <led_3[3]_GND_21_o_add_8_OUT> created at line 62.
    Found 4-bit adder for signal <led_2[3]_GND_21_o_add_9_OUT> created at line 65.
    Found 4-bit adder for signal <led_1[3]_GND_21_o_add_12_OUT> created at line 68.
    Found 4-bit adder for signal <led_0[3]_GND_21_o_add_16_OUT> created at line 71.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <score_count> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 6
 10x4-bit multiplier                                   : 2
 4x4-bit multiplier                                    : 2
 7x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 109
 10-bit adder                                          : 26
 10-bit subtractor                                     : 2
 11-bit adder                                          : 17
 11-bit subtractor                                     : 1
 12-bit adder                                          : 6
 13-bit adder                                          : 4
 14-bit adder                                          : 5
 15-bit adder                                          : 2
 16-bit adder                                          : 3
 17-bit adder                                          : 3
 18-bit adder                                          : 2
 19-bit adder                                          : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 24-bit adder                                          : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 17
 5-bit adder                                           : 4
 9-bit adder                                           : 9
 9-bit subtractor                                      : 2
# Registers                                            : 355
 1-bit register                                        : 322
 10-bit register                                       : 4
 11-bit register                                       : 2
 16-bit register                                       : 4
 17-bit register                                       : 1
 2-bit register                                        : 1
 24-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 6
 40-bit register                                       : 2
 5-bit register                                        : 4
 7-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 2
# Comparators                                          : 154
 10-bit comparator equal                               : 12
 10-bit comparator greater                             : 30
 10-bit comparator lessequal                           : 13
 11-bit comparator greater                             : 17
 11-bit comparator lessequal                           : 4
 12-bit comparator lessequal                           : 4
 13-bit comparator lessequal                           : 4
 14-bit comparator lessequal                           : 3
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 23
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 1
 9-bit comparator equal                                : 12
 9-bit comparator greater                              : 13
 9-bit comparator lessequal                            : 7
# Multiplexers                                         : 701
 1-bit 2-to-1 multiplexer                              : 661
 1-bit 4-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 7
 16-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 10
 40-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 6
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <DOUT_0> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_1> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_2> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_3> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_4> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_5> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_6> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_7> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_10> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_11> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_12> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_13> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_14> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_15> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_26> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_27> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_28> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_29> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_30> of sequential type is unconnected in block <SPI_Ctrl>.
WARNING:Xst:2677 - Node <DOUT_31> of sequential type is unconnected in block <SPI_Ctrl>.

Synthesizing (advanced) Unit <Binary_To_BCD>.
The following registers are absorbed into counter <shiftCount>: 1 register on signal <shiftCount>.
Unit <Binary_To_BCD> synthesized (advanced).

Synthesizing (advanced) Unit <ClkDiv_5Hz>.
The following registers are absorbed into counter <clkCount>: 1 register on signal <clkCount>.
Unit <ClkDiv_5Hz> synthesized (advanced).

Synthesizing (advanced) Unit <ClkDiv_66_67kHz>.
The following registers are absorbed into counter <clkCount>: 1 register on signal <clkCount>.
Unit <ClkDiv_66_67kHz> synthesized (advanced).

Synthesizing (advanced) Unit <PmodJSTK_Demo>.
The following registers are absorbed into counter <clkCount>: 1 register on signal <clkCount>.
	Multiplier <_snake_body/Mmult_n1024> in block <PmodJSTK_Demo> and adder/subtractor <ADDER_FOR_MULTADD_Madd2> in block <PmodJSTK_Demo> are combined into a MAC<_snake_body/Maddsub_n1024>.
	The following registers are also absorbed by the MAC: <_snake_body/threshold_y> in block <PmodJSTK_Demo>.
	Multiplier <_snake_body/Mmult_n1015> in block <PmodJSTK_Demo> and adder/subtractor <ADDER_FOR_MULTADD_Madd5> in block <PmodJSTK_Demo> are combined into a MAC<_snake_body/Maddsub_n1015>.
	The following registers are also absorbed by the MAC: <_snake_body/threshold_x> in block <PmodJSTK_Demo>.
	Multiplier <_snake_body/Mmult_bcdData_y[11]_PWR_12_o_MuLt_9_OUT> in block <PmodJSTK_Demo> and adder/subtractor <ADDER_FOR_MULTADD_Madd1> in block <PmodJSTK_Demo> are combined into a MAC<_snake_body/Maddsub_bcdData_y[11]_PWR_12_o_MuLt_9_OUT>.
	Multiplier <_snake_body/Mmult_bcdData_x[11]_PWR_12_o_MuLt_3_OUT> in block <PmodJSTK_Demo> and adder/subtractor <ADDER_FOR_MULTADD_Madd4> in block <PmodJSTK_Demo> are combined into a MAC<_snake_body/Maddsub_bcdData_x[11]_PWR_12_o_MuLt_3_OUT>.
	Multiplier <_snake_body/Mmult_bcdData_y[7]_PWR_12_o_MuLt_7_OUT> in block <PmodJSTK_Demo> and adder/subtractor <ADDER_FOR_MULTADD_Madd> in block <PmodJSTK_Demo> are combined into a MAC<_snake_body/Maddsub_bcdData_y[7]_PWR_12_o_MuLt_7_OUT>.
	The following registers are also absorbed by the MAC: <Y/BCDOUT> in block <PmodJSTK_Demo>.
	Multiplier <_snake_body/Mmult_bcdData_x[7]_PWR_12_o_MuLt_1_OUT> in block <PmodJSTK_Demo> and adder/subtractor <ADDER_FOR_MULTADD_Madd3> in block <PmodJSTK_Demo> are combined into a MAC<_snake_body/Maddsub_bcdData_x[7]_PWR_12_o_MuLt_1_OUT>.
	The following registers are also absorbed by the MAC: <X/BCDOUT> in block <PmodJSTK_Demo>.
Unit <PmodJSTK_Demo> synthesized (advanced).

Synthesizing (advanced) Unit <score_count>.
The following registers are absorbed into counter <led_3>: 1 register on signal <led_3>.
Unit <score_count> synthesized (advanced).

Synthesizing (advanced) Unit <snake_body>.
The following registers are absorbed into counter <length>: 1 register on signal <length>.
	The following adders/subtractors are grouped into adder tree <Madd_n0800_Madd1> :
 	<Madd_n1010[8:0]> in block <snake_body>, 	<Madd_n1013[11:0]_Madd> in block <snake_body>, 	<Madd_n0800_Madd> in block <snake_body>.
	The following adders/subtractors are grouped into adder tree <Madd_n0806_Madd1> :
 	<Madd_n1019[8:0]> in block <snake_body>, 	<Madd_n1022[11:0]_Madd> in block <snake_body>, 	<Madd_n0806_Madd> in block <snake_body>.
Unit <snake_body> synthesized (advanced).

Synthesizing (advanced) Unit <spiCtrl>.
The following registers are absorbed into counter <byteCnt>: 1 register on signal <byteCnt>.
Unit <spiCtrl> synthesized (advanced).

Synthesizing (advanced) Unit <spiMode0>.
The following registers are absorbed into counter <bitCount>: 1 register on signal <bitCount>.
Unit <spiMode0> synthesized (advanced).

Synthesizing (advanced) Unit <ssdCtrl>.
The following registers are absorbed into counter <CNT>: 1 register on signal <CNT>.
INFO:Xst:3231 - The small RAM <Mram_CNT[1]_GND_7_o_wide_mux_10_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CNT>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ssdCtrl> synthesized (advanced).

Synthesizing (advanced) Unit <vga640x480>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
Unit <vga640x480> synthesized (advanced).
WARNING:Xst:2677 - Node <Y/BCDOUT_0> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <Y/BCDOUT_1> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <Y/BCDOUT_2> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <Y/BCDOUT_3> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <X/BCDOUT_0> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <X/BCDOUT_1> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <X/BCDOUT_2> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <X/BCDOUT_3> of sequential type is unconnected in block <PmodJSTK_Demo>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 6
 10x4-to-11-bit MAC                                    : 2
 4x4-to-11-bit MAC                                     : 2
 7x4-to-11-bit MAC                                     : 2
# Adders/Subtractors                                   : 91
 10-bit adder                                          : 35
 10-bit subtractor                                     : 2
 11-bit adder                                          : 13
 11-bit subtractor                                     : 1
 17-bit adder                                          : 1
 26-bit adder                                          : 1
 4-bit adder                                           : 17
 9-bit adder                                           : 19
 9-bit subtractor                                      : 2
# Counters                                             : 12
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
 5-bit up counter                                      : 4
# Registers                                            : 570
 Flip-Flops                                            : 570
# Comparators                                          : 154
 10-bit comparator equal                               : 12
 10-bit comparator greater                             : 30
 10-bit comparator lessequal                           : 13
 11-bit comparator greater                             : 17
 11-bit comparator lessequal                           : 4
 12-bit comparator lessequal                           : 4
 13-bit comparator lessequal                           : 4
 14-bit comparator lessequal                           : 3
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 23
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 1
 9-bit comparator equal                                : 12
 9-bit comparator greater                              : 13
 9-bit comparator lessequal                            : 7
# Multiplexers                                         : 692
 1-bit 2-to-1 multiplexer                              : 661
 1-bit 4-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 8
 40-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 6
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <STATE[1:3]> with gray encoding.
Optimizing FSM <FSM_2> on signal <STATE[1:3]> with gray encoding.
Optimizing FSM <FSM_2> on signal <STATE[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 011   | 011
 110   | 010
 010   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <direction[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <PmodJSTK_Int/SPI_Ctrl/FSM_0> on signal <pState[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <PmodJSTK_Int/SPI_Int/FSM_1> on signal <pState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
WARNING:Xst:1293 - FF/Latch <sndData_2> has a constant value of 0 in block <spiCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sndData_3> has a constant value of 0 in block <spiCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sndData_4> has a constant value of 0 in block <spiCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sndData_5> has a constant value of 0 in block <spiCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sndData_6> has a constant value of 0 in block <spiCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pix_stb> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_0> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_1> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_2> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_3> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_4> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_5> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_6> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_7> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_8> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_9> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_10> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_11> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_12> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:1710 - FF/Latch <rand_x_9> (without init value) has a constant value of 0 in block <random_box>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <PmodJSTK_Demo> ...
WARNING:Xst:1710 - FF/Latch <_snake_body/snake_y<0>_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_x<0>_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_y_1_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_x_1_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_y_2_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_x_2_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_y_3_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_x_3_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_y_4_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_x_4_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_y_5_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_x_5_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_x_6_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_y_6_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_y_7_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_x_7_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_y_8_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_x_8_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_y_9_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_x_9_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_y_10_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_x_10_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_y_11_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_snake_body/snake_x_11_0> (without init value) has a constant value of 0 in block <PmodJSTK_Demo>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <spiCtrl> ...

Optimizing unit <spiMode0> ...

Optimizing unit <vga640x480> ...

Optimizing unit <random_box> ...
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rand_y_0> is unconnected in block <random_box>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rand_x_0> is unconnected in block <random_box>.

Optimizing unit <score_count> ...

Optimizing unit <ssdCtrl> ...
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_31> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_30> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_29> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_28> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_27> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_26> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_15> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_14> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_13> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_12> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_11> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_10> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_7> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_6> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_5> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_4> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_3> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_2> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_1> of sequential type is unconnected in block <PmodJSTK_Demo>.
WARNING:Xst:2677 - Node <PmodJSTK_Int/SPI_Ctrl/DOUT_0> of sequential type is unconnected in block <PmodJSTK_Demo>.
INFO:Xst:2261 - The FF/Latch <Y/shiftCount_0> in Unit <PmodJSTK_Demo> is equivalent to the following 2 FFs/Latches, which will be removed : <X/shiftCount_0> <BtoBCD/shiftCount_0> 
INFO:Xst:2261 - The FF/Latch <Y/shiftCount_1> in Unit <PmodJSTK_Demo> is equivalent to the following 2 FFs/Latches, which will be removed : <X/shiftCount_1> <BtoBCD/shiftCount_1> 
INFO:Xst:2261 - The FF/Latch <Y/shiftCount_2> in Unit <PmodJSTK_Demo> is equivalent to the following 2 FFs/Latches, which will be removed : <X/shiftCount_2> <BtoBCD/shiftCount_2> 
INFO:Xst:2261 - The FF/Latch <Y/shiftCount_3> in Unit <PmodJSTK_Demo> is equivalent to the following 2 FFs/Latches, which will be removed : <X/shiftCount_3> <BtoBCD/shiftCount_3> 
INFO:Xst:2261 - The FF/Latch <Y/STATE_FSM_FFd1> in Unit <PmodJSTK_Demo> is equivalent to the following 2 FFs/Latches, which will be removed : <X/STATE_FSM_FFd1> <BtoBCD/STATE_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <Y/shiftCount_4> in Unit <PmodJSTK_Demo> is equivalent to the following 2 FFs/Latches, which will be removed : <X/shiftCount_4> <BtoBCD/shiftCount_4> 
INFO:Xst:2261 - The FF/Latch <Y/STATE_FSM_FFd2> in Unit <PmodJSTK_Demo> is equivalent to the following 2 FFs/Latches, which will be removed : <X/STATE_FSM_FFd2> <BtoBCD/STATE_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <Y/STATE_FSM_FFd3> in Unit <PmodJSTK_Demo> is equivalent to the following 2 FFs/Latches, which will be removed : <X/STATE_FSM_FFd3> <BtoBCD/STATE_FSM_FFd3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PmodJSTK_Demo, actual ratio is 21.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 573
 Flip-Flops                                            : 573

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : PmodJSTK_Demo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1751
#      GND                         : 1
#      INV                         : 40
#      LUT1                        : 72
#      LUT2                        : 146
#      LUT3                        : 119
#      LUT4                        : 489
#      LUT5                        : 158
#      LUT6                        : 309
#      MUXCY                       : 304
#      MUXF7                       : 9
#      VCC                         : 1
#      XORCY                       : 103
# FlipFlops/Latches                : 573
#      FD                          : 19
#      FDC                         : 3
#      FDCE                        : 187
#      FDE                         : 21
#      FDP                         : 6
#      FDR                         : 91
#      FDR_1                       : 7
#      FDRE                        : 159
#      FDRE_1                      : 72
#      FDS                         : 1
#      FDSE                        : 6
#      FDSE_1                      : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 5
#      OBUF                        : 24
# DSPs                             : 6
#      DSP48A1                     : 6

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             573  out of  18224     3%  
 Number of Slice LUTs:                 1333  out of   9112    14%  
    Number used as Logic:              1333  out of   9112    14%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1506
   Number with an unused Flip Flop:     933  out of   1506    61%  
   Number with an unused LUT:           173  out of   1506    11%  
   Number of fully used LUT-FF pairs:   400  out of   1506    26%  
   Number of unique control sets:        46

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  30  out of    232    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      6  out of     32    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 470   |
PmodJSTK_Int/SerialClock/CLKOUT    | BUFG                   | 96    |
DCLK                               | NONE(DispCtrl/CNT_1)   | 13    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.825ns (Maximum Frequency: 127.802MHz)
   Minimum input arrival time before clock: 5.462ns
   Maximum output required time after clock: 14.701ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 7.825ns (frequency: 127.802MHz)
  Total number of paths / destination ports: 25602 / 1024
-------------------------------------------------------------------------
Delay:               7.825ns (Levels of Logic = 11)
  Source:            _random_box/rand_y_6 (FF)
  Destination:       _snake_body/length_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: _random_box/rand_y_6 to _snake_body/length_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.447   1.247  _random_box/rand_y_6 (_random_box/rand_y_6)
     LUT6:I0->O            1   0.203   0.000  _random_box/rand_y[8]_PWR_15_o_mod_14/Mmux_a[0]_a[8]_MUX_1277_o13_G (N198)
     MUXF7:I1->O           2   0.140   0.721  _random_box/rand_y[8]_PWR_15_o_mod_14/Mmux_a[0]_a[8]_MUX_1277_o13 (_random_box/rand_y[8]_PWR_15_o_mod_14/Madd_a[8]_GND_19_o_add_19_OUT_Madd_lut<3>)
     LUT4:I2->O            1   0.203   0.000  _random_box/Msub_y_box_lut<1>1 (_random_box/Msub_y_box_lut<1>)
     MUXCY:S->O            1   0.172   0.000  _random_box/Msub_y_box_cy<1> (_random_box/Msub_y_box_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  _random_box/Msub_y_box_cy<2> (_random_box/Msub_y_box_cy<2>)
     XORCY:CI->O           8   0.180   0.907  _random_box/Msub_y_box_xor<3> (box_y<3>)
     LUT6:I4->O            1   0.203   0.580  _snake_body/_n1391_inv22_SW0 (N141)
     LUT5:I4->O            2   0.205   0.617  _snake_body/_n1391_inv23 (_snake_body/_n1391_inv23)
     LUT6:I5->O            1   0.205   0.580  _snake_body/_n1391_inv1_SW0 (N153)
     LUT6:I5->O            4   0.205   0.684  _snake_body/_n1391_inv1 (_snake_body/_n1391_inv)
     LUT3:I2->O            1   0.205   0.000  _snake_body/length_0_rstpot (_snake_body/length_0_rstpot)
     FD:D                      0.102          _snake_body/length_0
    ----------------------------------------
    Total                      7.825ns (2.489ns logic, 5.336ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PmodJSTK_Int/SerialClock/CLKOUT'
  Clock period: 5.899ns (frequency: 169.517MHz)
  Total number of paths / destination ports: 459 / 181
-------------------------------------------------------------------------
Delay:               2.950ns (Levels of Logic = 1)
  Source:            PmodJSTK_Int/SPI_Int/pState_FSM_FFd1 (FF)
  Destination:       PmodJSTK_Int/SPI_Int/rSR_7 (FF)
  Source Clock:      PmodJSTK_Int/SerialClock/CLKOUT falling
  Destination Clock: PmodJSTK_Int/SerialClock/CLKOUT rising

  Data Path: PmodJSTK_Int/SPI_Int/pState_FSM_FFd1 to PmodJSTK_Int/SPI_Int/rSR_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q           19   0.447   1.176  PmodJSTK_Int/SPI_Int/pState_FSM_FFd1 (PmodJSTK_Int/SPI_Int/pState_FSM_FFd1)
     LUT3:I1->O            8   0.203   0.802  PmodJSTK_Int/SPI_Int/_n0070_inv1 (PmodJSTK_Int/SPI_Int/_n0070_inv)
     FDRE:CE                   0.322          PmodJSTK_Int/SPI_Int/rSR_0
    ----------------------------------------
    Total                      2.950ns (0.972ns logic, 1.978ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DCLK'
  Clock period: 4.257ns (frequency: 234.910MHz)
  Total number of paths / destination ports: 95 / 13
-------------------------------------------------------------------------
Delay:               4.257ns (Levels of Logic = 3)
  Source:            DispCtrl/CNT_1 (FF)
  Destination:       DispCtrl/SEG_6 (FF)
  Source Clock:      DCLK rising
  Destination Clock: DCLK rising

  Data Path: DispCtrl/CNT_1 to DispCtrl/SEG_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.447   1.297  DispCtrl/CNT_1 (DispCtrl/CNT_1)
     LUT6:I0->O            1   0.203   0.684  DispCtrl/Mmux_muxData<3>12 (DispCtrl/Mmux_muxData<3>11)
     LUT4:I2->O            7   0.203   1.118  DispCtrl/Mmux_muxData<3>13 (DispCtrl/muxData<3>)
     LUT5:I0->O            1   0.203   0.000  DispCtrl/Mmux_muxData[3]_PWR_7_o_mux_6_OUT41 (DispCtrl/muxData[3]_PWR_7_o_mux_6_OUT<3>)
     FD:D                      0.102          DispCtrl/SEG_3
    ----------------------------------------
    Total                      4.257ns (1.158ns logic, 3.099ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 484 / 480
-------------------------------------------------------------------------
Offset:              5.462ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       genSndRec/clkCount_0 (FF)
  Destination Clock: CLK rising

  Data Path: RST to genSndRec/clkCount_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           515   1.222   2.435  RST_IBUF (RST_IBUF)
     LUT5:I0->O           24   0.203   1.172  genSndRec/clkCount[23]_PWR_8_o_equal_3_o_01 (genSndRec/clkCount[23]_PWR_8_o_equal_3_o_0)
     FDR:R                     0.430          genSndRec/clkCount_0
    ----------------------------------------
    Total                      5.462ns (1.855ns logic, 3.607ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PmodJSTK_Int/SerialClock/CLKOUT'
  Total number of paths / destination ports: 99 / 99
-------------------------------------------------------------------------
Offset:              4.629ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       PmodJSTK_Int/SPI_Int/CE (FF)
  Destination Clock: PmodJSTK_Int/SerialClock/CLKOUT falling

  Data Path: RST to PmodJSTK_Int/SPI_Int/CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           515   1.222   2.195  RST_IBUF (RST_IBUF)
     LUT3:I1->O            1   0.203   0.579  PmodJSTK_Int/SPI_Int/_n0058_inv11 (PmodJSTK_Int/SPI_Int/_n0058_inv_0)
     FDR_1:R                   0.430          PmodJSTK_Int/SPI_Int/CE
    ----------------------------------------
    Total                      4.629ns (1.855ns logic, 2.774ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DCLK'
  Total number of paths / destination ports: 95 / 11
-------------------------------------------------------------------------
Offset:              5.186ns (Levels of Logic = 3)
  Source:            RST (PAD)
  Destination:       DispCtrl/SEG_6 (FF)
  Destination Clock: DCLK rising

  Data Path: RST to DispCtrl/SEG_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           515   1.222   2.338  RST_IBUF (RST_IBUF)
     LUT4:I0->O            7   0.203   1.118  DispCtrl/Mmux_muxData<3>13 (DispCtrl/muxData<3>)
     LUT5:I0->O            1   0.203   0.000  DispCtrl/Mmux_muxData[3]_PWR_7_o_mux_6_OUT41 (DispCtrl/muxData[3]_PWR_7_o_mux_6_OUT<3>)
     FD:D                      0.102          DispCtrl/SEG_3
    ----------------------------------------
    Total                      5.186ns (1.730ns logic, 3.456ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DCLK'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            DispCtrl/AN_3 (FF)
  Destination:       AN<3> (PAD)
  Source Clock:      DCLK rising

  Data Path: DispCtrl/AN_3 to AN<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  DispCtrl/AN_3 (DispCtrl/AN_3)
     OBUF:I->O                 2.571          AN_3_OBUF (AN<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 116290 / 9
-------------------------------------------------------------------------
Offset:              14.701ns (Levels of Logic = 14)
  Source:            vga_display/h_count_7 (FF)
  Destination:       vgaRed<2> (PAD)
  Source Clock:      CLK rising

  Data Path: vga_display/h_count_7 to vgaRed<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.447   1.277  vga_display/h_count_7 (vga_display/h_count_7)
     LUT6:I1->O           52   0.203   1.789  vga_display/Mmux_n003611 (x_counter<0>)
     LUT4:I1->O            1   0.205   0.000  _snake_body/Mcompar_GND_11_o_BUS_0031_LessThan_178_o_lut<0> (_snake_body/Mcompar_GND_11_o_BUS_0031_LessThan_178_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  _snake_body/Mcompar_GND_11_o_BUS_0031_LessThan_178_o_cy<0> (_snake_body/Mcompar_GND_11_o_BUS_0031_LessThan_178_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  _snake_body/Mcompar_GND_11_o_BUS_0031_LessThan_178_o_cy<1> (_snake_body/Mcompar_GND_11_o_BUS_0031_LessThan_178_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  _snake_body/Mcompar_GND_11_o_BUS_0031_LessThan_178_o_cy<2> (_snake_body/Mcompar_GND_11_o_BUS_0031_LessThan_178_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.580  _snake_body/Mcompar_GND_11_o_BUS_0031_LessThan_178_o_cy<3> (_snake_body/Mcompar_GND_11_o_BUS_0031_LessThan_178_o_cy<3>)
     LUT5:I4->O            1   0.205   0.924  _snake_body/Mcompar_GND_11_o_BUS_0031_LessThan_178_o_cy<4>_SW0 (N159)
     LUT6:I1->O            1   0.203   0.684  _snake_body/Mcompar_GND_11_o_BUS_0031_LessThan_178_o_cy<4> (_snake_body/Mcompar_GND_11_o_BUS_0031_LessThan_178_o_cy<4>)
     LUT6:I4->O            1   0.203   0.944  _snake_body/snake_vga6_SW0 (N179)
     LUT6:I0->O            1   0.203   0.944  _snake_body/snake_vga6 (_snake_body/snake_vga6)
     LUT6:I0->O            1   0.203   0.827  _snake_body/snake_vga7 (_snake_body/snake_vga7)
     LUT6:I2->O            1   0.203   0.808  _snake_body/snake_vga8 (_snake_body/snake_vga8)
     LUT6:I3->O            3   0.205   0.650  _snake_body/snake_vga14 (vgaRed_0_OBUF)
     OBUF:I->O                 2.571          vgaRed_2_OBUF (vgaRed<2>)
    ----------------------------------------
    Total                     14.701ns (5.274ns logic, 9.427ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PmodJSTK_Int/SerialClock/CLKOUT'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.555ns (Levels of Logic = 2)
  Source:            PmodJSTK_Int/SPI_Int/CE (FF)
  Destination:       SCLK (PAD)
  Source Clock:      PmodJSTK_Int/SerialClock/CLKOUT falling

  Data Path: PmodJSTK_Int/SPI_Int/CE to SCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            3   0.447   0.755  PmodJSTK_Int/SPI_Int/CE (PmodJSTK_Int/SPI_Int/CE)
     LUT2:I0->O            1   0.203   0.579  PmodJSTK_Int/SPI_Int/Mmux_SCLK11 (SCLK_OBUF)
     OBUF:I->O                 2.571          SCLK_OBUF (SCLK)
    ----------------------------------------
    Total                      4.555ns (3.221ns logic, 1.334ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
CLK                            |    7.825|         |         |         |
PmodJSTK_Int/SerialClock/CLKOUT|         |    2.486|         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.063|         |         |         |
DCLK           |    4.257|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PmodJSTK_Int/SerialClock/CLKOUT
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
CLK                            |         |         |    1.633|         |
PmodJSTK_Int/SerialClock/CLKOUT|    1.165|    2.950|    3.933|         |
-------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 23.42 secs
 
--> 

Total memory usage is 547580 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  117 (   0 filtered)
Number of infos    :   14 (   0 filtered)

