{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690882096695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690882096696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 01 14:58:16 2023 " "Processing started: Tue Aug 01 14:58:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690882096696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1690882096696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off priencoder -c priencoder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off priencoder -c priencoder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1690882096696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1690882097003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1690882097003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file priencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 priencoder " "Found entity 1: priencoder" {  } { { "priencoder.v" "" { Text "D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Priority_Encoder/priencoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690882107063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690882107063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priencoder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file priencoder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 priencoder_tb " "Found entity 1: priencoder_tb" {  } { { "priencoder_tb.v" "" { Text "D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Priority_Encoder/priencoder_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690882107066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690882107066 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a priencoder_tb.v(15) " "Verilog HDL error at priencoder_tb.v(15): object \"a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "priencoder_tb.v" "" { Text "D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Priority_Encoder/priencoder_tb.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1690882107071 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a priencoder_tb.v(16) " "Verilog HDL error at priencoder_tb.v(16): object \"a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "priencoder_tb.v" "" { Text "D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Priority_Encoder/priencoder_tb.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1690882107071 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a priencoder_tb.v(17) " "Verilog HDL error at priencoder_tb.v(17): object \"a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "priencoder_tb.v" "" { Text "D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Priority_Encoder/priencoder_tb.v" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1690882107071 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a priencoder_tb.v(18) " "Verilog HDL error at priencoder_tb.v(18): object \"a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "priencoder_tb.v" "" { Text "D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Priority_Encoder/priencoder_tb.v" 18 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1690882107071 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a priencoder_tb.v(19) " "Verilog HDL error at priencoder_tb.v(19): object \"a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "priencoder_tb.v" "" { Text "D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Priority_Encoder/priencoder_tb.v" 19 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1690882107071 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a priencoder_tb.v(20) " "Verilog HDL error at priencoder_tb.v(20): object \"a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "priencoder_tb.v" "" { Text "D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Priority_Encoder/priencoder_tb.v" 20 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1690882107071 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a priencoder_tb.v(21) " "Verilog HDL error at priencoder_tb.v(21): object \"a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "priencoder_tb.v" "" { Text "D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Priority_Encoder/priencoder_tb.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1690882107071 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a priencoder_tb.v(22) " "Verilog HDL error at priencoder_tb.v(22): object \"a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "priencoder_tb.v" "" { Text "D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Priority_Encoder/priencoder_tb.v" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1690882107071 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 8 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690882107088 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 01 14:58:27 2023 " "Processing ended: Tue Aug 01 14:58:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690882107088 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690882107088 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690882107088 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1690882107088 ""}
