// Seed: 3702426470
module module_0 #(
    parameter id_1 = 32'd15
) ();
  wire _id_1;
  if (-1) begin : LABEL_0
    wire [id_1 : id_1] id_2;
  end
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  inout reg id_12;
  output wor id_11;
  output reg id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  for (id_15 = -1; -1; id_11++) begin : LABEL_0
    assign id_9 = (id_13);
  end
  parameter [-1 : 1 'd0] id_16 = -1 * -1 - -1;
  logic [ 1 : 1] id_17;
  logic [1 : -1] id_18;
  ;
  logic id_19;
  wire  id_20;
  assign id_10 = id_16 == -1;
  module_0 modCall_1 ();
  id_21 :
  assert property (@(1'd0) id_18)
  else;
  always id_10 = 1;
  assign id_21 = 1;
  assign id_12 = ~id_19;
  parameter id_22 = 1;
  always id_12 = new[-1];
  logic id_23 = id_9;
endmodule
