# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2022.09
# platform  : Linux 3.10.0-1160.el7.x86_64
# version   : 2022.09p001 64 bits
# build date: 2022.10.25 11:32:28 UTC
# ----------------------------------------
# started   : 2025-01-29 01:58:51 CST
# hostname  : icpc.(none)
# pid       : 25024
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:33100' '-nowindow' '-style' 'windows' '-data' 'AAAA5nicbY7BCoJQFETPS9xGP6L9gDtpZ0QF1U7ENALRSItoU5/an7zGF0JBA/fOzGXuu88A0cNai4N3V5uQMGfFTH3BRgw7phTcONFwppNbS5VSWzJNCk1iqb1UTe58xdGpmvaPD5XNtO9gXh8mMnzDLJ8/DP4QVI1UYwI92JBy4KID/aTUN6860Olc1YffgRsgGg==' '-proj' '/home/master/Dataset/VGA/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/master/Dataset/VGA/jgproject/.tmp/.initCmds.tcl' 'fpv.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2022 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/master/Dataset/VGA/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/master/.config/cadence/jasper.conf".
% analyze -clear
% analyze -sv12 ./VGA.sv
[-- (VERI-1482)] Analyzing Verilog file '/export/SoftWare/Cadence/JASPERGOLD22.09.001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './VGA.sv'
% analyze -sv12 ./VGA_sva.sv
[-- (VERI-1482)] Analyzing Verilog file './VGA_sva.sv'
% analyze -sv12 ./VGA_bind.svh
[-- (VERI-1482)] Analyzing Verilog file './VGA_bind.svh'
% 
% elaborate -top VGA
INFO (ISW003): Top module name is "VGA".
[INFO (HIER-8002)] ./VGA.sv(64): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./VGA_sva.sv(1): compiling module 'VGA_sva'
[INFO (VERI-1018)] ./VGA.sv(1): compiling module 'VGA'
[WARN (VERI-1209)] ./VGA.sv(34): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] ./VGA.sv(38): expression size 32 truncated to fit in target size 5
[INFO (VERI-8005)] ./VGA.sv(18): Unintentional Sequential element inferred for h_cnt read before write using blocking assignment
[INFO (VERI-8005)] ./VGA.sv(19): Unintentional Sequential element inferred for v_cnt read before write using blocking assignment
[INFO (VERI-8005)] ./VGA.sv(20): Unintentional Sequential element inferred for h_sync read before write using blocking assignment
[INFO (VERI-8005)] ./VGA.sv(21): Unintentional Sequential element inferred for v_sync read before write using blocking assignment
[INFO (VERI-8005)] ./VGA.sv(1): Unintentional Sequential element inferred for disp_ena read before write using blocking assignment
[INFO (VERI-8005)] ./VGA.sv(1): Unintentional Sequential element inferred for col read before write using blocking assignment
[INFO (VERI-8005)] ./VGA.sv(1): Unintentional Sequential element inferred for row read before write using blocking assignment
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
VGA
[<embedded>] % 
[<embedded>] % clock clk
[<embedded>] % reset -expression rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3NZbhPDfiY2AbBQnsjfOxn6c+6e6yL+/e8fYmWaKaTqwEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 25 of 27 design flops, 0 of 0 design latches, 3 of 3 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom4: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom5: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
0: Using multistage preprocessing
0: Starting reduce
ADcustom6: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Ncustom7: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom8: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.00 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 25145@icpc(local) jg_25024_icpc_1
0.0.N: Proofgrid shell started at 25144@icpc(local) jg_25024_icpc_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "VGA.u_VGA_sva.p1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.Ht: Proofgrid shell started at 25178@icpc(local) jg_25024_icpc_1
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.B: Proofgrid shell started at 25179@icpc(local) jg_25024_icpc_1
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "VGA.u_VGA_sva.p1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.16 s]
0.0.N: Trace Attempt  2	[0.16 s]
0.0.N: Trace Attempt  3	[0.16 s]
0.0.N: Trace Attempt  4	[0.16 s]
0.0.N: Trace Attempt  5	[0.16 s]
0.0.N: Trace Attempt  1	[0.58 s]
0.0.N: Trace Attempt  2	[0.58 s]
0.0.N: Trace Attempt  3	[0.58 s]
0.0.N: Trace Attempt  4	[0.58 s]
0.0.N: Trace Attempt  5	[0.58 s]
0.0.N: Trace Attempt  1	[2.06 s]
0.0.N: Trace Attempt  2	[2.06 s]
0.0.N: Trace Attempt  3	[2.06 s]
0.0.N: Trace Attempt  4	[2.06 s]
0.0.N: Trace Attempt  5	[2.06 s]
0.0.N: Trace Attempt  1	[3.06 s]
0.0.N: Trace Attempt  2	[3.06 s]
0.0.N: Trace Attempt  3	[3.06 s]
0.0.N: Trace Attempt  4	[3.06 s]
0.0.N: Trace Attempt  5	[3.06 s]
0.0.Hp: Trace Attempt 512	[4.01 s]
0.0.N: Trace Attempt  1	[4.06 s]
0.0.N: Trace Attempt  2	[4.06 s]
0.0.N: Trace Attempt  3	[4.06 s]
0.0.N: Trace Attempt  4	[4.07 s]
0.0.N: Trace Attempt  5	[4.07 s]
0.0.Ht: Trace Attempt 1768	[4.00 s]
0.0.B: Trace Attempt 1769	[4.00 s]
0.0.N: Trace Attempt  1	[5.47 s]
0.0.N: Trace Attempt  2	[5.47 s]
0.0.N: Trace Attempt  3	[5.47 s]
0.0.N: Trace Attempt  4	[5.47 s]
0.0.N: Trace Attempt  5	[5.47 s]
0.0.N: Trace Attempt  1	[6.91 s]
0.0.N: Trace Attempt  2	[6.91 s]
0.0.N: Trace Attempt  3	[6.91 s]
0.0.N: Trace Attempt  4	[6.92 s]
0.0.N: Trace Attempt  5	[6.92 s]
0.0.Hp: Trace Attempt 728	[8.02 s]
0.0.Ht: Trace Attempt 2300	[8.01 s]
0.0.B: Trace Attempt 2075	[8.01 s]
0.0.N: Trace Attempt 207	[10.94 s]
0.0.Hp: Trace Attempt 889	[12.03 s]
0.0.Ht: Trace Attempt 2730	[12.01 s]
0.0.B: Trace Attempt 2299	[12.03 s]
0.0.N: Trace Attempt  1	[14.17 s]
0.0.N: Trace Attempt  2	[14.17 s]
0.0.N: Trace Attempt  3	[14.17 s]
0.0.N: Trace Attempt  4	[14.17 s]
0.0.N: Trace Attempt  5	[14.18 s]
0.0.Hp: Trace Attempt 1025	[16.04 s]
0.0.B: Trace Attempt 2494	[16.03 s]
0.0.Ht: Trace Attempt 3090	[16.16 s]
0.0.N: Trace Attempt 206	[18.22 s]
0.0.Hp: Trace Attempt 1144	[20.05 s]
0.0.B: Trace Attempt 2673	[20.05 s]
0.0.Ht: Trace Attempt 3380	[20.16 s]
0.0.N: Trace Attempt  1	[21.40 s]
0.0.N: Trace Attempt  2	[21.40 s]
0.0.N: Trace Attempt  3	[21.40 s]
0.0.N: Trace Attempt  4	[21.41 s]
0.0.N: Trace Attempt  5	[21.41 s]
0.0.Hp: Trace Attempt 1253	[24.06 s]
0.0.B: Trace Attempt 2836	[24.06 s]
0.0.Ht: Trace Attempt 3576	[24.16 s]
0.0.N: Trace Attempt 206	[25.45 s]
0.0.Hp: Trace Attempt 1352	[28.09 s]
0.0.B: Trace Attempt 2990	[28.08 s]
0.0.Ht: Trace Attempt 3699	[28.18 s]
0.0.N: Trace Attempt  1	[28.89 s]
0.0.N: Trace Attempt  2	[28.90 s]
0.0.N: Trace Attempt  3	[28.90 s]
0.0.N: Trace Attempt  4	[28.90 s]
0.0.N: Trace Attempt  5	[28.90 s]
0.0.Hp: Trace Attempt 1444	[32.12 s]
0.0.B: Trace Attempt 3131	[32.11 s]
0.0.Ht: Trace Attempt 3776	[32.54 s]
0.0.N: Trace Attempt 207	[32.91 s]
0.0.Hp: Trace Attempt 1532	[36.13 s]
0.0.B: Trace Attempt 3272	[36.13 s]
0.0.N: Trace Attempt  1	[36.34 s]
0.0.N: Trace Attempt  2	[36.34 s]
0.0.N: Trace Attempt  3	[36.34 s]
0.0.N: Trace Attempt  4	[36.34 s]
0.0.N: Trace Attempt  5	[36.34 s]
0.0.Ht: Trace Attempt 4067	[36.59 s]
0.0.Hp: Trace Attempt 1612	[40.19 s]
0.0.B: Trace Attempt 3394	[40.13 s]
0.0.N: Trace Attempt 187	[40.35 s]
0.0.Ht: Trace Attempt 4288	[40.60 s]
0.0.Hp: Trace Attempt 1686	[44.20 s]
0.0.B: Trace Attempt 3510	[44.14 s]
0.0.N: Trace Attempt 252	[44.50 s]
0.0.N: Trace Attempt  1	[44.51 s]
0.0.N: Trace Attempt  2	[44.51 s]
0.0.N: Trace Attempt  3	[44.51 s]
0.0.N: Trace Attempt  4	[44.51 s]
0.0.N: Trace Attempt  5	[44.51 s]
0.0.Ht: Trace Attempt 4427	[44.61 s]
0.0.Hp: Trace Attempt 1757	[48.21 s]
0.0.B: Trace Attempt 3623	[48.15 s]
0.0.N: Trace Attempt 185	[48.53 s]
0.0.Ht: Trace Attempt 4590	[48.62 s]
0.0.Hp: Trace Attempt 1827	[52.23 s]
0.0.B: Trace Attempt 3698	[52.20 s]
0.0.N: Trace Attempt 253	[52.75 s]
0.0.Ht: Trace Attempt 4873	[52.68 s]
0.0.N: Trace Attempt  1	[52.77 s]
0.0.N: Trace Attempt  2	[52.77 s]
0.0.N: Trace Attempt  3	[52.77 s]
0.0.N: Trace Attempt  4	[52.77 s]
0.0.N: Trace Attempt  5	[52.77 s]
0.0.B: Trace Attempt 3775	[56.25 s]
0.0.Hp: Trace Attempt 1863	[56.36 s]
0.0.N: Trace Attempt 187	[56.79 s]
0.0.Ht: Trace Attempt 5041	[56.72 s]
0.0.B: Trace Attempt 3843	[60.28 s]
0.0.Ht: Trace Attempt 5172	[60.73 s]
0.0.Hp: Trace Attempt 1888	[61.11 s]
0.0.N: Trace Attempt 254	[61.17 s]
0.0.N: Trace Attempt  1	[61.18 s]
0.0.N: Trace Attempt  2	[61.18 s]
0.0.N: Trace Attempt  3	[61.18 s]
0.0.N: Trace Attempt  4	[61.18 s]
0.0.N: Trace Attempt  5	[61.18 s]
0.0.B: Trace Attempt 3917	[64.39 s]
0.0.Ht: Trace Attempt 5338	[64.75 s]
0.0.Hp: Trace Attempt 1902	[65.20 s]
0.0.N: Trace Attempt 172	[65.20 s]
0.0.B: Trace Attempt 3976	[68.45 s]
0.0.Ht: Trace Attempt 5418	[68.81 s]
0.0.Hp: Trace Attempt 1927	[69.32 s]
0.0.N: Trace Attempt 255	[69.50 s]
0.0.N: Trace Attempt  1	[69.50 s]
0.0.N: Trace Attempt  2	[69.50 s]
0.0.N: Trace Attempt  3	[69.50 s]
0.0.N: Trace Attempt  4	[69.50 s]
0.0.N: Trace Attempt  5	[69.51 s]
0.0.B: Trace Attempt 4032	[72.48 s]
0.0.Ht: Trace Attempt 5499	[72.83 s]
0.0.Hp: Trace Attempt 1955	[73.34 s]
0.0.N: Trace Attempt 212	[73.52 s]
0.0.B: Trace Attempt 4093	[76.51 s]
0.0.Ht: Trace Attempt 5547	[76.86 s]
0.0.Hp: Trace Attempt 1983	[77.37 s]
0.0.N: Trace Attempt 255	[78.31 s]
0.0.N: Trace Attempt  1	[79.64 s]
0.0.N: Trace Attempt  2	[79.64 s]
0.0.N: Trace Attempt  3	[79.64 s]
0.0.N: Trace Attempt  4	[79.64 s]
0.0.N: Trace Attempt  5	[79.64 s]
0.0.B: Trace Attempt 4154	[80.54 s]
0.0.Ht: Trace Attempt 5603	[81.11 s]
0.0.Hp: Trace Attempt 2009	[81.42 s]
0.0.N: Trace Attempt 194	[83.65 s]
0.0.B: Trace Attempt 4214	[84.60 s]
0.0.Ht: Trace Attempt 5765	[85.11 s]
0.0.Hp: Trace Attempt 2038	[85.46 s]
0.0.N: Trace Attempt 250	[87.75 s]
0.0.B: Trace Attempt 4274	[88.67 s]
0.0.Ht: Trace Attempt 5911	[89.11 s]
0.0.Hp: Trace Attempt 2065	[89.52 s]
0.0.N: Trace Attempt 305	[91.86 s]
0.0.B: Trace Attempt 4325	[92.68 s]
0.0.Ht: Trace Attempt 6029	[93.12 s]
0.0.Hp: Trace Attempt 2089	[93.53 s]
0.0.N: Trace Attempt 364	[95.93 s]
0.0.B: Trace Attempt 4380	[96.70 s]
0.0.Ht: Trace Attempt 6148	[97.12 s]
0.0.Hp: Trace Attempt 2114	[97.54 s]
0.0.N: Trace Attempt 408	[99.94 s]
0.0.B: Trace Attempt 4431	[100.72 s]
0.0.Ht: Trace Attempt 6212	[101.13 s]
0.0.Hp: Trace Attempt 2139	[101.57 s]
0.0.N: Trace Attempt 470	[104.09 s]
0.0.B: Trace Attempt 4485	[104.72 s]
0.0.Hp: Trace Attempt 2165	[105.59 s]
0.0.Ht: Trace Attempt 6301	[107.72 s]
0.0.B: Trace Attempt 4541	[108.78 s]
0.0.N: Trace Attempt 482	[109.51 s]
0.0.Hp: Trace Attempt 2192	[109.73 s]
0.0.Ht: Trace Attempt 6456	[111.73 s]
0.0.B: Trace Attempt 4598	[112.78 s]
0.0.Hp: Trace Attempt 2219	[113.78 s]
0.0.N: Trace Attempt 485	[114.04 s]
0.0.Ht: Trace Attempt 6604	[115.74 s]
0.0.N: Trace Attempt  1	[116.17 s]
0.0.N: Trace Attempt  2	[116.17 s]
0.0.N: Trace Attempt  3	[116.17 s]
0.0.N: Trace Attempt  4	[116.17 s]
0.0.N: Trace Attempt  5	[116.17 s]
0.0.B: Trace Attempt 4646	[116.81 s]
0.0.Hp: Trace Attempt 2246	[117.94 s]
0.0.N: Trace Attempt 199	[120.18 s]
0.0.Ht: Trace Attempt 6734	[120.45 s]
0.0.B: Trace Attempt 4694	[120.94 s]
0.0.Hp: Trace Attempt 2272	[122.00 s]
0.0.N: Trace Attempt 256	[124.19 s]
0.0.Ht: Trace Attempt 6846	[124.48 s]
0.0.B: Trace Attempt 4740	[125.01 s]
0.0.Hp: Trace Attempt 2297	[126.16 s]
0.0.N: Trace Attempt 315	[128.22 s]
0.0.B: Trace Attempt 4780	[129.02 s]
0.0.Ht: Trace Attempt 6926	[130.38 s]
0.0.N: Trace Attempt 372	[132.29 s]
0.0.B: Trace Attempt 4836	[133.05 s]
0.0.Ht: Trace Attempt 7036	[134.42 s]
0.0.Hp: Trace Attempt 2310	[135.93 s]
0.0.N: Trace Attempt 424	[136.29 s]
0.0.B: Trace Attempt 4884	[137.07 s]
0.0.Ht: Trace Attempt 7150	[138.43 s]
0.0.Hp: Trace Attempt 2338	[139.97 s]
0.0.N: Trace Attempt 472	[140.38 s]
0.0.B: Trace Attempt 4925	[141.14 s]
0.0.Ht: Trace Attempt 7241	[142.73 s]
0.0.Hp: Trace Attempt 2373	[144.04 s]
0.0.N: Trace Attempt 482	[144.85 s]
0.0.B: Trace Attempt 4971	[145.20 s]
0.0.Ht: Trace Attempt 7322	[147.45 s]
0.0.Hp: Trace Attempt 2407	[148.15 s]
0.0.N: Trace Attempt 486	[149.29 s]
0.0.B: Trace Attempt 5015	[149.40 s]
0.0.Ht: Trace Attempt 7408	[151.46 s]
0.0.N: Trace Attempt  1	[152.00 s]
0.0.N: Trace Attempt  2	[152.00 s]
0.0.N: Trace Attempt  3	[152.00 s]
0.0.N: Trace Attempt  4	[152.00 s]
0.0.N: Trace Attempt  5	[152.00 s]
0.0.Hp: Trace Attempt 2440	[152.24 s]
0.0.B: Trace Attempt 5062	[153.44 s]
0.0.Ht: Trace Attempt 7518	[155.47 s]
0.0.N: Trace Attempt 199	[156.02 s]
0.0.Hp: Trace Attempt 2470	[156.33 s]
0.0.B: Trace Attempt 5106	[157.48 s]
0.0.Ht: Trace Attempt 7615	[159.52 s]
0.0.N: Trace Attempt 256	[160.03 s]
0.0.Hp: Trace Attempt 2501	[160.43 s]
0.0.B: Trace Attempt 5150	[161.55 s]
0.0.N: Trace Attempt 317	[164.04 s]
0.0.Ht: Trace Attempt 7678	[164.07 s]
0.0.Hp: Trace Attempt 2532	[164.56 s]
0.0.B: Trace Attempt 5211	[165.62 s]
0.0.N: Trace Attempt 367	[168.60 s]
0.0.Hp: Trace Attempt 2555	[168.66 s]
0.0.Ht: Trace Attempt 7775	[168.67 s]
0.0.B: Trace Attempt 5251	[169.69 s]
0.0.N: Trace Attempt 410	[172.62 s]
0.0.Hp: Trace Attempt 2583	[172.73 s]
0.0.Ht: Trace Attempt 7875	[172.69 s]
0.0.B: Trace Attempt 5288	[173.73 s]
0.0.N: Trace Attempt 466	[176.65 s]
0.0.Hp: Trace Attempt 2613	[176.79 s]
0.0.B: Trace Attempt 5332	[177.78 s]
0.0.Ht: Trace Attempt 7950	[177.92 s]
0.0.N: Trace Attempt 481	[180.69 s]
0.0.N: Stopped processing property "VGA.u_VGA_sva.p1"	[181.75 s].
0.0.N: Morphing to AM
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Starting proof for property "VGA.u_VGA_sva.p1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.B: Stopped processing property "VGA.u_VGA_sva.p1"	[181.69 s].
0.0.B: Morphing to Tri
0.0.B: Trace Attempt 5358	[181.36 s]
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Starting proof for property "VGA.u_VGA_sva.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.AM: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  4	[0.04 s]
0.0.AM: Trace Attempt  5	[0.05 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.AM: Trace Attempt  1	[0.14 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.AM: Trace Attempt  4	[0.15 s]
0.0.AM: Trace Attempt  5	[0.15 s]
0.0.Tri:    0.10" ---- Launching abstraction thread ----
0.0.Tri:    0.11" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.26" ---- Launching liveness simplification thread ----
0.0.Ht: Trace Attempt 8011	[182.02 s]
0.0.AM: Trace Attempt  1	[0.41 s]
0.0.AM: Trace Attempt  2	[0.41 s]
0.0.AM: Trace Attempt  3	[0.41 s]
0.0.AM: Trace Attempt  4	[0.41 s]
0.0.AM: Trace Attempt  5	[0.41 s]
0.0.Hp: Trace Attempt 2621	[182.69 s]
0.0.Tri:    1.08" Simplification phase 1 complete
0.0.AM: Requesting engine job to stop
0.0.Tri: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [182.98 s]
0.0.Tri: A proof was found: No trace exists. [1.18 s]
INFO (IPF057): 0.0.Tri: The property "VGA.u_VGA_sva.p1" was proven in 1.18 s.
0.0.AM: Stopped processing property "VGA.u_VGA_sva.p1"	[1.22 s].
0.0.AM: Trace Attempt 106	[1.21 s]
0.0.AM: All properties determined. [1.23 s]
0.0.AM: Exited with Success (@ 183.00 s)
0: ProofGrid usable level: 0
0.0.Ht: Trace Attempt 8028	[182.74 s]
0.0.Ht: All properties determined. [182.96 s]
0.0.Ht: Exited with Success (@ 183.06 s)
0.0.Hp: Trace Attempt 2622	[182.93 s]
0.0.Hp: All properties determined. [183.10 s]
0.0.Hp: Exited with Success (@ 183.12 s)
0.0.Tri: Stopped processing property "VGA.u_VGA_sva.p1"	[1.38 s].
0.0.Tri: All properties determined. [1.38 s]
0.0.Tri: Exited with Success (@ 183.19 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.96 %)
--------------------------------------------------------------
     engines started                               :     6
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.05      182.98        0.00       99.97 %
     Ht        0.08      182.90        0.00       99.95 %
     AM        0.05      182.88        0.00       99.97 %
    Tri        0.09      182.81        0.00       99.95 %
    all        0.07      182.89        0.00       99.96 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.27      731.58        0.00

    Data read    : 5.65 MiB
    Data written : 5.71 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
proven
[<embedded>] % report -summary -force -result -file fpv.rpt
[<embedded>] % exit
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 1.228 GB.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
