<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIRegisterInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIRegisterInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIRegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SIRegisterInfo.cpp - SI Register Information ---------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// SI implementation of the TargetRegisterInfo class.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstPrinter_8h.html">MCTargetDesc/AMDGPUInstPrinter.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveIntervals_8h.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineDominators_8h.html">llvm/CodeGen/MachineDominators.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterScavenging_8h.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SlotIndexes_8h.html">llvm/CodeGen/SlotIndexes.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LLVMContext_8h.html">llvm/IR/LLVMContext.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a1b7c6975bb7f437e52ae872a6d669e2b">   32</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIRegisterInfo_8cpp.html#a1b7c6975bb7f437e52ae872a6d669e2b">hasPressureSet</a>(<span class="keyword">const</span> <span class="keywordtype">int</span> *PSets, <span class="keywordtype">unsigned</span> PSetID) {</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; PSets[i] != -1; ++i) {</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <span class="keywordflow">if</span> (PSets[i] == (<span class="keywordtype">int</span>)PSetID)</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  }</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;}</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keywordtype">void</span> SIRegisterInfo::classifyPressureSet(<span class="keywordtype">unsigned</span> PSetID, <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                                         <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;PressureSets)<span class="keyword"> const </span>{</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> U(Reg, <span class="keyword">this</span>); U.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++U) {</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> *PSets = <a class="code" href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f">getRegUnitPressureSets</a>(*U);</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="SIRegisterInfo_8cpp.html#a1b7c6975bb7f437e52ae872a6d669e2b">hasPressureSet</a>(PSets, PSetID)) {</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;      PressureSets.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(PSetID);</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    }</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  }</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;}</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="SIRegisterInfo_8cpp.html#a0662dbd7ca853abd3acc95a13931e0c2">EnableSpillSGPRToVGPR</a>(</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="stringliteral">&quot;amdgpu-spill-sgpr-to-vgpr&quot;</span>,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable spilling VGPRs to SGPRs&quot;</span>),</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be">cl::ReallyHidden</a>,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>));</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a4103353fd223c191f291d3ffaf5bfa4f">   57</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a4103353fd223c191f291d3ffaf5bfa4f">SIRegisterInfo::SIRegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST) :</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html">AMDGPURegisterInfo</a>(),</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  ST(ST),</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  SGPRPressureSets(getNumRegPressureSets()),</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  VGPRPressureSets(getNumRegPressureSets()),</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  AGPRPressureSets(getNumRegPressureSets()),</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  SpillSGPRToVGPR(EnableSpillSGPRToVGPR),</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  isWave32(ST.isWave32()) {</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordtype">unsigned</span> NumRegPressureSets = getNumRegPressureSets();</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  SGPRSetID = NumRegPressureSets;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  VGPRSetID = NumRegPressureSets;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  AGPRSetID = NumRegPressureSets;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumRegPressureSets; ++i) {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    classifyPressureSet(i, AMDGPU::SGPR0, SGPRPressureSets);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    classifyPressureSet(i, AMDGPU::VGPR0, VGPRPressureSets);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    classifyPressureSet(i, AMDGPU::AGPR0, AGPRPressureSets);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  }</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="comment">// Determine the number of reg units for each pressure set.</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  std::vector&lt;unsigned&gt; PressureSetRegUnits(NumRegPressureSets, 0);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = getNumRegUnits(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> *PSets = <a class="code" href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f">getRegUnitPressureSets</a>(i);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0; PSets[j] != -1; ++j) {</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      ++PressureSetRegUnits[PSets[j]];</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    }</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  }</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordtype">unsigned</span> VGPRMax = 0, SGPRMax = 0, AGPRMax = 0;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumRegPressureSets; ++i) {</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIRegisterInfo.html#af3bc4ad17318fa269f16c4cd62433d5f">isVGPRPressureSet</a>(i) &amp;&amp; PressureSetRegUnits[i] &gt; VGPRMax) {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;      VGPRSetID = i;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;      VGPRMax = PressureSetRegUnits[i];</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    }</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIRegisterInfo.html#a787f5717f03fbf1fd6e4aa322fd2918b">isSGPRPressureSet</a>(i) &amp;&amp; PressureSetRegUnits[i] &gt; SGPRMax) {</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      SGPRSetID = i;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      SGPRMax = PressureSetRegUnits[i];</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    }</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIRegisterInfo.html#a976c5edd9513fe492362bb81cd85312c">isAGPRPressureSet</a>(i) &amp;&amp; PressureSetRegUnits[i] &gt; AGPRMax) {</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      AGPRSetID = i;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      AGPRMax = PressureSetRegUnits[i];</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    }</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  }</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SGPRSetID &lt; NumRegPressureSets &amp;&amp;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;         VGPRSetID &lt; NumRegPressureSets &amp;&amp;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;         AGPRSetID &lt; NumRegPressureSets);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;}</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a9e65e7f3940616d9da8bf3920d6f468e">  109</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a9e65e7f3940616d9da8bf3920d6f468e">SIRegisterInfo::reservedPrivateSegmentBufferReg</a>(</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordtype">unsigned</span> BaseIdx = <a class="code" href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">alignDown</a>(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(MF), 4) - 4;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordtype">unsigned</span> BaseReg(AMDGPU::SGPR_32RegClass.getRegister(BaseIdx));</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordflow">return</span> getMatchingSuperReg(BaseReg, AMDGPU::sub0, &amp;AMDGPU::SGPR_128RegClass);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;}</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a06d7628190ef86d42b03dc9cc8fd4896">  116</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIRegisterInfo_8cpp.html#a06d7628190ef86d42b03dc9cc8fd4896">findPrivateSegmentWaveByteOffsetRegIndex</a>(<span class="keywordtype">unsigned</span> RegCount) {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="comment">// Try to place it in a hole after PrivateSegmentBufferReg.</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordflow">if</span> (RegCount &amp; 3) {</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="comment">// We cannot put the segment buffer in (Idx - 4) ... (Idx - 1) due to</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="comment">// alignment constraints, so we have a hole where can put the wave offset.</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    Reg = RegCount - 1;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="comment">// We can put the segment buffer in (Idx - 4) ... (Idx - 1) and put the</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="comment">// wave offset before it.</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    Reg = RegCount - 5;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  }</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;}</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ac4be38deb867e2597a4cb76e0aeb4277">  133</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#ac4be38deb867e2597a4cb76e0aeb4277">SIRegisterInfo::reservedPrivateSegmentWaveByteOffsetReg</a>(</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordtype">unsigned</span> Reg = <a class="code" href="SIRegisterInfo_8cpp.html#a06d7628190ef86d42b03dc9cc8fd4896">findPrivateSegmentWaveByteOffsetRegIndex</a>(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(MF));</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">return</span> AMDGPU::SGPR_32RegClass.getRegister(Reg);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;}</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">  139</a></span>&#160;<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="classllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">SIRegisterInfo::getReservedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Reserved(getNumRegs());</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="comment">// EXEC_LO and EXEC_HI could be allocated and used as regular register, but</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="comment">// this seems likely to result in bugs, so I&#39;m marking them as reserved.</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::EXEC);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::FLAT_SCR);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="comment">// M0 has to be reserved so that llvm accepts it as a live-in into a block.</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::M0);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="comment">// Reserve src_vccz, src_execz, src_scc.</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::SRC_VCCZ);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::SRC_EXECZ);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::SRC_SCC);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="comment">// Reserve the memory aperture registers.</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::SRC_SHARED_BASE);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::SRC_SHARED_LIMIT);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::SRC_PRIVATE_BASE);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::SRC_PRIVATE_LIMIT);</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="comment">// Reserve src_pops_exiting_wave_id - support is not implemented in Codegen.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::SRC_POPS_EXITING_WAVE_ID);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="comment">// Reserve xnack_mask registers - support is not implemented in Codegen.</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::XNACK_MASK);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// Reserve lds_direct register - support is not implemented in Codegen.</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::LDS_DIRECT);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="comment">// Reserve Trap Handler registers - support is not implemented in Codegen.</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::TBA);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::TMA);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::TTMP0_TTMP1);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::TTMP2_TTMP3);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::TTMP4_TTMP5);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::TTMP6_TTMP7);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::TTMP8_TTMP9);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::TTMP10_TTMP11);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::TTMP12_TTMP13);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::TTMP14_TTMP15);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="comment">// Reserve null register - it shall never be allocated</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, AMDGPU::SGPR_NULL);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="comment">// Disallow vcc_hi allocation in wave32. It may be allocated but most likely</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="comment">// will result in bugs.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keywordflow">if</span> (isWave32) {</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::VCC);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::VCC_HI);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  }</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordtype">unsigned</span> MaxNumSGPRs = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(MF);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordtype">unsigned</span> TotalNumSGPRs = AMDGPU::SGPR_32RegClass.getNumRegs();</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = MaxNumSGPRs; i &lt; TotalNumSGPRs; ++i) {</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordtype">unsigned</span> Reg = AMDGPU::SGPR_32RegClass.getRegister(i);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, Reg);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  }</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordtype">unsigned</span> MaxNumVGPRs = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4f492fa16404497b8f15ea82c4b0a725">getMaxNumVGPRs</a>(MF);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordtype">unsigned</span> TotalNumVGPRs = AMDGPU::VGPR_32RegClass.getNumRegs();</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = MaxNumVGPRs; i &lt; TotalNumVGPRs; ++i) {</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keywordtype">unsigned</span> Reg = AMDGPU::VGPR_32RegClass.getRegister(i);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, Reg);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    Reg = AMDGPU::AGPR_32RegClass.getRegister(i);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, Reg);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  }</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="comment">// Reserve all the rest AGPRs if there are no instructions to use it.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordflow">if</span> (!ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">hasMAIInsts</a>()) {</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; MaxNumVGPRs; ++i) {</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      <span class="keywordtype">unsigned</span> Reg = AMDGPU::AGPR_32RegClass.getRegister(i);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, Reg);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    }</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  }</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keywordtype">unsigned</span> ScratchWaveOffsetReg = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">getScratchWaveOffsetReg</a>();</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordflow">if</span> (ScratchWaveOffsetReg != AMDGPU::NoRegister) {</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="comment">// Reserve 1 SGPR for scratch wave offset in case we need to spill.</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, ScratchWaveOffsetReg);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  }</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordtype">unsigned</span> ScratchRSrcReg = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>();</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordflow">if</span> (ScratchRSrcReg != AMDGPU::NoRegister) {</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="comment">// Reserve 4 SGPRs for the scratch buffer resource descriptor in case we need</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="comment">// to spill.</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="comment">// TODO: May need to reserve a VGPR if doing LDS spilling.</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, ScratchRSrcReg);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!isSubRegister(ScratchRSrcReg, ScratchWaveOffsetReg));</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  }</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="comment">// We have to assume the SP is needed in case there are calls in the function,</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="comment">// which is detected after the function is lowered. If we aren&#39;t really going</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="comment">// to need SP, don&#39;t bother reserving it.</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keywordtype">unsigned</span> StackPtrReg = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>();</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keywordflow">if</span> (StackPtrReg != AMDGPU::NoRegister) {</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, StackPtrReg);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!isSubRegister(ScratchRSrcReg, StackPtrReg));</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  }</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordtype">unsigned</span> FrameReg = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">getFrameOffsetReg</a>();</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordflow">if</span> (FrameReg != AMDGPU::NoRegister) {</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, FrameReg);</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!isSubRegister(ScratchRSrcReg, FrameReg));</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  }</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Reg : MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a7efb659782814c3caed6a12a1380ff86">WWMReservedRegs</a>) {</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, Reg);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  }</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="comment">// FIXME: Stop using reserved registers for this.</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">MCPhysReg</a> Reg : MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4e12cb393c6e0ed0e04301abac8230c1">getAGPRSpillVGPRs</a>())</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, Reg);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">MCPhysReg</a> Reg : MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac77acc7221dac4ad76f029d95ad1a40c">getVGPRSpillAGPRs</a>())</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(Reserved, Reg);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordflow">return</span> Reserved;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;}</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aca1d39425a07662f25b705eea9092215">  263</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#aca1d39425a07662f25b705eea9092215">SIRegisterInfo::canRealignStack</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="comment">// On entry, the base address is 0, so it can&#39;t possibly need any more</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="comment">// alignment.</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="comment">// FIXME: Should be able to specify the entry frame alignment per calling</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="comment">// convention instead.</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">if</span> (Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>())</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a242c8591b53ef3b0846119dc1a70df2c">TargetRegisterInfo::canRealignStack</a>(MF);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;}</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">  276</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">SIRegisterInfo::requiresRegisterScavenging</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn)<span class="keyword"> const </span>{</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = Fn.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordflow">if</span> (Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = Fn.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordflow">return</span> MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#acb35f7f6a131a64e636d936246ebd37f">hasStackObjects</a>() || MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">hasCalls</a>();</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  }</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="comment">// May need scavenger for dealing with callee saved registers.</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;}</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a86d3fc8e591bfc7b5854f86d00241221">  287</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a86d3fc8e591bfc7b5854f86d00241221">SIRegisterInfo::requiresFrameIndexScavenging</a>(</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="comment">// Do not use frame virtual registers. They used to be used for SGPRs, but</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="comment">// once we reach PrologEpilogInserter, we can no longer spill SGPRs. If the</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="comment">// scavenger fails, we can increment/decrement the necessary SGPRs to avoid a</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="comment">// spill.</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;}</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a29ab56a48816c54d3db51d4724304663">  296</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a29ab56a48816c54d3db51d4724304663">SIRegisterInfo::requiresFrameIndexReplacementScavenging</a>(</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordflow">return</span> MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#acb35f7f6a131a64e636d936246ebd37f">hasStackObjects</a>();</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;}</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ae8ba4cd4553b5e0d7245b42c6d459418">  302</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#ae8ba4cd4553b5e0d7245b42c6d459418">SIRegisterInfo::requiresVirtualBaseRegisters</a>(</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)<span class="keyword"> const </span>{</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="comment">// There are no special dedicated stack or frame pointers.</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;}</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a718ba7d18d1999d5b161496daa20239f">  308</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a718ba7d18d1999d5b161496daa20239f">SIRegisterInfo::trackLivenessAfterRegAlloc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="comment">// This helps catch bugs as verifier errors.</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;}</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aada71f5b31937b5faf84dbf9d269be7b">  313</a></span>&#160;int64_t <a class="code" href="classllvm_1_1SIRegisterInfo.html#aada71f5b31937b5faf84dbf9d269be7b">SIRegisterInfo::getMUBUFInstrOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">SIInstrInfo::isMUBUF</a>(*MI));</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keywordtype">int</span> OffIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(),</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                                          AMDGPU::OpName::offset);</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="keywordflow">return</span> MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OffIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;}</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#adc210f7d04be558143f8a891c892e550">  321</a></span>&#160;int64_t <a class="code" href="classllvm_1_1SIRegisterInfo.html#adc210f7d04be558143f8a891c892e550">SIRegisterInfo::getFrameIndexInstrOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                                                 <span class="keywordtype">int</span> Idx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">SIInstrInfo::isMUBUF</a>(*MI))</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Idx == <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(),</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                                           AMDGPU::OpName::vaddr) &amp;&amp;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;         <span class="stringliteral">&quot;Should never see frame index on non-address operand&quot;</span>);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#aada71f5b31937b5faf84dbf9d269be7b">getMUBUFInstrOffset</a>(MI);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;}</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aae2e3ed0f579b512e6a38d0f116553ea">  333</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#aae2e3ed0f579b512e6a38d0f116553ea">SIRegisterInfo::needsFrameBaseReg</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>())</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  int64_t FullOffset = Offset + <a class="code" href="classllvm_1_1SIRegisterInfo.html#aada71f5b31937b5faf84dbf9d269be7b">getMUBUFInstrOffset</a>(MI);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordflow">return</span> !isUInt&lt;12&gt;(FullOffset);</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;}</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aaa5fb5a2af9dcd7d46d3cacf3e537680">  342</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#aaa5fb5a2af9dcd7d46d3cacf3e537680">SIRegisterInfo::materializeFrameBaseRegister</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                                                  <span class="keywordtype">unsigned</span> BaseReg,</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                                                  <span class="keywordtype">int</span> FrameIdx,</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                                                  int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL; <span class="comment">// Defaults to &quot;unknown&quot;</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keywordflow">if</span> (Ins != MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    DL = Ins-&gt;getDebugLoc();</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keywordflow">if</span> (Offset == 0) {</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Ins, DL, TII-&gt;get(AMDGPU::V_MOV_B32_e32), BaseReg)</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;      .addFrameIndex(FrameIdx);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  }</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> OffsetReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32_XM0RegClass);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> FIReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Ins, DL, TII-&gt;get(AMDGPU::S_MOV_B32), OffsetReg)</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    .addImm(Offset);</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Ins, DL, TII-&gt;get(AMDGPU::V_MOV_B32_e32), FIReg)</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    .addFrameIndex(FrameIdx);</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a72da4095c519fd4ad6ec18be89393d1f">getAddNoCarry</a>(*MBB, Ins, DL, BaseReg)</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(OffsetReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FIReg)</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0); <span class="comment">// clamp bit</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;}</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aed80a7d1037425e877ac151bb722d4dd">  377</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#aed80a7d1037425e877ac151bb722d4dd">SIRegisterInfo::resolveFrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> BaseReg,</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;                                       int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="comment">// FIXME: Is it possible to be storing a frame index to itself?</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordtype">bool</span> SeenFI = <span class="keyword">false</span>;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO: MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="keywordflow">if</span> (MO.isFI()) {</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;      <span class="keywordflow">if</span> (SeenFI)</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;should not see multiple frame indices&quot;</span>);</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      SeenFI = <span class="keyword">true</span>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    }</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  }</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *FIOp = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::vaddr);</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FIOp &amp;&amp; FIOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>() &amp;&amp; <span class="stringliteral">&quot;frame index must be address operand&quot;</span>);</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(MI));</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::soffset)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() ==</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;         MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;()-&gt;getStackPtrOffsetReg() &amp;&amp;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;         <span class="stringliteral">&quot;should only be seeing stack pointer offset relative FrameIndex&quot;</span>);</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *OffsetOp = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::offset);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  int64_t NewOffset = OffsetOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() + <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;12&gt;(NewOffset) &amp;&amp; <span class="stringliteral">&quot;offset should be legal&quot;</span>);</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  FIOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(BaseReg, <span class="keyword">false</span>);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  OffsetOp-&gt;setImm(NewOffset);</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;}</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a01cc0678a57e7b457f92795a7ec9acd7">  413</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a01cc0678a57e7b457f92795a7ec9acd7">SIRegisterInfo::isFrameOffsetLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                                        <span class="keywordtype">unsigned</span> BaseReg,</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                                        int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">SIInstrInfo::isMUBUF</a>(*MI))</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  int64_t NewOffset = Offset + <a class="code" href="classllvm_1_1SIRegisterInfo.html#aada71f5b31937b5faf84dbf9d269be7b">getMUBUFInstrOffset</a>(MI);</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="keywordflow">return</span> isUInt&lt;12&gt;(NewOffset);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;}</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ac9ec67a466802ee8e0c1f1b7aa7bbf39">  424</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1SIRegisterInfo.html#ac9ec67a466802ee8e0c1f1b7aa7bbf39">SIRegisterInfo::getPointerRegClass</a>(</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="comment">// This is inaccurate. It depends on the instruction and address space. The</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="comment">// only place where we should hit this is for dealing with frame indexes /</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="comment">// private accesses, so this is correct in that case.</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_32RegClass;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;}</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">  432</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="keywordflow">switch</span> (Op) {</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_SAVE:</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_RESTORE:</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V1024_SAVE:</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V1024_RESTORE:</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A1024_SAVE:</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A1024_RESTORE:</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="keywordflow">return</span> 32;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_SAVE:</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_RESTORE:</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V512_SAVE:</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V512_RESTORE:</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A512_SAVE:</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A512_RESTORE:</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <span class="keywordflow">return</span> 16;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_SAVE:</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_RESTORE:</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V256_SAVE:</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V256_RESTORE:</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keywordflow">return</span> 8;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_SAVE:</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_RESTORE:</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V160_SAVE:</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V160_RESTORE:</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="keywordflow">return</span> 5;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_SAVE:</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_RESTORE:</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V128_SAVE:</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V128_RESTORE:</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A128_SAVE:</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A128_RESTORE:</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="keywordflow">return</span> 4;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_SAVE:</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_RESTORE:</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V96_SAVE:</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V96_RESTORE:</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="keywordflow">return</span> 3;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_SAVE:</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_RESTORE:</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V64_SAVE:</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V64_RESTORE:</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A64_SAVE:</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A64_RESTORE:</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_SAVE:</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_RESTORE:</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V32_SAVE:</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V32_RESTORE:</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A32_SAVE:</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A32_RESTORE:</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid spill opcode&quot;</span>);</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  }</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;}</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a88e3a1851168cdf12264b773c997cb15">  489</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="SIRegisterInfo_8cpp.html#a88e3a1851168cdf12264b773c997cb15">getOffsetMUBUFStore</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORD_OFFEN:</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORD_OFFSET;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_BYTE_OFFEN:</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_BYTE_OFFSET;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_SHORT_OFFEN:</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_SHORT_OFFSET;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORDX2_OFFEN:</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORDX2_OFFSET;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORDX4_OFFEN:</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORDX4_OFFSET;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFEN:</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFSET;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFEN:</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFSET;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  }</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;}</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a28be067d402f8654c8861e0041a4e800">  510</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="SIRegisterInfo_8cpp.html#a28be067d402f8654c8861e0041a4e800">getOffsetMUBUFLoad</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORD_OFFEN:</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORD_OFFSET;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_UBYTE_OFFEN:</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_UBYTE_OFFSET;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SBYTE_OFFEN:</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SBYTE_OFFSET;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_USHORT_OFFEN:</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_USHORT_OFFSET;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SSHORT_OFFEN:</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SSHORT_OFFSET;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN:</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN:</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFEN:</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFSET;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFEN:</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFSET;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFEN:</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFSET;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFEN:</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFSET;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SHORT_D16_OFFEN:</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SHORT_D16_OFFSET;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFEN:</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFSET;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  }</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;}</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#aeccb93f0d0577a883202c06ca42bbe74">  543</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="SIRegisterInfo_8cpp.html#aeccb93f0d0577a883202c06ca42bbe74">spillVGPRtoAGPR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST,</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                                           <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;                                           <span class="keywordtype">unsigned</span> Lane,</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;                                           <span class="keywordtype">unsigned</span> ValueReg,</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                                           <span class="keywordtype">bool</span> IsKill) {</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI-&gt;getParent();</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI-&gt;getParent()-&gt;getParent();</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> Reg = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a1d0ab64e6f3e2d57bb062e38b4310f37">getVGPRToAGPRSpill</a>(Index, Lane);</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="keywordflow">if</span> (Reg == AMDGPU::NoRegister)</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>();</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <span class="keywordtype">bool</span> IsStore = MI-&gt;mayStore();</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <span class="keyword">auto</span> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>*<span class="keyword">&gt;</span>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>());</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="keywordtype">unsigned</span> Dst = IsStore ? <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : ValueReg;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="keywordtype">unsigned</span> Src = IsStore ? ValueReg : <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <span class="keywordtype">unsigned</span> Opc = (IsStore ^ <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;isVGPR(MRI, Reg)) ? AMDGPU::V_ACCVGPR_WRITE_B32</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                                                   : AMDGPU::V_ACCVGPR_READ_B32;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, MI-&gt;getDebugLoc(), TII-&gt;get(Opc), Dst)</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;           .addReg(Src, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill));</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;}</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">// This differs from buildSpillLoadStore by only scavenging a VGPR. It does not</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">// need to handle the case where an SGPR may need to be spilled while spilling.</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a66ba876f71016493af6fd1dc6980d912">  574</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIRegisterInfo_8cpp.html#a66ba876f71016493af6fd1dc6980d912">buildMUBUFOffsetLoadStore</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST,</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;                                      <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI,</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;                                      <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;                                      int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>) {</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI-&gt;getParent();</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI-&gt;getDebugLoc();</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="keywordtype">bool</span> IsStore = MI-&gt;mayStore();</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI-&gt;getOpcode();</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="keywordtype">int</span> LoadStoreOp = IsStore ?</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <a class="code" href="SIRegisterInfo_8cpp.html#a88e3a1851168cdf12264b773c997cb15">getOffsetMUBUFStore</a>(Opc) : <a class="code" href="SIRegisterInfo_8cpp.html#a28be067d402f8654c8861e0041a4e800">getOffsetMUBUFLoad</a>(Opc);</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="keywordflow">if</span> (LoadStoreOp == -1)</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Reg = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*MI, AMDGPU::OpName::vdata);</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="SIRegisterInfo_8cpp.html#aeccb93f0d0577a883202c06ca42bbe74">spillVGPRtoAGPR</a>(ST, MI, Index, 0, Reg-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <span class="keyword">false</span>).getInstr())</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> NewMI =</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(LoadStoreOp))</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(*Reg)</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;          .add(*TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*MI, AMDGPU::OpName::srsrc))</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(*TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*MI, AMDGPU::OpName::soffset))</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;          .addImm(Offset)</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;          .addImm(0) <span class="comment">// glc</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;          .addImm(0) <span class="comment">// slc</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;          .addImm(0) <span class="comment">// tfe</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;          .addImm(0) <span class="comment">// dlc</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;          .addImm(0) <span class="comment">// swz</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;          .cloneMemRefs(*MI);</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *VDataIn = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*MI,</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;                                                       AMDGPU::OpName::vdata_in);</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="keywordflow">if</span> (VDataIn)</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    NewMI.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*VDataIn);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;}</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="keywordtype">void</span> SIRegisterInfo::buildSpillLoadStore(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;                                         <span class="keywordtype">unsigned</span> LoadStoreOp,</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;                                         <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;                                         <span class="keywordtype">unsigned</span> ValueReg,</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;                                         <span class="keywordtype">bool</span> IsKill,</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;                                         <span class="keywordtype">unsigned</span> ScratchRsrcReg,</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;                                         <span class="keywordtype">unsigned</span> ScratchOffsetReg,</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                                         int64_t InstOffset,</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;                                         <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO,</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;                                         <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI-&gt;getParent();</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI-&gt;getParent()-&gt;getParent();</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = TII-&gt;get(LoadStoreOp);</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI-&gt;getDebugLoc();</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="keywordtype">bool</span> IsStore = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a1652b3fb1337b788da41bd95a348990c">mayStore</a>();</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="keywordtype">bool</span> Scavenged = <span class="keyword">false</span>;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="keywordtype">unsigned</span> SOffset = ScratchOffsetReg;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> EltSize = 4;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0">getRegClassForReg</a>(MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>(), ValueReg);</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="keywordtype">unsigned</span> NumSubRegs = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">AMDGPU::getRegBitWidth</a>(RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) / (EltSize * CHAR_BIT);</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = NumSubRegs * EltSize;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = InstOffset + MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">getObjectOffset</a>(<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  int64_t ScratchOffsetRegDelta = 0;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;BasePtrInfo = MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a2379cc7655115ddb345a664db355c2a0">getPointerInfo</a>();</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg =</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <a class="code" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">hasAGPRs</a>(RC) ? TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*MI, AMDGPU::OpName::tmp)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;                 : <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>();</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Offset % EltSize) == 0 &amp;&amp; <span class="stringliteral">&quot;unexpected VGPR spill offset&quot;</span>);</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="keywordflow">if</span> (!isUInt&lt;12&gt;(Offset + Size - EltSize)) {</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    SOffset = AMDGPU::NoRegister;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <span class="comment">// We currently only support spilling VGPRs to EltSize boundaries, meaning</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="comment">// we can simplify the adjustment of Offset here to just scale with</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="comment">// WavefrontSize.</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    Offset *= ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>();</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="comment">// We don&#39;t have access to the register scavenger if this function is called</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="comment">// during  PEI::scavengeFrameVirtualRegs().</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="keywordflow">if</span> (RS)</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;      SOffset = RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::SGPR_32RegClass, MI, 0, <span class="keyword">false</span>);</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="keywordflow">if</span> (SOffset == AMDGPU::NoRegister) {</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;      <span class="comment">// There are no free SGPRs, and since we are in the process of spilling</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;      <span class="comment">// VGPRs too.  Since we need a VGPR in order to spill SGPRs (this is true</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;      <span class="comment">// on SI/CI and on VI it is true until we implement spilling using scalar</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;      <span class="comment">// stores), we have no way to free up an SGPR.  Our solution here is to</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;      <span class="comment">// add the offset directly to the ScratchOffset register, and then</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;      <span class="comment">// subtract the offset after the spill to return ScratchOffset to it&#39;s</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;      <span class="comment">// original value.</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;      SOffset = ScratchOffsetReg;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;      ScratchOffsetRegDelta = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;      Scavenged = <span class="keyword">true</span>;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    }</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::S_ADD_U32), SOffset)</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;      .addReg(ScratchOffsetReg)</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Offset);</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    Offset = 0;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  }</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = NumSubRegs; i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i, Offset += EltSize) {</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = NumSubRegs == 1</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;                          ? <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(ValueReg)</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;                          : getSubReg(ValueReg, <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a92eaf16a3f17dbb2598ffdbdd8f196d3">getSubRegFromChannel</a>(i));</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <span class="keywordtype">unsigned</span> SOffsetRegState = 0;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    <span class="keywordtype">unsigned</span> SrcDstRegState = <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(!IsStore);</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <span class="keywordflow">if</span> (i + 1 == <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>) {</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;      SOffsetRegState |= <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Scavenged);</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;      <span class="comment">// The last implicit use carries the &quot;Kill&quot; flag.</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;      SrcDstRegState |= <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill);</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    }</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="keyword">auto</span> MIB = <a class="code" href="SIRegisterInfo_8cpp.html#aeccb93f0d0577a883202c06ca42bbe74">spillVGPRtoAGPR</a>(ST, MI, <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, i, SubReg, IsKill);</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="keywordflow">if</span> (!MIB.getInstr()) {</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;      <span class="keywordtype">unsigned</span> FinalReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;      <span class="keywordflow">if</span> (TmpReg != AMDGPU::NoRegister) {</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;        <span class="keywordflow">if</span> (IsStore)</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::V_ACCVGPR_READ_B32), TmpReg)</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;            .addReg(SubReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill));</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;        SubReg = TmpReg;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      }</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PInfo = BasePtrInfo.<a class="code" href="structllvm_1_1MachinePointerInfo.html#a9459055a98e20980521289e8d20fcc7e">getWithOffset</a>(EltSize * i);</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *NewMMO</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;        = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(PInfo, MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">getFlags</a>(),</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;                                   EltSize, <a class="code" href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">MinAlign</a>(Align, EltSize * i));</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;      MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, Desc)</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SubReg, <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(!IsStore) | <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill))</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScratchRsrcReg)</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SOffset, SOffsetRegState)</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Offset)</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// glc</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// slc</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// tfe</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// dlc</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// swz</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(NewMMO);</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;      <span class="keywordflow">if</span> (!IsStore &amp;&amp; TmpReg != AMDGPU::NoRegister)</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;        MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::V_ACCVGPR_WRITE_B32),</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;                      FinalReg)</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;          .addReg(TmpReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    }</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="keywordflow">if</span> (NumSubRegs &gt; 1)</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;      MIB.addReg(ValueReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | SrcDstRegState);</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  }</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  <span class="keywordflow">if</span> (ScratchOffsetRegDelta != 0) {</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <span class="comment">// Subtract the offset we added to the ScratchOffset register.</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::S_SUB_U32), ScratchOffsetReg)</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;        .addReg(ScratchOffsetReg)</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(ScratchOffsetRegDelta);</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  }</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;}</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aaab3536ef16e7355e009790ee51a739d">  745</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#aaab3536ef16e7355e009790ee51a739d">SIRegisterInfo::spillSGPR</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;                               <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;                               <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS,</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;                               <span class="keywordtype">bool</span> OnlyToVGPR)<span class="keyword"> const </span>{</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI-&gt;getParent();</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <a class="code" href="classllvm_1_1DenseSet.html">DenseSet&lt;unsigned&gt;</a> SGPRSpillVGPRDefinedSet;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SIMachineFunctionInfo::SpilledReg&gt;</a> VGPRSpills</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a5873899f0d029e5ac089189a1bf422cd">getSGPRToVGPRSpills</a>(Index);</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="keywordtype">bool</span> SpillToVGPR = !VGPRSpills.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>();</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <span class="keywordflow">if</span> (OnlyToVGPR &amp;&amp; !SpillToVGPR)</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SuperReg = MI-&gt;getOperand(0).getReg();</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <span class="keywordtype">bool</span> IsKill = MI-&gt;getOperand(0).isKill();</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI-&gt;getDebugLoc();</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SpillToVGPR || (SuperReg != MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>() &amp;&amp;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;                         SuperReg != MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">getFrameOffsetReg</a>() &amp;&amp;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;                         SuperReg != MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">getScratchWaveOffsetReg</a>()));</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SuperReg != AMDGPU::M0 &amp;&amp; <span class="stringliteral">&quot;m0 should never spill&quot;</span>);</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <span class="keywordtype">unsigned</span> EltSize = 4;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">getPhysRegClass</a>(SuperReg);</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int16_t&gt;</a> SplitParts = <a class="code" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(RC, EltSize);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <span class="keywordtype">unsigned</span> NumSubRegs = SplitParts.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>() ? 1 : SplitParts.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>();</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <span class="comment">// Scavenged temporary VGPR to use. It must be scavenged once for any number</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="comment">// of spilled subregs.</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> TmpVGPR;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="comment">// SubReg carries the &quot;Kill&quot; flag when SubReg == SuperReg.</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <span class="keywordtype">unsigned</span> SubKillState = <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>((NumSubRegs == 1) &amp;&amp; IsKill);</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = NumSubRegs; i &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> =</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;        NumSubRegs == 1 ? SuperReg : getSubReg(SuperReg, SplitParts[i]);</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <span class="keywordflow">if</span> (SpillToVGPR) {</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;      <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">SIMachineFunctionInfo::SpilledReg</a> Spill = VGPRSpills[i];</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;      <span class="comment">// During SGPR spilling to VGPR, determine if the VGPR is defined. The</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;      <span class="comment">// only circumstance in which we say it is undefined is when it is the</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;      <span class="comment">// first spill to this VGPR in the first basic block.</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;      <span class="keywordtype">bool</span> VGPRDefined = <span class="keyword">true</span>;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;      <span class="keywordflow">if</span> (MBB == &amp;MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab1063ce5e180c89490fae50511a46a29">front</a>())</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;        VGPRDefined = !SGPRSpillVGPRDefinedSet.insert(Spill.<a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">VGPR</a>).second;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;      <span class="comment">// Mark the &quot;old value of vgpr&quot; input undef only if this is the first sgpr</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;      <span class="comment">// spill to this specific vgpr in the first basic block.</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL,</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;              TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#ab15461b62340553d2246296826167082">getMCOpcodeFromPseudo</a>(AMDGPU::V_WRITELANE_B32),</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;              Spill.<a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">VGPR</a>)</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;        .addReg(SubReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill))</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;        .addImm(Spill.<a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">Lane</a>)</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Spill.<a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">VGPR</a>, VGPRDefined ? 0 : <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>);</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;      <span class="comment">// FIXME: Since this spills to another register instead of an actual</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;      <span class="comment">// frame index, we should delete the frame index when all references to</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;      <span class="comment">// it are fixed.</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;      <span class="comment">// XXX - Can to VGPR spill fail for some subregisters but not others?</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;      <span class="keywordflow">if</span> (OnlyToVGPR)</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;      <span class="comment">// Spill SGPR to a frame index.</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;      <span class="keywordflow">if</span> (!TmpVGPR.<a class="code" href="classllvm_1_1Register.html#a4a6966b99e305bd6f01fb17c645ae3da">isValid</a>())</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;        TmpVGPR = RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::VGPR_32RegClass, MI, 0);</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> Mov</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;        = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::V_MOV_B32_e32), TmpVGPR)</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;        .addReg(SubReg, SubKillState);</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;      <span class="comment">// There could be undef components of a spilled super register.</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;      <span class="comment">// TODO: Can we detect this and skip the spill?</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;      <span class="keywordflow">if</span> (NumSubRegs &gt; 1) {</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;        <span class="comment">// The last implicit use of the SuperReg carries the &quot;Kill&quot; flag.</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;        <span class="keywordtype">unsigned</span> SuperKillState = 0;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;        <span class="keywordflow">if</span> (i + 1 == e)</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;          SuperKillState |= <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill);</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;        Mov.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SuperReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | SuperKillState);</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;      }</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = FrameInfo.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(Index);</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;        = <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(*MF, Index, EltSize * i);</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;        = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(PtrInfo, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>,</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;                                   EltSize, <a class="code" href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">MinAlign</a>(Align, EltSize * i));</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::SI_SPILL_V32_SAVE))</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;        .addReg(TmpVGPR, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)      <span class="comment">// src</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(Index)                 <span class="comment">// vaddr</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>())     <span class="comment">// srrsrc</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;        .addReg(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>())  <span class="comment">// soffset</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;        .addImm(i * 4)                        <span class="comment">// offset</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    }</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  }</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  MI-&gt;eraseFromParent();</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#af7541e1fd9a4513270d9abfd49aed959">addToSpilledSGPRs</a>(NumSubRegs);</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;}</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ac4c69168a3bc75423463b8ef9057e4ed">  856</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#ac4c69168a3bc75423463b8ef9057e4ed">SIRegisterInfo::restoreSGPR</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;                                 <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;                                 <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS,</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;                                 <span class="keywordtype">bool</span> OnlyToVGPR)<span class="keyword"> const </span>{</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI-&gt;getParent()-&gt;getParent();</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI-&gt;getParent();</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SIMachineFunctionInfo::SpilledReg&gt;</a> VGPRSpills</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a5873899f0d029e5ac089189a1bf422cd">getSGPRToVGPRSpills</a>(Index);</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <span class="keywordtype">bool</span> SpillToVGPR = !VGPRSpills.empty();</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  <span class="keywordflow">if</span> (OnlyToVGPR &amp;&amp; !SpillToVGPR)</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI-&gt;getDebugLoc();</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SuperReg = MI-&gt;getOperand(0).getReg();</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SuperReg != AMDGPU::M0 &amp;&amp; <span class="stringliteral">&quot;m0 should never spill&quot;</span>);</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <span class="keywordtype">unsigned</span> EltSize = 4;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">getPhysRegClass</a>(SuperReg);</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int16_t&gt;</a> SplitParts = <a class="code" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(RC, EltSize);</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <span class="keywordtype">unsigned</span> NumSubRegs = SplitParts.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>() ? 1 : SplitParts.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>();</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> TmpVGPR;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = NumSubRegs; i &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> =</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;        NumSubRegs == 1 ? SuperReg : getSubReg(SuperReg, SplitParts[i]);</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <span class="keywordflow">if</span> (SpillToVGPR) {</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;      <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">SIMachineFunctionInfo::SpilledReg</a> Spill = VGPRSpills[i];</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;      <span class="keyword">auto</span> MIB =</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#ab15461b62340553d2246296826167082">getMCOpcodeFromPseudo</a>(AMDGPU::V_READLANE_B32),</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;                <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;        .addReg(Spill.<a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">VGPR</a>)</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Spill.<a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">Lane</a>);</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;      <span class="keywordflow">if</span> (NumSubRegs &gt; 1 &amp;&amp; i == 0)</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;        MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SuperReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;      <span class="keywordflow">if</span> (OnlyToVGPR)</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;      <span class="comment">// Restore SGPR from a stack slot.</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;      <span class="comment">// FIXME: We should use S_LOAD_DWORD here for VI.</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;      <span class="keywordflow">if</span> (!TmpVGPR.<a class="code" href="classllvm_1_1Register.html#a4a6966b99e305bd6f01fb17c645ae3da">isValid</a>())</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;        TmpVGPR = RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::VGPR_32RegClass, MI, 0);</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = FrameInfo.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(Index);</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;        = <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(*MF, Index, EltSize * i);</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(PtrInfo,</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;        <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>, EltSize,</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;        <a class="code" href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">MinAlign</a>(Align, EltSize * i));</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::SI_SPILL_V32_RESTORE), TmpVGPR)</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;        .addFrameIndex(Index)                 <span class="comment">// vaddr</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>())     <span class="comment">// srsrc</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;        .addReg(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>())  <span class="comment">// soffset</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;        .addImm(i * 4)                        <span class="comment">// offset</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;      <span class="keyword">auto</span> MIB =</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::V_READFIRSTLANE_B32), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;        .addReg(TmpVGPR, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;      <span class="keywordflow">if</span> (NumSubRegs &gt; 1)</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;        MIB.addReg(MI-&gt;getOperand(0).getReg(), <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    }</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  }</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  MI-&gt;eraseFromParent();</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;}</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">/// Special case of eliminateFrameIndex. Returns true if the SGPR was spilled to</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">/// a VGPR and the stack slot can be safely eliminated when all other users are</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">/// handled.</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ae51944404e187233ccfc3fc7cead7950">  941</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#ae51944404e187233ccfc3fc7cead7950">SIRegisterInfo::eliminateSGPRToVGPRSpillFrameIndex</a>(</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="keywordtype">int</span> FI,</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;getOpcode()) {</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_SAVE:</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_SAVE:</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_SAVE:</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_SAVE:</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_SAVE:</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_SAVE:</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_SAVE:</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_SAVE:</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#aaab3536ef16e7355e009790ee51a739d">spillSGPR</a>(MI, FI, RS, <span class="keyword">true</span>);</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_RESTORE:</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_RESTORE:</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_RESTORE:</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_RESTORE:</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_RESTORE:</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_RESTORE:</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_RESTORE:</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_RESTORE:</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#ac4c69168a3bc75423463b8ef9057e4ed">restoreSGPR</a>(MI, FI, RS, <span class="keyword">true</span>);</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;not an SGPR spill instruction&quot;</span>);</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  }</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;}</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b">  969</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b">SIRegisterInfo::eliminateFrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;                                        <span class="keywordtype">int</span> SPAdj, <span class="keywordtype">unsigned</span> FIOperandNum,</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;                                        <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI-&gt;getParent()-&gt;getParent();</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI-&gt;getParent();</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MI-&gt;getDebugLoc();</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SPAdj == 0 &amp;&amp; <span class="stringliteral">&quot;unhandled SP adjustment in call sequence?&quot;</span>);</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FIOp = MI-&gt;getOperand(FIOperandNum);</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a> = MI-&gt;getOperand(FIOperandNum).getIndex();</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> FrameReg = <a class="code" href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">getFrameRegister</a>(*MF);</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;getOpcode()) {</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <span class="comment">// SGPR register spill</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_SAVE:</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_SAVE:</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_SAVE:</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_SAVE:</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_SAVE:</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_SAVE:</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_SAVE:</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_SAVE: {</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;      <a class="code" href="classllvm_1_1SIRegisterInfo.html#aaab3536ef16e7355e009790ee51a739d">spillSGPR</a>(MI, Index, RS);</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    }</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    <span class="comment">// SGPR register restore</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_RESTORE:</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_RESTORE:</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_RESTORE:</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_RESTORE:</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_RESTORE:</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_RESTORE:</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_RESTORE:</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_RESTORE: {</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;      <a class="code" href="classllvm_1_1SIRegisterInfo.html#ac4c69168a3bc75423463b8ef9057e4ed">restoreSGPR</a>(MI, Index, RS);</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    }</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    <span class="comment">// VGPR register spill</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V1024_SAVE:</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V512_SAVE:</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V256_SAVE:</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V160_SAVE:</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V128_SAVE:</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V96_SAVE:</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V64_SAVE:</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V32_SAVE:</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A1024_SAVE:</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A512_SAVE:</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A128_SAVE:</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A64_SAVE:</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A32_SAVE: {</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *VData = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*MI,</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;                                                         AMDGPU::OpName::vdata);</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*MI, AMDGPU::OpName::soffset)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() ==</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;             MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>());</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;      buildSpillLoadStore(MI, AMDGPU::BUFFER_STORE_DWORD_OFFSET,</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;            Index,</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;            VData-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), VData-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>(),</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;            TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*MI, AMDGPU::OpName::srsrc)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;            FrameReg,</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;            TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*MI, AMDGPU::OpName::offset)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>(),</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;            *MI-&gt;memoperands_begin(),</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;            RS);</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;      MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aa750847e3dbb44a3dbf3c143151b895e">addToSpilledVGPRs</a>(<a class="code" href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a>(MI-&gt;getOpcode()));</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;      MI-&gt;eraseFromParent();</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    }</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V32_RESTORE:</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V64_RESTORE:</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V96_RESTORE:</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V128_RESTORE:</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V160_RESTORE:</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V256_RESTORE:</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V512_RESTORE:</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V1024_RESTORE:</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A32_RESTORE:</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A64_RESTORE:</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A128_RESTORE:</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A512_RESTORE:</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A1024_RESTORE: {</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *VData = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*MI,</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;                                                         AMDGPU::OpName::vdata);</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*MI, AMDGPU::OpName::soffset)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() ==</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;             MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>());</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;      buildSpillLoadStore(MI, AMDGPU::BUFFER_LOAD_DWORD_OFFSET,</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;            Index,</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;            VData-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), VData-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>(),</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;            TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*MI, AMDGPU::OpName::srsrc)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;            FrameReg,</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;            TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*MI, AMDGPU::OpName::offset)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>(),</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;            *MI-&gt;memoperands_begin(),</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;            RS);</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;      MI-&gt;eraseFromParent();</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    }</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    <span class="keywordflow">default</span>: {</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI-&gt;getDebugLoc();</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;      <span class="keywordtype">bool</span> IsMUBUF = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(*MI);</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;      <span class="keywordflow">if</span> (!IsMUBUF &amp;&amp; !MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;        <span class="comment">// Convert to an absolute stack address by finding the offset from the</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;        <span class="comment">// scratch wave base and scaling by the wave size.</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;        <span class="comment">// In an entry function/kernel the offset is already the absolute</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;        <span class="comment">// address relative to the frame register.</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> TmpDiffReg =</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;          RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::SReg_32_XM0RegClass, MI, 0, <span class="keyword">false</span>);</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;        <span class="comment">// If there&#39;s no free SGPR, in-place modify the FP</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> DiffReg = TmpDiffReg.<a class="code" href="classllvm_1_1Register.html#a4a6966b99e305bd6f01fb17c645ae3da">isValid</a>() ? TmpDiffReg : FrameReg;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;        <span class="keywordtype">bool</span> IsCopy = MI-&gt;getOpcode() == AMDGPU::V_MOV_B32_e32;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> ResultReg = IsCopy ?</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;          MI-&gt;getOperand(0).getReg() :</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;          RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::VGPR_32RegClass, MI, 0);</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::S_SUB_U32), DiffReg)</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;          .addReg(FrameReg)</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">getScratchWaveOffsetReg</a>());</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;        int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = FrameInfo.getObjectOffset(Index);</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;        <span class="keywordflow">if</span> (Offset == 0) {</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;          <span class="comment">// XXX - This never happens because of emergency scavenging slot at 0?</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::V_LSHRREV_B32_e64), ResultReg)</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;            .addImm(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a87c5507c93930dba75c15fcfbeeaeb8f">getWavefrontSizeLog2</a>())</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;            .addReg(DiffReg);</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;          <span class="keywordflow">if</span> (<span class="keyword">auto</span> MIB = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a72da4095c519fd4ad6ec18be89393d1f">getAddNoCarry</a>(*MBB, MI, DL, ResultReg, *RS)) {</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;            <a class="code" href="classllvm_1_1Register.html">Register</a> ScaledReg =</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;              RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::VGPR_32RegClass, MIB, 0);</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;            <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, *MIB, DL, TII-&gt;get(AMDGPU::V_LSHRREV_B32_e64),</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;                    ScaledReg)</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;              .addImm(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a87c5507c93930dba75c15fcfbeeaeb8f">getWavefrontSizeLog2</a>())</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;              .addReg(DiffReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;            <span class="keyword">const</span> <span class="keywordtype">bool</span> IsVOP2 = MIB-&gt;getOpcode() == AMDGPU::V_ADD_U32_e32;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;            <span class="comment">// TODO: Fold if use instruction is another add of a constant.</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;            <span class="keywordflow">if</span> (IsVOP2 || <a class="code" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">AMDGPU::isInlinableLiteral32</a>(Offset, ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>())) {</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;              <span class="comment">// FIXME: This can fail</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;              MIB.addImm(Offset);</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;              MIB.addReg(ScaledReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;              <span class="keywordflow">if</span> (!IsVOP2)</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;                MIB.addImm(0); <span class="comment">// clamp bit</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;              <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MIB-&gt;getOpcode() == AMDGPU::V_ADD_I32_e64 &amp;&amp;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;                     <span class="stringliteral">&quot;Need to reuse carry out register&quot;</span>);</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;              <span class="comment">// Use scavenged unused carry out as offset register.</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;              <a class="code" href="classllvm_1_1Register.html">Register</a> ConstOffsetReg;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;              <span class="keywordflow">if</span> (!isWave32)</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;                ConstOffsetReg = getSubReg(MIB.getReg(1), AMDGPU::sub0);</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;              <span class="keywordflow">else</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;                ConstOffsetReg = MIB.getReg(1);</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;              <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, *MIB, DL, TII-&gt;get(AMDGPU::S_MOV_B32), ConstOffsetReg)</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;                .addImm(Offset);</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;              MIB.addReg(ConstOffsetReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;              MIB.addReg(ScaledReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;              MIB.addImm(0); <span class="comment">// clamp bit</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;            }</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;          } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;            <span class="comment">// We have to produce a carry out, and there isn&#39;t a free SGPR pair</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;            <span class="comment">// for it. We can keep the whole computation on the SALU to avoid</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;            <span class="comment">// clobbering an additional register at the cost of an extra mov.</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;            <span class="comment">// We may have 1 free scratch SGPR even though a carry out is</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;            <span class="comment">// unavailable. Only one additional mov is needed.</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;            <a class="code" href="classllvm_1_1Register.html">Register</a> TmpScaledReg =</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;                RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::SReg_32_XM0RegClass, MI, 0, <span class="keyword">false</span>);</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;            <a class="code" href="classllvm_1_1Register.html">Register</a> ScaledReg = TmpScaledReg.<a class="code" href="classllvm_1_1Register.html#a4a6966b99e305bd6f01fb17c645ae3da">isValid</a>() ? TmpScaledReg : DiffReg;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;            <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::S_LSHR_B32), ScaledReg)</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;              .addReg(DiffReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a87c5507c93930dba75c15fcfbeeaeb8f">getWavefrontSizeLog2</a>());</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;            <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::S_ADD_U32), ScaledReg)</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;              .addReg(ScaledReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Offset);</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;            <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::COPY), ResultReg)</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;              .addReg(ScaledReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;            <span class="comment">// If there were truly no free SGPRs, we need to undo everything.</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;            <span class="keywordflow">if</span> (!TmpScaledReg.<a class="code" href="classllvm_1_1Register.html#a4a6966b99e305bd6f01fb17c645ae3da">isValid</a>()) {</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;              <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::S_SUB_U32), ScaledReg)</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;                .addReg(ScaledReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Offset);</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;              <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::S_LSHL_B32), ScaledReg)</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;                .addReg(DiffReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a87c5507c93930dba75c15fcfbeeaeb8f">getWavefrontSizeLog2</a>());</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;            }</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;          }</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;        }</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;        <span class="keywordflow">if</span> (!TmpDiffReg.<a class="code" href="classllvm_1_1Register.html#a4a6966b99e305bd6f01fb17c645ae3da">isValid</a>()) {</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;          <span class="comment">// Restore the FP.</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::S_ADD_U32), FrameReg)</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;            .addReg(FrameReg)</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">getScratchWaveOffsetReg</a>());</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;        }</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;        <span class="comment">// Don&#39;t introduce an extra copy if we&#39;re just materializing in a mov.</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;        <span class="keywordflow">if</span> (IsCopy)</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;          MI-&gt;eraseFromParent();</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;          FIOp.<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(ResultReg, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">true</span>);</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;      }</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;      <span class="keywordflow">if</span> (IsMUBUF) {</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;        <span class="comment">// Disable offen so we don&#39;t need a 0 vgpr base.</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(static_cast&lt;int&gt;(FIOperandNum) ==</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;               <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI-&gt;getOpcode(),</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;                                          AMDGPU::OpName::vaddr));</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*MI, AMDGPU::OpName::soffset)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() ==</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;               MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>());</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;        TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*MI, AMDGPU::OpName::soffset)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(FrameReg);</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;        int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = FrameInfo.getObjectOffset(Index);</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;        int64_t OldImm</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;          = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*MI, AMDGPU::OpName::offset)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;        int64_t NewOffset = OldImm + <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;        <span class="keywordflow">if</span> (isUInt&lt;12&gt;(NewOffset) &amp;&amp;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;            <a class="code" href="SIRegisterInfo_8cpp.html#a66ba876f71016493af6fd1dc6980d912">buildMUBUFOffsetLoadStore</a>(ST, FrameInfo, MI, Index, NewOffset)) {</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;          MI-&gt;eraseFromParent();</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;        }</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;      }</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;      <span class="comment">// If the offset is simply too big, don&#39;t convert to a scratch wave offset</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;      <span class="comment">// relative index.</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;      int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = FrameInfo.getObjectOffset(Index);</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;      FIOp.<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(Offset);</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;      <span class="keywordflow">if</span> (!TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a835ce544e7ae111f1889501136ea6b3d">isImmOperandLegal</a>(*MI, FIOperandNum, FIOp)) {</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg = RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::VGPR_32RegClass, MI, 0);</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, TII-&gt;get(AMDGPU::V_MOV_B32_e32), TmpReg)</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;          .addImm(Offset);</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;        FIOp.<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(TmpReg, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">true</span>);</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;      }</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    }</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  }</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;}</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a09498f3a58cc6dc8555931b51a1fbc9f"> 1227</a></span>&#160;<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a09498f3a58cc6dc8555931b51a1fbc9f">SIRegisterInfo::getRegAsmName</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#a9bac4e562ea6c7689614dde18e8d8f83">AMDGPUInstPrinter::getRegisterName</a>(Reg);</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;}</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">// FIXME: This is very slow. It might be worth creating a map from physreg to</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">// register class.</span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d"> 1233</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">SIRegisterInfo::getPhysRegClass</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg));</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<span class="keyword">const</span> BaseClasses[] = {</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    &amp;AMDGPU::VGPR_32RegClass,</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    &amp;AMDGPU::SReg_32RegClass,</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;    &amp;AMDGPU::AGPR_32RegClass,</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    &amp;AMDGPU::VReg_64RegClass,</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    &amp;AMDGPU::SReg_64RegClass,</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    &amp;AMDGPU::AReg_64RegClass,</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;    &amp;AMDGPU::VReg_96RegClass,</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    &amp;AMDGPU::SReg_96RegClass,</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    &amp;AMDGPU::VReg_128RegClass,</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    &amp;AMDGPU::SReg_128RegClass,</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;    &amp;AMDGPU::AReg_128RegClass,</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;    &amp;AMDGPU::VReg_160RegClass,</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;    &amp;AMDGPU::SReg_160RegClass,</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    &amp;AMDGPU::VReg_256RegClass,</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    &amp;AMDGPU::SReg_256RegClass,</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;    &amp;AMDGPU::VReg_512RegClass,</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    &amp;AMDGPU::SReg_512RegClass,</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    &amp;AMDGPU::AReg_512RegClass,</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    &amp;AMDGPU::SReg_1024RegClass,</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    &amp;AMDGPU::VReg_1024RegClass,</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    &amp;AMDGPU::AReg_1024RegClass,</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    &amp;AMDGPU::SCC_CLASSRegClass,</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    &amp;AMDGPU::Pseudo_SReg_32RegClass,</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    &amp;AMDGPU::Pseudo_SReg_128RegClass,</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  };</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *BaseClass : BaseClasses) {</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    <span class="keywordflow">if</span> (BaseClass-&gt;contains(Reg)) {</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;      <span class="keywordflow">return</span> BaseClass;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    }</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  }</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;}</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">// TODO: It might be helpful to have some target specific flags in</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment">// TargetRegisterClass to mark which classes are VGPRs to make this trivial.</span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a2f4f39970717b400917c294dcf763077"> 1273</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a2f4f39970717b400917c294dcf763077">SIRegisterInfo::hasVGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = getRegSizeInBits(*RC);</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  <span class="keywordflow">switch</span> (Size) {</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::VGPR_32RegClass, RC) != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::VReg_64RegClass, RC) != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  <span class="keywordflow">case</span> 96:</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::VReg_96RegClass, RC) != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::VReg_128RegClass, RC) != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  <span class="keywordflow">case</span> 160:</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::VReg_160RegClass, RC) != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <span class="keywordflow">case</span> 256:</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::VReg_256RegClass, RC) != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  <span class="keywordflow">case</span> 512:</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::VReg_512RegClass, RC) != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  <span class="keywordflow">case</span> 1024:</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::VReg_1024RegClass, RC) != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::VReg_1RegClass, RC) != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Size &lt; 32 &amp;&amp; <span class="stringliteral">&quot;Invalid register class size&quot;</span>);</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;  }</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;}</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;</div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c"> 1300</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">SIRegisterInfo::hasAGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = getRegSizeInBits(*RC);</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  <span class="keywordflow">if</span> (Size &lt; 32)</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  <span class="keywordflow">switch</span> (Size) {</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::AGPR_32RegClass, RC) != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::AReg_64RegClass, RC) != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  <span class="keywordflow">case</span> 96:</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::AReg_128RegClass, RC) != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  <span class="keywordflow">case</span> 160:</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  <span class="keywordflow">case</span> 256:</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;  <span class="keywordflow">case</span> 512:</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::AReg_512RegClass, RC) != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  <span class="keywordflow">case</span> 1024:</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    <span class="keywordflow">return</span> getCommonSubClass(&amp;AMDGPU::AReg_1024RegClass, RC) != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid register class size&quot;</span>);</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  }</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;}</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;</div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5"> 1325</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">SIRegisterInfo::getEquivalentVGPRClass</a>(</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC)<span class="keyword"> const </span>{</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  <span class="keywordflow">switch</span> (getRegSizeInBits(*SRC)) {</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_32RegClass;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_64RegClass;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <span class="keywordflow">case</span> 96:</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_96RegClass;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_128RegClass;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="keywordflow">case</span> 160:</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_160RegClass;</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;  <span class="keywordflow">case</span> 256:</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_256RegClass;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;  <span class="keywordflow">case</span> 512:</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_512RegClass;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  <span class="keywordflow">case</span> 1024:</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_1024RegClass;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_1RegClass;</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid register class size&quot;</span>);</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;  }</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;}</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;</div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792"> 1351</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792">SIRegisterInfo::getEquivalentAGPRClass</a>(</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC)<span class="keyword"> const </span>{</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;  <span class="keywordflow">switch</span> (getRegSizeInBits(*SRC)) {</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AGPR_32RegClass;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_64RegClass;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;  <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_128RegClass;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;  <span class="keywordflow">case</span> 512:</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_512RegClass;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  <span class="keywordflow">case</span> 1024:</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_1024RegClass;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid register class size&quot;</span>);</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  }</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;}</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;</div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30"> 1369</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30">SIRegisterInfo::getEquivalentSGPRClass</a>(</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VRC)<span class="keyword"> const </span>{</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  <span class="keywordflow">switch</span> (getRegSizeInBits(*VRC)) {</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_32RegClass;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SReg_64RegClass;</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  <span class="keywordflow">case</span> 96:</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SReg_96RegClass;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_128RegClass;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <span class="keywordflow">case</span> 160:</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SReg_160RegClass;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <span class="keywordflow">case</span> 256:</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SReg_256RegClass;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  <span class="keywordflow">case</span> 512:</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SReg_512RegClass;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  <span class="keywordflow">case</span> 1024:</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    <span class="keywordflow">return</span> &amp;AMDGPU::SReg_1024RegClass;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid register class size&quot;</span>);</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  }</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;}</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;</div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#af4c798fe3098870ca930cf5f0be8e5d9"> 1393</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1SIRegisterInfo.html#af4c798fe3098870ca930cf5f0be8e5d9">SIRegisterInfo::getSubRegClass</a>(</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <span class="keywordtype">unsigned</span> SubIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  <span class="keywordflow">if</span> (SubIdx == AMDGPU::NoSubRegister)</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;    <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  <span class="comment">// We can assume that each lane corresponds to one 32-bit register.</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  <span class="keywordtype">unsigned</span> Count = getSubRegIndexLaneMask(SubIdx).getNumLanes();</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(RC)) {</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    <span class="keywordflow">switch</span> (Count) {</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;    <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_32RegClass;</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::SReg_64RegClass;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;    <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::SReg_96RegClass;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_128RegClass;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;    <span class="keywordflow">case</span> 5:</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::SReg_160RegClass;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::SReg_256RegClass;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::SReg_512RegClass;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    <span class="keywordflow">case</span> 32: <span class="comment">/* fall-through */</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid sub-register class size&quot;</span>);</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;    }</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">hasAGPRs</a>(RC)) {</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    <span class="keywordflow">switch</span> (Count) {</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;    <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AGPR_32RegClass;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AReg_64RegClass;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AReg_128RegClass;</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::AReg_512RegClass;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    <span class="keywordflow">case</span> 32: <span class="comment">/* fall-through */</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid sub-register class size&quot;</span>);</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;    }</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    <span class="keywordflow">switch</span> (Count) {</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_32RegClass;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_64RegClass;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_96RegClass;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;    <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_128RegClass;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;    <span class="keywordflow">case</span> 5:</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_160RegClass;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;    <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_256RegClass;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;    <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_512RegClass;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;    <span class="keywordflow">case</span> 32: <span class="comment">/* fall-through */</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid sub-register class size&quot;</span>);</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    }</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;  }</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;}</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;</div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a5f55007393b9c2edcdb84c55e5df5514"> 1457</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a5f55007393b9c2edcdb84c55e5df5514">SIRegisterInfo::opCanUseInlineConstant</a>(<span class="keywordtype">unsigned</span> OpType)<span class="keyword"> const </span>{</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  <span class="keywordflow">if</span> (OpType &gt;= <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b">AMDGPU::OPERAND_REG_INLINE_AC_FIRST</a> &amp;&amp;</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;      OpType &lt;= <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7">AMDGPU::OPERAND_REG_INLINE_AC_LAST</a>)</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;    <span class="keywordflow">return</span> !ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a2daa95e19ef6f3a5d3be7f175d5bde59">hasMFMAInlineLiteralBug</a>();</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;  <span class="keywordflow">return</span> OpType &gt;= <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">AMDGPU::OPERAND_SRC_FIRST</a> &amp;&amp;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;         OpType &lt;= <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">AMDGPU::OPERAND_SRC_LAST</a>;</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;}</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a891021470cc8979b7dfcc936fad1cd44"> 1466</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a891021470cc8979b7dfcc936fad1cd44">SIRegisterInfo::shouldRewriteCopySrc</a>(</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefRC,</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;  <span class="keywordtype">unsigned</span> DefSubReg,</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  <span class="keywordtype">unsigned</span> SrcSubReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  <span class="comment">// We want to prefer the smallest register class possible, so we don&#39;t want to</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  <span class="comment">// stop and rewrite on anything that looks like a subregister</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;  <span class="comment">// extract. Operations mostly don&#39;t care about the super register class, so we</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;  <span class="comment">// only want to stop on the most basic of copies between the same register</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;  <span class="comment">// class.</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;  <span class="comment">// e.g. if we have something like</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  <span class="comment">// %0 = ...</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;  <span class="comment">// %1 = ...</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;  <span class="comment">// %2 = REG_SEQUENCE %0, sub0, %1, sub1, %2, sub2</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  <span class="comment">// %3 = COPY %2, sub0</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;  <span class="comment">// We want to look through the COPY to find:</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;  <span class="comment">//  =&gt; %3 = COPY %0</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;  <span class="comment">// Plain copy.</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  <span class="keywordflow">return</span> getCommonSubClass(DefRC, SrcRC) != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;}</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment">/// Returns a register that is not used at any point in the function.</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="comment">///        If all registers are used, then this function will return</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="comment"></span><span class="comment">//         AMDGPU::NoRegister.</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a790015606226fba9a383789f5d615b03"> 1494</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a790015606226fba9a383789f5d615b03">SIRegisterInfo::findUnusedRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Reg : *RC)</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;    <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">isAllocatable</a>(Reg) &amp;&amp; !MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">isPhysRegUsed</a>(Reg))</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;      <span class="keywordflow">return</span> Reg;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;  <span class="keywordflow">return</span> AMDGPU::NoRegister;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;}</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6"> 1504</a></span>&#160;<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int16_t&gt;</a> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">SIRegisterInfo::getRegSplitParts</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;                                                   <span class="keywordtype">unsigned</span> EltSize)<span class="keyword"> const </span>{</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  <span class="keywordflow">if</span> (EltSize == 4) {</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_31[] = {</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;      AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3,</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;      AMDGPU::sub4, AMDGPU::sub5, AMDGPU::sub6, AMDGPU::sub7,</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;      AMDGPU::sub8, AMDGPU::sub9, AMDGPU::sub10, AMDGPU::sub11,</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;      AMDGPU::sub12, AMDGPU::sub13, AMDGPU::sub14, AMDGPU::sub15,</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;      AMDGPU::sub16, AMDGPU::sub17, AMDGPU::sub18, AMDGPU::sub19,</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;      AMDGPU::sub20, AMDGPU::sub21, AMDGPU::sub22, AMDGPU::sub23,</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;      AMDGPU::sub24, AMDGPU::sub25, AMDGPU::sub26, AMDGPU::sub27,</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;      AMDGPU::sub28, AMDGPU::sub29, AMDGPU::sub30, AMDGPU::sub31,</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    };</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_15[] = {</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;      AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3,</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;      AMDGPU::sub4, AMDGPU::sub5, AMDGPU::sub6, AMDGPU::sub7,</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;      AMDGPU::sub8, AMDGPU::sub9, AMDGPU::sub10, AMDGPU::sub11,</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;      AMDGPU::sub12, AMDGPU::sub13, AMDGPU::sub14, AMDGPU::sub15,</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;    };</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_7[] = {</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;      AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3,</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;      AMDGPU::sub4, AMDGPU::sub5, AMDGPU::sub6, AMDGPU::sub7,</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;    };</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_4[] = {</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;      AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3, AMDGPU::sub4,</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;    };</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_3[] = {</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;      AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3,</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;    };</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_2[] = {</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;      AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2,</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;    };</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_1[] = {</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;      AMDGPU::sub0, AMDGPU::sub1,</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    };</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">AMDGPU::getRegBitWidth</a>(*RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">MC</a>)) {</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;    <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;      <span class="keywordflow">return</span> {};</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Sub0_1);</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    <span class="keywordflow">case</span> 96:</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Sub0_2);</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Sub0_3);</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;    <span class="keywordflow">case</span> 160:</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Sub0_4);</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    <span class="keywordflow">case</span> 256:</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Sub0_7);</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;    <span class="keywordflow">case</span> 512:</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Sub0_15);</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    <span class="keywordflow">case</span> 1024:</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Sub0_31);</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled register size&quot;</span>);</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    }</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;  }</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  <span class="keywordflow">if</span> (EltSize == 8) {</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_31_64[] = {</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;      AMDGPU::sub0_sub1, AMDGPU::sub2_sub3,</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;      AMDGPU::sub4_sub5, AMDGPU::sub6_sub7,</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;      AMDGPU::sub8_sub9, AMDGPU::sub10_sub11,</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;      AMDGPU::sub12_sub13, AMDGPU::sub14_sub15,</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;      AMDGPU::sub16_sub17, AMDGPU::sub18_sub19,</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;      AMDGPU::sub20_sub21, AMDGPU::sub22_sub23,</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;      AMDGPU::sub24_sub25, AMDGPU::sub26_sub27,</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;      AMDGPU::sub28_sub29, AMDGPU::sub30_sub31</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;    };</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_15_64[] = {</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;      AMDGPU::sub0_sub1, AMDGPU::sub2_sub3,</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;      AMDGPU::sub4_sub5, AMDGPU::sub6_sub7,</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;      AMDGPU::sub8_sub9, AMDGPU::sub10_sub11,</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;      AMDGPU::sub12_sub13, AMDGPU::sub14_sub15</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;    };</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_7_64[] = {</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;      AMDGPU::sub0_sub1, AMDGPU::sub2_sub3,</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;      AMDGPU::sub4_sub5, AMDGPU::sub6_sub7</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;    };</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_3_64[] = {</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;      AMDGPU::sub0_sub1, AMDGPU::sub2_sub3</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;    };</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">AMDGPU::getRegBitWidth</a>(*RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">MC</a>)) {</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;      <span class="keywordflow">return</span> {};</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Sub0_3_64);</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;    <span class="keywordflow">case</span> 256:</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Sub0_7_64);</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;    <span class="keywordflow">case</span> 512:</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Sub0_15_64);</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    <span class="keywordflow">case</span> 1024:</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Sub0_31_64);</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled register size&quot;</span>);</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;    }</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;  }</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;  <span class="keywordflow">if</span> (EltSize == 16) {</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_31_128[] = {</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;      AMDGPU::sub0_sub1_sub2_sub3,</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;      AMDGPU::sub4_sub5_sub6_sub7,</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;      AMDGPU::sub8_sub9_sub10_sub11,</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;      AMDGPU::sub12_sub13_sub14_sub15,</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;      AMDGPU::sub16_sub17_sub18_sub19,</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;      AMDGPU::sub20_sub21_sub22_sub23,</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;      AMDGPU::sub24_sub25_sub26_sub27,</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;      AMDGPU::sub28_sub29_sub30_sub31</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;    };</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_15_128[] = {</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;      AMDGPU::sub0_sub1_sub2_sub3,</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;      AMDGPU::sub4_sub5_sub6_sub7,</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;      AMDGPU::sub8_sub9_sub10_sub11,</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;      AMDGPU::sub12_sub13_sub14_sub15</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;    };</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_7_128[] = {</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;      AMDGPU::sub0_sub1_sub2_sub3,</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;      AMDGPU::sub4_sub5_sub6_sub7</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;    };</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">AMDGPU::getRegBitWidth</a>(*RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">MC</a>)) {</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;    <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;      <span class="keywordflow">return</span> {};</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;    <span class="keywordflow">case</span> 256:</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Sub0_7_128);</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;    <span class="keywordflow">case</span> 512:</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Sub0_15_128);</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;    <span class="keywordflow">case</span> 1024:</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Sub0_31_128);</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled register size&quot;</span>);</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;    }</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;  }</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(EltSize == 32 &amp;&amp; <span class="stringliteral">&quot;unhandled elt size&quot;</span>);</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_31_256[] = {</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;    AMDGPU::sub0_sub1_sub2_sub3_sub4_sub5_sub6_sub7,</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;    AMDGPU::sub8_sub9_sub10_sub11_sub12_sub13_sub14_sub15,</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;    AMDGPU::sub16_sub17_sub18_sub19_sub20_sub21_sub22_sub23,</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;    AMDGPU::sub24_sub25_sub26_sub27_sub28_sub29_sub30_sub31</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  };</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_15_256[] = {</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;    AMDGPU::sub0_sub1_sub2_sub3_sub4_sub5_sub6_sub7,</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;    AMDGPU::sub8_sub9_sub10_sub11_sub12_sub13_sub14_sub15</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;  };</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">AMDGPU::getRegBitWidth</a>(*RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">MC</a>)) {</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;  <span class="keywordflow">case</span> 256:</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;    <span class="keywordflow">return</span> {};</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;  <span class="keywordflow">case</span> 512:</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Sub0_15_256);</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;  <span class="keywordflow">case</span> 1024:</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Sub0_31_256);</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled register size&quot;</span>);</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;  }</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;}</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>*</div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0"> 1679</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0">SIRegisterInfo::getRegClassForReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;                                  <span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg))</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;    <span class="keywordflow">return</span>  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Reg);</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">getPhysRegClass</a>(Reg);</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;}</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;</div><div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a9a129e8a7d22c988e707c29beb8dbadd"> 1687</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a9a129e8a7d22c988e707c29beb8dbadd">SIRegisterInfo::isVGPR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;                            <span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * RC = <a class="code" href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0">getRegClassForReg</a>(MRI, Reg);</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RC &amp;&amp; <span class="stringliteral">&quot;Register class for the reg not found&quot;</span>);</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a2f4f39970717b400917c294dcf763077">hasVGPRs</a>(RC);</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;}</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;</div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#abdf5d3d4d9caed5da3da6f958b942443"> 1694</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#abdf5d3d4d9caed5da3da6f958b942443">SIRegisterInfo::isAGPR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;                            <span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * RC = <a class="code" href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0">getRegClassForReg</a>(MRI, Reg);</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RC &amp;&amp; <span class="stringliteral">&quot;Register class for the reg not found&quot;</span>);</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">hasAGPRs</a>(RC);</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;}</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;</div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#abce857be755106a0d747fa67ac782857"> 1701</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#abce857be755106a0d747fa67ac782857">SIRegisterInfo::shouldCoalesce</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;                                    <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>,</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC,</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;                                    <span class="keywordtype">unsigned</span> DstSubReg,</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC,</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;                                    <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS)<span class="keyword"> const </span>{</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  <span class="keywordtype">unsigned</span> SrcSize = getRegSizeInBits(*SrcRC);</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  <span class="keywordtype">unsigned</span> DstSize = getRegSizeInBits(*DstRC);</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;  <span class="keywordtype">unsigned</span> NewSize = getRegSizeInBits(*NewRC);</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  <span class="comment">// Do not increase size of registers beyond dword, we would need to allocate</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;  <span class="comment">// adjacent registers and constraint regalloc more than needed.</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  <span class="comment">// Always allow dword coalescing.</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;  <span class="keywordflow">if</span> (SrcSize &lt;= 32 || DstSize &lt;= 32)</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  <span class="keywordflow">return</span> NewSize &lt;= DstSize || NewSize &lt;= SrcSize;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;}</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6"> 1722</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">SIRegisterInfo::getRegPressureLimit</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;                                             <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  <span class="keywordtype">unsigned</span> Occupancy = ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a070c057941562774c1ffa4f85b1095ed">getOccupancyWithLocalMemSize</a>(MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#aa45fae350d65e1a308f339a1e4a264b3">getLDSSize</a>(),</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;                                                       MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>());</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  <span class="keywordflow">switch</span> (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) {</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;    <span class="keywordflow">return</span> AMDGPURegisterInfo::getRegPressureLimit(RC, MF);</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VGPR_32RegClassID:</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    <span class="keywordflow">return</span> std::min(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4f492fa16404497b8f15ea82c4b0a725">getMaxNumVGPRs</a>(Occupancy), ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4f492fa16404497b8f15ea82c4b0a725">getMaxNumVGPRs</a>(MF));</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_32RegClassID:</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;    <span class="keywordflow">return</span> std::min(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(Occupancy, <span class="keyword">true</span>), ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(MF));</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;  }</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;}</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;</div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d"> 1738</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">SIRegisterInfo::getRegPressureSetLimit</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;                                                <span class="keywordtype">unsigned</span> Idx)<span class="keyword"> const </span>{</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;  <span class="keywordflow">if</span> (Idx == <a class="code" href="classllvm_1_1SIRegisterInfo.html#a6a4f4908502fda78686f25c25ef6a525">getVGPRPressureSet</a>() || Idx == <a class="code" href="classllvm_1_1SIRegisterInfo.html#a8751d7c078fe75fdacad2107679e8732">getAGPRPressureSet</a>())</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">getRegPressureLimit</a>(&amp;AMDGPU::VGPR_32RegClass,</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;                               const_cast&lt;MachineFunction &amp;&gt;(MF));</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;  <span class="keywordflow">if</span> (Idx == <a class="code" href="classllvm_1_1SIRegisterInfo.html#a0b5fae2a4d745347222b765f0cd5d987">getSGPRPressureSet</a>())</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">getRegPressureLimit</a>(&amp;AMDGPU::SGPR_32RegClass,</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;                               const_cast&lt;MachineFunction &amp;&gt;(MF));</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  <span class="keywordflow">return</span> AMDGPURegisterInfo::getRegPressureSetLimit(MF, Idx);</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;}</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f"> 1751</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> *<a class="code" href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f">SIRegisterInfo::getRegUnitPressureSets</a>(<span class="keywordtype">unsigned</span> RegUnit)<span class="keyword"> const </span>{</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ace2c8aed9c2fa0cfbed56cbda4d8bf07">Empty</a>[] = { -1 };</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;  <span class="keywordflow">if</span> (hasRegUnit(AMDGPU::M0, RegUnit))</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ace2c8aed9c2fa0cfbed56cbda4d8bf07">Empty</a>;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  <span class="keywordflow">return</span> AMDGPURegisterInfo::getRegUnitPressureSets(RegUnit);</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;}</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;</div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a1509d958f5ec2cd7eb93e0ee89d1537f"> 1759</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a1509d958f5ec2cd7eb93e0ee89d1537f">SIRegisterInfo::getReturnAddressReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;  <span class="comment">// Not a callee saved register.</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  <span class="keywordflow">return</span> AMDGPU::SGPR30_SGPR31;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;}</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7"> 1765</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">SIRegisterInfo::getRegClassForSizeOnBank</a>(<span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB,</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  <span class="keywordflow">switch</span> (Size) {</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;  <span class="keywordflow">case</span> 1: {</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;    <span class="keywordflow">switch</span> (RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>()) {</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;    <span class="keywordflow">case</span> AMDGPU::VGPRRegBankID:</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_32RegClass;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;    <span class="keywordflow">case</span> AMDGPU::VCCRegBankID:</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;      <span class="keywordflow">return</span> isWave32 ?</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;        &amp;AMDGPU::SReg_32_XM0_XEXECRegClass : &amp;AMDGPU::SReg_64_XEXECRegClass;</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SGPRRegBankID:</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::SReg_32RegClass;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown register bank&quot;</span>);</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;    }</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  }</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;    <span class="keywordflow">return</span> RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID ? &amp;AMDGPU::VGPR_32RegClass :</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;                                                 &amp;AMDGPU::SReg_32RegClass;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;    <span class="keywordflow">return</span> RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID ? &amp;AMDGPU::VReg_64RegClass :</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;                                                 &amp;AMDGPU::SReg_64RegClass;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;  <span class="keywordflow">case</span> 96:</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;    <span class="keywordflow">return</span> RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID ? &amp;AMDGPU::VReg_96RegClass :</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;                                                 &amp;AMDGPU::SReg_96RegClass;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;  <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;    <span class="keywordflow">return</span> RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID ? &amp;AMDGPU::VReg_128RegClass :</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;                                                 &amp;AMDGPU::SGPR_128RegClass;</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;  <span class="keywordflow">case</span> 160:</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;    <span class="keywordflow">return</span> RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID ? &amp;AMDGPU::VReg_160RegClass :</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;                                                 &amp;AMDGPU::SReg_160RegClass;</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;  <span class="keywordflow">case</span> 256:</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;    <span class="keywordflow">return</span> RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID ? &amp;AMDGPU::VReg_256RegClass :</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;                                                 &amp;AMDGPU::SReg_256RegClass;</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  <span class="keywordflow">case</span> 512:</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;    <span class="keywordflow">return</span> RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID ? &amp;AMDGPU::VReg_512RegClass :</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;                                                 &amp;AMDGPU::SReg_512RegClass;</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  <span class="keywordflow">case</span> 1024:</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;    <span class="keywordflow">return</span> RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID ? &amp;AMDGPU::VReg_1024RegClass :</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;                                                 &amp;AMDGPU::SReg_1024RegClass;</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;    <span class="keywordflow">if</span> (Size &lt; 32)</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;      <span class="keywordflow">return</span> RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID ? &amp;AMDGPU::VGPR_32RegClass :</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;                                                   &amp;AMDGPU::SReg_32RegClass;</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;  }</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;}</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546"> 1815</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">SIRegisterInfo::getConstrainedRegClassForOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1PointerUnion.html">RegClassOrRegBank</a> &amp;RCOrRB = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a52921494ed817c48aa6e4bc9cb8d01bf">getRegClassOrRegBank</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *RB = RCOrRB.<a class="code" href="classllvm_1_1PointerUnion.html#a9147352f78d98ee246f25d3300e0aaba">dyn_cast</a>&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a>*&gt;())</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a277f9aabec137ba6ece9d37cd2e0172c">getRegClassForTypeOnBank</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()), *RB, MRI);</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = RCOrRB.<a class="code" href="classllvm_1_1PointerUnion.html#a47a37d4a29c6d015b0ec9b0e722110fe">get</a>&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>*&gt;();</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  <span class="keywordflow">return</span> getAllocatableClass(RC);</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;}</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;</div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ab4c5b0703011de771253a0a29f38fb41"> 1825</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#ab4c5b0703011de771253a0a29f38fb41">SIRegisterInfo::getVCC</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  <span class="keywordflow">return</span> isWave32 ? AMDGPU::VCC_LO : AMDGPU::VCC;</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;}</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936"> 1830</a></span>&#160;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">SIRegisterInfo::getRegClass</a>(<span class="keywordtype">unsigned</span> RCID)<span class="keyword"> const </span>{</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;  <span class="keywordflow">switch</span> ((<span class="keywordtype">int</span>)RCID) {</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_1RegClassID:</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html#a940d8478e9124a309af6b98b9b1caef9">getBoolRC</a>();</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_1_XEXECRegClassID:</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;    <span class="keywordflow">return</span> isWave32 ? &amp;AMDGPU::SReg_32_XM0_XEXECRegClass</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;      : &amp;AMDGPU::SReg_64_XEXECRegClass;</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;  <span class="keywordflow">case</span> -1:</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">AMDGPURegisterInfo::getRegClass</a>(RCID);</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;  }</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;}</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="comment">// Find reaching register definition</span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a3c41587ea100242ed1b4c718803b3f25"> 1845</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SIRegisterInfo.html#a3c41587ea100242ed1b4c718803b3f25">SIRegisterInfo::findReachingDef</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>,</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;                                              <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="classllvm_1_1Use.html">Use</a>,</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;                                              <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;                                              <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS)<span class="keyword"> const </span>{</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;  <span class="keyword">auto</span> &amp;MDT = LIS-&gt;<a class="code" href="classllvm_1_1Pass.html#a4863e5e463fb79955269fbf7fbf52b80">getAnalysis</a>&lt;<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>&gt;();</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;  <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> UseIdx = LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">getInstructionIndex</a>(Use);</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;  <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> DefIdx;</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg)) {</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;    <span class="keywordflow">if</span> (!LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a11cd70de340f310acc70781d57a00136">hasInterval</a>(Reg))</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;    <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI = LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a25c117ac45bfbbcf69dc0b674db2d1ea">getInterval</a>(Reg);</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;    <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> SubLanes = SubReg ? getSubRegIndexLaneMask(SubReg)</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;                                  : MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a35cdf8b9e0c19566eb24b080a04b7b35">getMaxLaneMaskForVReg</a>(Reg);</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;    <a class="code" href="classllvm_1_1VNInfo.html">VNInfo</a> *V = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;    <span class="keywordflow">if</span> (LI.<a class="code" href="classllvm_1_1LiveInterval.html#a1c198291d6ee66150b76633cda8a1749">hasSubRanges</a>()) {</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;S : LI.<a class="code" href="classllvm_1_1LiveInterval.html#a97dfb31f0f752a171bfe5fe49244c9be">subranges</a>()) {</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;        <span class="keywordflow">if</span> ((S.LaneMask &amp; SubLanes) == SubLanes) {</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;          V = S.getVNInfoAt(UseIdx);</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;        }</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;      }</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;      V = LI.<a class="code" href="classllvm_1_1LiveRange.html#adf042897913dea01859fc1944f7e61cd">getVNInfoAt</a>(UseIdx);</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;    }</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;    <span class="keywordflow">if</span> (!V)</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;    DefIdx = V-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">def</a>;</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;    <span class="comment">// Find last def.</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Units(Reg, <span class="keyword">this</span>); Units.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Units) {</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;      <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;LR = LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#afd1840a8e04214d75dc4e3afd74673b4">getRegUnit</a>(*Units);</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1VNInfo.html">VNInfo</a> *V = LR.<a class="code" href="classllvm_1_1LiveRange.html#adf042897913dea01859fc1944f7e61cd">getVNInfoAt</a>(UseIdx)) {</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;        <span class="keywordflow">if</span> (!DefIdx.<a class="code" href="classllvm_1_1SlotIndex.html#a5bcdd85778add4287db384472cde8acd">isValid</a>() ||</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;            MDT.dominates(LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#ada0488ce8dde6e7677f28b8ddbafdcbd">getInstructionFromIndex</a>(DefIdx),</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;                          LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#ada0488ce8dde6e7677f28b8ddbafdcbd">getInstructionFromIndex</a>(V-&gt;def)))</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;          DefIdx = V-&gt;def;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;      }</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;    }</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;  }</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#ada0488ce8dde6e7677f28b8ddbafdcbd">getInstructionFromIndex</a>(DefIdx);</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;  <span class="keywordflow">if</span> (!Def || !MDT.dominates(Def, &amp;Use))</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">modifiesRegister</a>(Reg, <span class="keyword">this</span>));</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;}</div><div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a83a558d1f47c278d99d1e6f97d73bf44"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">llvm::SIMachineFunctionInfo::getFrameOffsetReg</a></div><div class="ttdeci">unsigned getFrameOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00712">SIMachineFunctionInfo.h:712</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a2bf7b2bd509d4268cef9571b5dbd42db"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg</a></div><div class="ttdeci">unsigned getScratchWaveOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00708">SIMachineFunctionInfo.h:708</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_aaa5fb5a2af9dcd7d46d3cacf3e537680"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aaa5fb5a2af9dcd7d46d3cacf3e537680">llvm::SIRegisterInfo::materializeFrameBaseRegister</a></div><div class="ttdeci">void materializeFrameBaseRegister(MachineBasicBlock *MBB, unsigned BaseReg, int FrameIdx, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00342">SIRegisterInfo.cpp:342</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a1ac8d27532cfd1d1f032ecbff2ba3611"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00215">MachineInstrBuilder.h:215</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a1d0ab64e6f3e2d57bb062e38b4310f37"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a1d0ab64e6f3e2d57bb062e38b4310f37">llvm::SIMachineFunctionInfo::getVGPRToAGPRSpill</a></div><div class="ttdeci">MCPhysReg getVGPRToAGPRSpill(int FrameIndex, unsigned Lane) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00509">SIMachineFunctionInfo.h:509</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a5eafea62423808eaf1bec18900ec929e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">llvm::SIRegisterInfo::requiresRegisterScavenging</a></div><div class="ttdeci">bool requiresRegisterScavenging(const MachineFunction &amp;Fn) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00276">SIRegisterInfo.cpp:276</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00397">BitVector.h:397</a></div></div>
<div class="ttc" id="SIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo. </div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_ab4c5b0703011de771253a0a29f38fb41"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ab4c5b0703011de771253a0a29f38fb41">llvm::SIRegisterInfo::getVCC</a></div><div class="ttdeci">unsigned getVCC() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01825">SIRegisterInfo.cpp:1825</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a9e65e7f3940616d9da8bf3920d6f468e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a9e65e7f3940616d9da8bf3920d6f468e">llvm::SIRegisterInfo::reservedPrivateSegmentBufferReg</a></div><div class="ttdeci">unsigned reservedPrivateSegmentBufferReg(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return the end register initially reserved for the scratch buffer in case spilling is needed...</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00109">SIRegisterInfo.cpp:109</a></div></div>
<div class="ttc" id="AMDGPURegisterBankInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a></div><div class="ttdoc">This file declares the targeting of the RegisterBankInfo class for AMDGPU. </div></div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a718ba7d18d1999d5b161496daa20239f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a718ba7d18d1999d5b161496daa20239f">llvm::SIRegisterInfo::trackLivenessAfterRegAlloc</a></div><div class="ttdeci">bool trackLivenessAfterRegAlloc(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00308">SIRegisterInfo.cpp:308</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_af7541e1fd9a4513270d9abfd49aed959"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#af7541e1fd9a4513270d9abfd49aed959">llvm::SIMachineFunctionInfo::addToSpilledSGPRs</a></div><div class="ttdeci">void addToSpilledSGPRs(unsigned num)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00787">SIMachineFunctionInfo.h:787</a></div></div>
<div class="ttc" id="classllvm_1_1VNInfo_html_ae623a0f1ab59da851f2ebf1674d1fddb"><div class="ttname"><a href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">llvm::VNInfo::def</a></div><div class="ttdeci">SlotIndex def</div><div class="ttdoc">The index of the defining instruction. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00060">LiveInterval.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8c52645cdf8bf296f62276354ddffad1"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">llvm::MachineRegisterInfo::isAllocatable</a></div><div class="ttdeci">bool isAllocatable(unsigned PhysReg) const</div><div class="ttdoc">isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn&amp;#39;t been...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00915">MachineRegisterInfo.h:915</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a35cdf8b9e0c19566eb24b080a04b7b35"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a35cdf8b9e0c19566eb24b080a04b7b35">llvm::MachineRegisterInfo::getMaxLaneMaskForVReg</a></div><div class="ttdeci">LaneBitmask getMaxLaneMaskForVReg(unsigned Reg) const</div><div class="ttdoc">Returns a mask covering all bits that can appear in lane masks of subregisters of the virtual registe...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00499">MachineRegisterInfo.cpp:499</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_aa750847e3dbb44a3dbf3c143151b895e"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aa750847e3dbb44a3dbf3c143151b895e">llvm::SIMachineFunctionInfo::addToSpilledVGPRs</a></div><div class="ttdeci">void addToSpilledVGPRs(unsigned num)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00791">SIMachineFunctionInfo.h:791</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a4103353fd223c191f291d3ffaf5bfa4f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a4103353fd223c191f291d3ffaf5bfa4f">llvm::SIRegisterInfo::SIRegisterInfo</a></div><div class="ttdeci">SIRegisterInfo(const GCNSubtarget &amp;ST)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00057">SIRegisterInfo.cpp:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a4f5ecc82c0deb906cdb3bbb581b41450"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg</a></div><div class="ttdeci">unsigned getStackPtrOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00730">SIMachineFunctionInfo.h:730</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_aa7dbd22ec4e0cc058f8290a8b98cacc6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">llvm::SIRegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01722">SIRegisterInfo.cpp:1722</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a070c057941562774c1ffa4f85b1095ed"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a070c057941562774c1ffa4f85b1095ed">llvm::AMDGPUSubtarget::getOccupancyWithLocalMemSize</a></div><div class="ttdeci">unsigned getOccupancyWithLocalMemSize(uint32_t Bytes, const Function &amp;) const</div><div class="ttdoc">Inverse of getMaxLocalMemWithWaveCount. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00328">AMDGPUSubtarget.cpp:328</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a01cc0678a57e7b457f92795a7ec9acd7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a01cc0678a57e7b457f92795a7ec9acd7">llvm::SIRegisterInfo::isFrameOffsetLegal</a></div><div class="ttdeci">bool isFrameOffsetLegal(const MachineInstr *MI, unsigned BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00413">SIRegisterInfo.cpp:413</a></div></div>
<div class="ttc" id="SIRegisterInfo_8cpp_html_a28be067d402f8654c8861e0041a4e800"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a28be067d402f8654c8861e0041a4e800">getOffsetMUBUFLoad</a></div><div class="ttdeci">static int getOffsetMUBUFLoad(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00510">SIRegisterInfo.cpp:510</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a09498f3a58cc6dc8555931b51a1fbc9f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a09498f3a58cc6dc8555931b51a1fbc9f">llvm::SIRegisterInfo::getRegAsmName</a></div><div class="ttdeci">StringRef getRegAsmName(unsigned Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01227">SIRegisterInfo.cpp:1227</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_acb35f7f6a131a64e636d936246ebd37f"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#acb35f7f6a131a64e636d936246ebd37f">llvm::MachineFrameInfo::hasStackObjects</a></div><div class="ttdeci">bool hasStackObjects() const</div><div class="ttdoc">Return true if there are any stack objects in this function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00345">MachineFrameInfo.h:345</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a2fcc4d3294381da29adb855c5f56c0d5"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">llvm::SIRegisterInfo::getEquivalentVGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentVGPRClass(const TargetRegisterClass *SRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01325">SIRegisterInfo.cpp:1325</a></div></div>
<div class="ttc" id="classllvm_1_1DenseSet_html"><div class="ttname"><a href="classllvm_1_1DenseSet.html">llvm::DenseSet&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html"><div class="ttname"><a href="classllvm_1_1LiveInterval.html">llvm::LiveInterval</a></div><div class="ttdoc">LiveInterval - This class represents the liveness of a register, or stack slot. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00679">LiveInterval.h:679</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7">llvm::AMDGPU::OPERAND_REG_INLINE_AC_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00161">SIDefines.h:161</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a4d8680fb761cf1d88232de86f8fcecba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">llvm::AMDGPU::getRegBitWidth</a></div><div class="ttdeci">unsigned getRegBitWidth(unsigned RCID)</div><div class="ttdoc">Get the size in bits of a register from the register class RC. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01083">AMDGPUBaseInfo.cpp:1083</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_abce857be755106a0d747fa67ac782857"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#abce857be755106a0d747fa67ac782857">llvm::SIRegisterInfo::shouldCoalesce</a></div><div class="ttdeci">bool shouldCoalesce(MachineInstr *MI, const TargetRegisterClass *SrcRC, unsigned SubReg, const TargetRegisterClass *DstRC, unsigned DstSubReg, const TargetRegisterClass *NewRC, LiveIntervals &amp;LIS) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01701">SIRegisterInfo.cpp:1701</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00028">SIRegisterInfo.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_ae8ba4cd4553b5e0d7245b42c6d459418"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae8ba4cd4553b5e0d7245b42c6d459418">llvm::SIRegisterInfo::requiresVirtualBaseRegisters</a></div><div class="ttdeci">bool requiresVirtualBaseRegisters(const MachineFunction &amp;Fn) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00302">SIRegisterInfo.cpp:302</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2d82b368180ebfc984ea84c15d7cba51"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(unsigned Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00729">MachineRegisterInfo.h:729</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a17f5d15a7320dec2cfefb6617f711ab7"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">llvm::MachineInstr::mayLoadOrStore</a></div><div class="ttdeci">bool mayLoadOrStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read or modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00879">MachineInstr.h:879</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a4bbc0f0059b8fc54fdd919e558f0b911"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">llvm::GCNSubtarget::getInstrInfo</a></div><div class="ttdeci">const SIInstrInfo * getInstrInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00409">AMDGPUSubtarget.h:409</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00670">MCRegisterInfo.h:670</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a627e6584be398e0555f4b38d8f26f546"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">llvm::SIRegisterInfo::getConstrainedRegClassForOperand</a></div><div class="ttdeci">const TargetRegisterClass * getConstrainedRegClassForOperand(const MachineOperand &amp;MO, const MachineRegisterInfo &amp;MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01815">SIRegisterInfo.cpp:1815</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_a5bcdd85778add4287db384472cde8acd"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#a5bcdd85778add4287db384472cde8acd">llvm::SlotIndex::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this is a valid index. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00151">SlotIndexes.h:151</a></div></div>
<div class="ttc" id="SIRegisterInfo_8cpp_html_a06d7628190ef86d42b03dc9cc8fd4896"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a06d7628190ef86d42b03dc9cc8fd4896">findPrivateSegmentWaveByteOffsetRegIndex</a></div><div class="ttdeci">static unsigned findPrivateSegmentWaveByteOffsetRegIndex(unsigned RegCount)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00116">SIRegisterInfo.cpp:116</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_abdf5d3d4d9caed5da3da6f958b942443"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#abdf5d3d4d9caed5da3da6f958b942443">llvm::SIRegisterInfo::isAGPR</a></div><div class="ttdeci">bool isAGPR(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01694">SIRegisterInfo.cpp:1694</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a981883145186bf6da58e5bd7f6476f30"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30">llvm::SIRegisterInfo::getEquivalentSGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentSGPRClass(const TargetRegisterClass *VRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01369">SIRegisterInfo.cpp:1369</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1VNInfo_html"><div class="ttname"><a href="classllvm_1_1VNInfo.html">llvm::VNInfo</a></div><div class="ttdoc">VNInfo - Value Number Information. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00052">LiveInterval.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aef0e7e42e45e15f86b2a122b56ab829c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">llvm::MachineInstr::operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00492">MachineInstr.h:492</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_adc210f7d04be558143f8a891c892e550"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#adc210f7d04be558143f8a891c892e550">llvm::SIRegisterInfo::getFrameIndexInstrOffset</a></div><div class="ttdeci">int64_t getFrameIndexInstrOffset(const MachineInstr *MI, int Idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00321">SIRegisterInfo.cpp:321</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_aed80a7d1037425e877ac151bb722d4dd"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aed80a7d1037425e877ac151bb722d4dd">llvm::SIRegisterInfo::resolveFrameIndex</a></div><div class="ttdeci">void resolveFrameIndex(MachineInstr &amp;MI, unsigned BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00377">SIRegisterInfo.cpp:377</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_aca1d39425a07662f25b705eea9092215"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aca1d39425a07662f25b705eea9092215">llvm::SIRegisterInfo::canRealignStack</a></div><div class="ttdeci">bool canRealignStack(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00263">SIRegisterInfo.cpp:263</a></div></div>
<div class="ttc" id="classllvm_1_1PointerUnion_html_a47a37d4a29c6d015b0ec9b0e722110fe"><div class="ttname"><a href="classllvm_1_1PointerUnion.html#a47a37d4a29c6d015b0ec9b0e722110fe">llvm::PointerUnion::get</a></div><div class="ttdeci">T get() const</div><div class="ttdoc">Returns the value of the specified pointer type. </div><div class="ttdef"><b>Definition:</b> <a href="PointerUnion_8h_source.html#l00194">PointerUnion.h:194</a></div></div>
<div class="ttc" id="SIRegisterInfo_8cpp_html_a999c78fd2b7e94a4831025beed90e47d"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a></div><div class="ttdeci">static unsigned getNumSubRegsForSpillOp(unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00432">SIRegisterInfo.cpp:432</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00631">MachineRegisterInfo.h:631</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html"><div class="ttname"><a href="classllvm_1_1LiveRange.html">llvm::LiveRange</a></div><div class="ttdoc">This class represents the liveness of a register, stack slot, etc. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00156">LiveInterval.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a86d3fc8e591bfc7b5854f86d00241221"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a86d3fc8e591bfc7b5854f86d00241221">llvm::SIRegisterInfo::requiresFrameIndexScavenging</a></div><div class="ttdeci">bool requiresFrameIndexScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00287">SIRegisterInfo.cpp:287</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a905ab9a0629b7a9e2e6191462cdddfd7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">llvm::SIRegisterInfo::getRegClassForSizeOnBank</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForSizeOnBank(unsigned Size, const RegisterBank &amp;Bank, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01765">SIRegisterInfo.cpp:1765</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html_a5fa18f4613005bbaf3e0889806fb7fe4"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">llvm::SIMachineFunctionInfo::SpilledReg::VGPR</a></div><div class="ttdeci">unsigned VGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00432">SIMachineFunctionInfo.h:432</a></div></div>
<div class="ttc" id="classllvm_1_1PointerUnion_html_a9147352f78d98ee246f25d3300e0aaba"><div class="ttname"><a href="classllvm_1_1PointerUnion.html#a9147352f78d98ee246f25d3300e0aaba">llvm::PointerUnion::dyn_cast</a></div><div class="ttdeci">T dyn_cast() const</div><div class="ttdoc">Returns the current pointer if it is of the specified pointer type, otherwises returns null...</div><div class="ttdef"><b>Definition:</b> <a href="PointerUnion_8h_source.html#l00201">PointerUnion.h:201</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="namespacellvm_html_ad9be86c95736bfa4bb0dc52322a0002a"><div class="ttname"><a href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">llvm::alignDown</a></div><div class="ttdeci">uint64_t alignDown(uint64_t Value, uint64_t Align, uint64_t Skew=0)</div><div class="ttdoc">Returns the largest uint64_t less than or equal to Value and is Skew mod Align. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00742">MathExtras.h:742</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a4e12cb393c6e0ed0e04301abac8230c1"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a4e12cb393c6e0ed0e04301abac8230c1">llvm::SIMachineFunctionInfo::getAGPRSpillVGPRs</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getAGPRSpillVGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00501">SIMachineFunctionInfo.h:501</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a3c41587ea100242ed1b4c718803b3f25"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a3c41587ea100242ed1b4c718803b3f25">llvm::SIRegisterInfo::findReachingDef</a></div><div class="ttdeci">MachineInstr * findReachingDef(unsigned Reg, unsigned SubReg, MachineInstr &amp;Use, MachineRegisterInfo &amp;MRI, LiveIntervals *LIS) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01845">SIRegisterInfo.cpp:1845</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="namespacellvm_html_a0448108c43f3a226744d0a4c28c989f7"><div class="ttname"><a href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00460">ArrayRef.h:460</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_ab37f1839fd82f8b84b7a2ca87b289c46"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">llvm::AMDGPUMachineFunction::isEntryFunction</a></div><div class="ttdeci">bool isEntryFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00064">AMDGPUMachineFunction.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users. </div><div class="ttdef"><b>Definition:</b> <a href="Use_8h_source.html#l00055">Use.h:55</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">llvm::AMDGPU::OPERAND_SRC_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00163">SIDefines.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_aae2e3ed0f579b512e6a38d0f116553ea"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aae2e3ed0f579b512e6a38d0f116553ea">llvm::SIRegisterInfo::needsFrameBaseReg</a></div><div class="ttdeci">bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00333">SIRegisterInfo.cpp:333</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html_a97dfb31f0f752a171bfe5fe49244c9be"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a97dfb31f0f752a171bfe5fe49244c9be">llvm::LiveInterval::subranges</a></div><div class="ttdeci">iterator_range&lt; subrange_iterator &gt; subranges()</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00764">LiveInterval.h:764</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_adf98860d7f42290f873c82a981eb0ea6"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">llvm::MachineFrameInfo::getObjectOffset</a></div><div class="ttdeci">int64_t getObjectOffset(int ObjectIdx) const</div><div class="ttdoc">Return the assigned stack offset of the specified object from the incoming stack pointer. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00491">MachineFrameInfo.h:491</a></div></div>
<div class="ttc" id="AMDGPUAsmParser_8cpp_html_abb21a41bf541ba2c706937ef91f9e4c9"><div class="ttname"><a href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a></div><div class="ttdeci">static int getRegClass(RegisterKind Is, unsigned RegWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmParser_8cpp_source.html#l01895">AMDGPUAsmParser.cpp:1895</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a5873899f0d029e5ac089189a1bf422cd"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a5873899f0d029e5ac089189a1bf422cd">llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills</a></div><div class="ttdeci">ArrayRef&lt; SpilledReg &gt; getSGPRToVGPRSpills(int FrameIndex) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00491">SIMachineFunctionInfo.h:491</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be">llvm::cl::ReallyHidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00149">CommandLine.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html_a1c198291d6ee66150b76633cda8a1749"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a1c198291d6ee66150b76633cda8a1749">llvm::LiveInterval::hasSubRanges</a></div><div class="ttdeci">bool hasSubRanges() const</div><div class="ttdoc">Returns true if subregister liveness information is available. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00792">LiveInterval.h:792</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a242c8591b53ef3b0846119dc1a70df2c"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a242c8591b53ef3b0846119dc1a70df2c">llvm::TargetRegisterInfo::canRealignStack</a></div><div class="ttdeci">virtual bool canRealignStack(const MachineFunction &amp;MF) const</div><div class="ttdoc">True if the stack can be realigned for the target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00442">TargetRegisterInfo.cpp:442</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ab15461b62340553d2246296826167082"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab15461b62340553d2246296826167082">llvm::SIInstrInfo::getMCOpcodeFromPseudo</a></div><div class="ttdeci">const MCInstrDesc &amp; getMCOpcodeFromPseudo(unsigned Opcode) const</div><div class="ttdoc">Return the descriptor of the target-specific machine instruction that corresponds to the specified ps...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00935">SIInstrInfo.h:935</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aab286010c5d6d400df9eee0ef4d196f0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, unsigned base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00415">MachineFunction.cpp:415</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00067">TargetRegisterInfo.h:67</a></div></div>
<div class="ttc" id="SIRegisterInfo_8cpp_html_a1b7c6975bb7f437e52ae872a6d669e2b"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a1b7c6975bb7f437e52ae872a6d669e2b">hasPressureSet</a></div><div class="ttdeci">static bool hasPressureSet(const int *PSets, unsigned PSetID)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00032">SIRegisterInfo.cpp:32</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a8970a99110a2d04fd4c39c47919068f0"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">bool isSGPRClass(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00129">SIRegisterInfo.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a9a129e8a7d22c988e707c29beb8dbadd"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a9a129e8a7d22c988e707c29beb8dbadd">llvm::SIRegisterInfo::isVGPR</a></div><div class="ttdeci">bool isVGPR(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01687">SIRegisterInfo.cpp:1687</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_ada0488ce8dde6e7677f28b8ddbafdcbd"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#ada0488ce8dde6e7677f28b8ddbafdcbd">llvm::LiveIntervals::getInstructionFromIndex</a></div><div class="ttdeci">MachineInstr * getInstructionFromIndex(SlotIndex index) const</div><div class="ttdoc">Returns the instruction associated with the given index. </div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00231">LiveIntervals.h:231</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a11cd70de340f310acc70781d57a00136"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a11cd70de340f310acc70781d57a00136">llvm::LiveIntervals::hasInterval</a></div><div class="ttdeci">bool hasInterval(Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00125">LiveIntervals.h:125</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a5f55007393b9c2edcdb84c55e5df5514"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a5f55007393b9c2edcdb84c55e5df5514">llvm::SIRegisterInfo::opCanUseInlineConstant</a></div><div class="ttdeci">bool opCanUseInlineConstant(unsigned OpType) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01457">SIRegisterInfo.cpp:1457</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a891021470cc8979b7dfcc936fad1cd44"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a891021470cc8979b7dfcc936fad1cd44">llvm::SIRegisterInfo::shouldRewriteCopySrc</a></div><div class="ttdeci">bool shouldRewriteCopySrc(const TargetRegisterClass *DefRC, unsigned DefSubReg, const TargetRegisterClass *SrcRC, unsigned SrcSubReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01466">SIRegisterInfo.cpp:1466</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a277f9aabec137ba6ece9d37cd2e0172c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a277f9aabec137ba6ece9d37cd2e0172c">llvm::SIRegisterInfo::getRegClassForTypeOnBank</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForTypeOnBank(LLT Ty, const RegisterBank &amp;Bank, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00260">SIRegisterInfo.h:260</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a8616d2d8f4c04005569e89bcfe67e421"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">llvm::SIInstrInfo::isMUBUF</a></div><div class="ttdeci">static bool isMUBUF(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00445">SIInstrInfo.h:445</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a52921494ed817c48aa6e4bc9cb8d01bf"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a52921494ed817c48aa6e4bc9cb8d01bf">llvm::MachineRegisterInfo::getRegClassOrRegBank</a></div><div class="ttdeci">const RegClassOrRegBank &amp; getRegClassOrRegBank(unsigned Reg) const</div><div class="ttdoc">Return the register bank or register class of Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00665">MachineRegisterInfo.h:665</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a61297a04e9cd91c9658b9affecdd9797"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">llvm::SIInstrInfo::getNamedOperand</a></div><div class="ttdeci">LLVM_READONLY MachineOperand * getNamedOperand(MachineInstr &amp;MI, unsigned OperandName) const</div><div class="ttdoc">Returns the operand named Op. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05861">SIInstrInfo.cpp:5861</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a787f5717f03fbf1fd6e4aa322fd2918b"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a787f5717f03fbf1fd6e4aa322fd2918b">llvm::SIRegisterInfo::isSGPRPressureSet</a></div><div class="ttdeci">bool isSGPRPressureSet(unsigned SetID) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00220">SIRegisterInfo.h:220</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="SlotIndexes_8h_html"><div class="ttname"><a href="SlotIndexes_8h.html">SlotIndexes.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstPrinter_html_a9bac4e562ea6c7689614dde18e8d8f83"><div class="ttname"><a href="classllvm_1_1AMDGPUInstPrinter.html#a9bac4e562ea6c7689614dde18e8d8f83">llvm::AMDGPUInstPrinter::getRegisterName</a></div><div class="ttdeci">static const char * getRegisterName(unsigned RegNo)</div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a4b7ead7725a07da4240f0edea1e4a2d6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">llvm::SIRegisterInfo::getRegSplitParts</a></div><div class="ttdeci">ArrayRef&lt; int16_t &gt; getRegSplitParts(const TargetRegisterClass *RC, unsigned EltSize) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01504">SIRegisterInfo.cpp:1504</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a7c0bb4b4e2204e019541b6cd98bd9792"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792">llvm::SIRegisterInfo::getEquivalentAGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentAGPRClass(const TargetRegisterClass *SRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01351">SIRegisterInfo.cpp:1351</a></div></div>
<div class="ttc" id="classllvm_1_1Pass_html_a4863e5e463fb79955269fbf7fbf52b80"><div class="ttname"><a href="classllvm_1_1Pass.html#a4863e5e463fb79955269fbf7fbf52b80">llvm::Pass::getAnalysis</a></div><div class="ttdeci">AnalysisType &amp; getAnalysis() const</div><div class="ttdoc">getAnalysis&lt;AnalysisType&gt;() - This function is used by subclasses to get to the analysis information ...</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00220">PassAnalysisSupport.h:220</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00053">MachineOperand.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_aaab3536ef16e7355e009790ee51a739d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aaab3536ef16e7355e009790ee51a739d">llvm::SIRegisterInfo::spillSGPR</a></div><div class="ttdeci">bool spillSGPR(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, bool OnlyToVGPR=false) const</div><div class="ttdoc">If OnlyToVGPR is true, this will only succeed if this. </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00745">SIRegisterInfo.cpp:745</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_a92eaf16a3f17dbb2598ffdbdd8f196d3"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#a92eaf16a3f17dbb2598ffdbdd8f196d3">llvm::AMDGPURegisterInfo::getSubRegFromChannel</a></div><div class="ttdeci">static unsigned getSubRegFromChannel(unsigned Channel, unsigned NumRegs=1)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00075">AMDGPURegisterInfo.cpp:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00374">Dwarf.h:374</a></div></div>
<div class="ttc" id="CSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00025">CSEInfo.cpp:25</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00476">MachineInstrBuilder.h:476</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a29ab56a48816c54d3db51d4724304663"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a29ab56a48816c54d3db51d4724304663">llvm::SIRegisterInfo::requiresFrameIndexReplacementScavenging</a></div><div class="ttdeci">bool requiresFrameIndexReplacementScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00296">SIRegisterInfo.cpp:296</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_afc03c7ece1270aa0066e484af24eb28f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f">llvm::SIRegisterInfo::getRegUnitPressureSets</a></div><div class="ttdeci">const int * getRegUnitPressureSets(unsigned RegUnit) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01751">SIRegisterInfo.cpp:1751</a></div></div>
<div class="ttc" id="namespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00019">MCRegister.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa7e43fc5b201a1cc5b2b0f1f72963dd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal)</div><div class="ttdoc">ChangeToImmediate - Replace this operand with a new immediate operand of the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00154">MachineOperand.cpp:154</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_adf042897913dea01859fc1944f7e61cd"><div class="ttname"><a href="classllvm_1_1LiveRange.html#adf042897913dea01859fc1944f7e61cd">llvm::LiveRange::getVNInfoAt</a></div><div class="ttdeci">VNInfo * getVNInfoAt(SlotIndex Idx) const</div><div class="ttdoc">getVNInfoAt - Return the VNInfo that is live at Idx, or NULL. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00412">LiveInterval.h:412</a></div></div>
<div class="ttc" id="namespacellvm_html_aa5e4d7acf58e87826a15b94d37144f2b"><div class="ttname"><a href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">llvm::getDefRegState</a></div><div class="ttdeci">unsigned getDefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00470">MachineInstrBuilder.h:470</a></div></div>
<div class="ttc" id="namespacellvm_html_ab3b23d3c8c5c910df534a80ce9772495"><div class="ttname"><a href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">llvm::MinAlign</a></div><div class="ttdeci">constexpr uint64_t MinAlign(uint64_t A, uint64_t B)</div><div class="ttdoc">A and B are either alignments or offsets. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00661">MathExtras.h:661</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_acf6141c742569e20d289c523560f8b00"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">llvm::GCNSubtarget::getMaxNumSGPRs</a></div><div class="ttdeci">unsigned getMaxNumSGPRs(unsigned WavesPerEU, bool Addressable) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01117">AMDGPUSubtarget.h:1117</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a160722f9cc0cc58c8d02808a95c58b34"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">llvm::MachineFrameInfo::getObjectAlignment</a></div><div class="ttdeci">unsigned getObjectAlignment(int ObjectIdx) const</div><div class="ttdoc">Return the alignment of the specified stack object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00464">MachineFrameInfo.h:464</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8h_source.html#l00026">AMDGPURegisterInfo.h:26</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00159">MipsISelLowering.h:159</a></div></div>
<div class="ttc" id="RegisterScavenging_8h_html"><div class="ttname"><a href="RegisterScavenging_8h.html">RegisterScavenging.h</a></div><div class="ttdoc">This file declares the machine register scavenger class. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aed4562ccf898feaf2eb6cf5555b5084d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00153">MachineRegisterInfo.h:153</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_ac4be38deb867e2597a4cb76e0aeb4277"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac4be38deb867e2597a4cb76e0aeb4277">llvm::SIRegisterInfo::reservedPrivateSegmentWaveByteOffsetReg</a></div><div class="ttdeci">unsigned reservedPrivateSegmentWaveByteOffsetReg(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return the end register initially reserved for the scratch wave offset in case spilling is needed...</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00133">SIRegisterInfo.cpp:133</a></div></div>
<div class="ttc" id="SIRegisterInfo_8cpp_html_aeccb93f0d0577a883202c06ca42bbe74"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#aeccb93f0d0577a883202c06ca42bbe74">spillVGPRtoAGPR</a></div><div class="ttdeci">static MachineInstrBuilder spillVGPRtoAGPR(const GCNSubtarget &amp;ST, MachineBasicBlock::iterator MI, int Index, unsigned Lane, unsigned ValueReg, bool IsKill)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00543">SIRegisterInfo.cpp:543</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a1509d958f5ec2cd7eb93e0ee89d1537f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a1509d958f5ec2cd7eb93e0ee89d1537f">llvm::SIRegisterInfo::getReturnAddressReg</a></div><div class="ttdeci">unsigned getReturnAddressReg(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01759">SIRegisterInfo.cpp:1759</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a2f4f39970717b400917c294dcf763077"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2f4f39970717b400917c294dcf763077">llvm::SIRegisterInfo::hasVGPRs</a></div><div class="ttdeci">bool hasVGPRs(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01273">SIRegisterInfo.cpp:1273</a></div></div>
<div class="ttc" id="AMDGPUInstPrinter_8h_html"><div class="ttname"><a href="AMDGPUInstPrinter_8h.html">AMDGPUInstPrinter.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">llvm::AMDGPU::OPERAND_SRC_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00164">SIDefines.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a835ce544e7ae111f1889501136ea6b3d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a835ce544e7ae111f1889501136ea6b3d">llvm::SIInstrInfo::isImmOperandLegal</a></div><div class="ttdeci">bool isImmOperandLegal(const MachineInstr &amp;MI, unsigned OpNo, const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02933">SIInstrInfo.cpp:2933</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_aada71f5b31937b5faf84dbf9d269be7b"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aada71f5b31937b5faf84dbf9d269be7b">llvm::SIRegisterInfo::getMUBUFInstrOffset</a></div><div class="ttdeci">int64_t getMUBUFInstrOffset(const MachineInstr *MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00313">SIRegisterInfo.cpp:313</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a0b5fae2a4d745347222b765f0cd5d987"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0b5fae2a4d745347222b765f0cd5d987">llvm::SIRegisterInfo::getSGPRPressureSet</a></div><div class="ttdeci">unsigned getSGPRPressureSet() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00203">SIRegisterInfo.h:203</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a25c117ac45bfbbcf69dc0b674db2d1ea"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a25c117ac45bfbbcf69dc0b674db2d1ea">llvm::LiveIntervals::getInterval</a></div><div class="ttdeci">LiveInterval &amp; getInterval(Register Reg)</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00114">LiveIntervals.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_af4c798fe3098870ca930cf5f0be8e5d9"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#af4c798fe3098870ca930cf5f0be8e5d9">llvm::SIRegisterInfo::getSubRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getSubRegClass(const TargetRegisterClass *RC, unsigned SubIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01393">SIRegisterInfo.cpp:1393</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a03258ce69ceadb08e189389468f7fd0a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00143">MachineInstrBuilder.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a45b8d8b2c16c95d360a6ee74d8227b5b"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b">llvm::SIRegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">void eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00969">SIRegisterInfo.cpp:969</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html_a712453168212ed17dd05eab158dcaa17"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">llvm::SIMachineFunctionInfo::SpilledReg::Lane</a></div><div class="ttdeci">int Lane</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00433">SIMachineFunctionInfo.h:433</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_aae11cbd7196aeff4a4b2a12be9835f28"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">llvm::SIRegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00139">SIRegisterInfo.cpp:139</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab1063ce5e180c89490fae50511a46a29"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab1063ce5e180c89490fae50511a46a29">llvm::MachineFunction::front</a></div><div class="ttdeci">const MachineBasicBlock &amp; front() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00663">MachineFunction.h:663</a></div></div>
<div class="ttc" id="namespacellvm_html_ab7530cd22b8952cb41774507dd40c6f3ace2c8aed9c2fa0cfbed56cbda4d8bf07"><div class="ttname"><a href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ace2c8aed9c2fa0cfbed56cbda4d8bf07">llvm::ReplacementType::Empty</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_ac4c69168a3bc75423463b8ef9057e4ed"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac4c69168a3bc75423463b8ef9057e4ed">llvm::SIRegisterInfo::restoreSGPR</a></div><div class="ttdeci">bool restoreSGPR(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, bool OnlyToVGPR=false) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00856">SIRegisterInfo.cpp:856</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00036">MachineMemOperand.h:36</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00046">SIInstrInfo.h:46</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00252">AMDGPUSubtarget.h:252</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a6a4f4908502fda78686f25c25ef6a525"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a6a4f4908502fda78686f25c25ef6a525">llvm::SIRegisterInfo::getVGPRPressureSet</a></div><div class="ttdeci">unsigned getVGPRPressureSet() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00204">SIRegisterInfo.h:204</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">llvm::SIMachineFunctionInfo::SpilledReg</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00431">SIMachineFunctionInfo.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdoc">The memory access writes data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00135">MachineMemOperand.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_ae66cd705df2870244a05921f551ff131"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">llvm::AMDGPUSubtarget::getWavefrontSize</a></div><div class="ttdeci">unsigned getWavefrontSize() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00196">AMDGPUSubtarget.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a976c5edd9513fe492362bb81cd85312c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a976c5edd9513fe492362bb81cd85312c">llvm::SIRegisterInfo::isAGPRPressureSet</a></div><div class="ttdeci">bool isAGPRPressureSet(unsigned SetID) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00228">SIRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a585fbdaa5a8ad3831b20f2192da4323c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">llvm::SIRegisterInfo::hasAGPRs</a></div><div class="ttdeci">bool hasAGPRs(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01300">SIRegisterInfo.cpp:1300</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_aad176a9433aea8ba75bcf6413209240d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">llvm::SIRegisterInfo::getRegPressureSetLimit</a></div><div class="ttdeci">unsigned getRegPressureSetLimit(const MachineFunction &amp;MF, unsigned Idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01738">SIRegisterInfo.cpp:1738</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_aa45fae350d65e1a308f339a1e4a264b3"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#aa45fae350d65e1a308f339a1e4a264b3">llvm::AMDGPUMachineFunction::getLDSSize</a></div><div class="ttdeci">unsigned getLDSSize() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00056">AMDGPUMachineFunction.h:56</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00515">ExecutionEngine.h:515</a></div></div>
<div class="ttc" id="FileCheck_8cpp_html_a1e23cc505a17287914489e2d7f7093ba"><div class="ttname"><a href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a></div><div class="ttdeci">static uint64_t add(uint64_t LeftOp, uint64_t RightOp)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00208">FileCheck.cpp:208</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00039">LaneBitmask.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a790015606226fba9a383789f5d615b03"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a790015606226fba9a383789f5d615b03">llvm::SIRegisterInfo::findUnusedRegister</a></div><div class="ttdeci">unsigned findUnusedRegister(const MachineRegisterInfo &amp;MRI, const TargetRegisterClass *RC, const MachineFunction &amp;MF) const</div><div class="ttdoc">Returns a register that is not used at any point in the function. </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01494">SIRegisterInfo.cpp:1494</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a705974ed9705792da912bb6aa9b6886e"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">llvm::SIMachineFunctionInfo::getScratchRSrcReg</a></div><div class="ttdeci">unsigned getScratchRSrcReg() const</div><div class="ttdoc">Returns the physical register reserved for use as the resource descriptor for scratch accesses...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00699">SIMachineFunctionInfo.h:699</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a2daa95e19ef6f3a5d3be7f175d5bde59"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a2daa95e19ef6f3a5d3be7f175d5bde59">llvm::GCNSubtarget::hasMFMAInlineLiteralBug</a></div><div class="ttdeci">bool hasMFMAInlineLiteralBug() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01004">AMDGPUSubtarget.h:1004</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a66e91c5407ade0326e5dbd87e986e648"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">llvm::MachineInstr::modifiesRegister</a></div><div class="ttdeci">bool modifiesRegister(Register Reg, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Return true if the MachineInstr modifies (fully define or partially define) the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01226">MachineInstr.h:1226</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a72da4095c519fd4ad6ec18be89393d1f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a72da4095c519fd4ad6ec18be89393d1f">llvm::SIInstrInfo::getAddNoCarry</a></div><div class="ttdeci">MachineInstrBuilder getAddNoCarry(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, unsigned DestReg) const</div><div class="ttdoc">Return a partially built integer add instruction without carry. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06198">SIInstrInfo.cpp:6198</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a47760ffd22a82283df0f5da521feca2a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00193">MachineInstrBuilder.h:193</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="SIRegisterInfo_8cpp_html_a0662dbd7ca853abd3acc95a13931e0c2"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a0662dbd7ca853abd3acc95a13931e0c2">EnableSpillSGPRToVGPR</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSpillSGPRToVGPR(&quot;amdgpu-spill-sgpr-to-vgpr&quot;, cl::desc(&quot;Enable spilling VGPRs to SGPRs&quot;), cl::ReallyHidden, cl::init(true))</div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a24ef14454eac4654a32170729e897ff0"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0">llvm::SIRegisterInfo::getRegClassForReg</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForReg(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01679">SIRegisterInfo.cpp:1679</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_a9459055a98e20980521289e8d20fcc7e"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#a9459055a98e20980521289e8d20fcc7e">llvm::MachinePointerInfo::getWithOffset</a></div><div class="ttdeci">MachinePointerInfo getWithOffset(int64_t O) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00078">MachineMemOperand.h:78</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aed9edbca092a4412142216b59cfc3461"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">llvm::MachineRegisterInfo::isPhysRegUsed</a></div><div class="ttdeci">bool isPhysRegUsed(unsigned PhysReg) const</div><div class="ttdoc">Return true if the specified register is modified or read in this function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00601">MachineRegisterInfo.cpp:601</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a7efb659782814c3caed6a12a1380ff86"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a7efb659782814c3caed6a12a1380ff86">llvm::SIMachineFunctionInfo::WWMReservedRegs</a></div><div class="ttdeci">SparseBitVector WWMReservedRegs</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00458">SIMachineFunctionInfo.h:458</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ab67affb87d0ac718bdda5ebe40a7327d"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">llvm::TargetRegisterClass::MC</a></div><div class="ttdeci">const MCRegisterClass * MC</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00051">TargetRegisterInfo.h:51</a></div></div>
<div class="ttc" id="SIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_ae51944404e187233ccfc3fc7cead7950"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae51944404e187233ccfc3fc7cead7950">llvm::SIRegisterInfo::eliminateSGPRToVGPRSpillFrameIndex</a></div><div class="ttdeci">bool eliminateSGPRToVGPRSpillFrameIndex(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS) const</div><div class="ttdoc">Special case of eliminateFrameIndex. </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00941">SIRegisterInfo.cpp:941</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a1652b3fb1337b788da41bd95a348990c"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a1652b3fb1337b788da41bd95a348990c">llvm::MCInstrDesc::mayStore</a></div><div class="ttdeci">bool mayStore() const</div><div class="ttdoc">Return true if this instruction could possibly modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00442">MCInstrDesc.h:442</a></div></div>
<div class="ttc" id="LiveIntervals_8h_html"><div class="ttname"><a href="LiveIntervals_8h.html">LiveIntervals.h</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a6f3043b29023d270fc4bc5062dff7cee"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">llvm::LiveIntervals::getInstructionIndex</a></div><div class="ttdeci">SlotIndex getInstructionIndex(const MachineInstr &amp;Instr) const</div><div class="ttdoc">Returns the base index of the given instruction. </div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00226">LiveIntervals.h:226</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdoc">The memory access reads data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a4a6966b99e305bd6f01fb17c645ae3da"><div class="ttname"><a href="classllvm_1_1Register.html#a4a6966b99e305bd6f01fb17c645ae3da">llvm::Register::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00115">Register.h:115</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_ad8ce1aee13dbdcc05d20284a30e83170"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">llvm::MachinePointerInfo::getFixedStack</a></div><div class="ttdeci">static MachinePointerInfo getFixedStack(MachineFunction &amp;MF, int FI, int64_t Offset=0)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to the specified FrameIndex. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00984">MachineOperand.cpp:984</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00160">SIDefines.h:160</a></div></div>
<div class="ttc" id="AMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions. </div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_aef466388625883e4ee6ba4ae7b969606"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">llvm::AMDGPUSubtarget::hasInv2PiInlineImm</a></div><div class="ttdeci">bool hasInv2PiInlineImm() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00180">AMDGPUSubtarget.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00323">SIMachineFunctionInfo.h:323</a></div></div>
<div class="ttc" id="SIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo. </div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a2379cc7655115ddb345a664db355c2a0"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a2379cc7655115ddb345a664db355c2a0">llvm::MachineMemOperand::getPointerInfo</a></div><div class="ttdeci">const MachinePointerInfo &amp; getPointerInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00191">MachineMemOperand.h:191</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a940d8478e9124a309af6b98b9b1caef9"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a940d8478e9124a309af6b98b9b1caef9">llvm::SIRegisterInfo::getBoolRC</a></div><div class="ttdeci">const TargetRegisterClass * getBoolRC() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00270">SIRegisterInfo.h:270</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_a6483d00017abc4953650446f325d69bc"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">llvm::AMDGPURegisterInfo::reserveRegisterTuples</a></div><div class="ttdeci">void reserveRegisterTuples(BitVector &amp;, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00084">AMDGPURegisterInfo.cpp:84</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a291cc21c757ff76108ff9f36c57723e9"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">llvm::RegScavenger::scavengeRegister</a></div><div class="ttdeci">Register scavengeRegister(const TargetRegisterClass *RC, MachineBasicBlock::iterator I, int SPAdj, bool AllowSpill=true)</div><div class="ttdoc">Make a register of the specific register class available and do the appropriate bookkeeping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00535">RegisterScavenging.cpp:535</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a8751d7c078fe75fdacad2107679e8732"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a8751d7c078fe75fdacad2107679e8732">llvm::SIRegisterInfo::getAGPRPressureSet</a></div><div class="ttdeci">unsigned getAGPRPressureSet() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00205">SIRegisterInfo.h:205</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_ab991bb1444579648a165d1b134a0854d"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">llvm::MachineMemOperand::getFlags</a></div><div class="ttdeci">Flags getFlags() const</div><div class="ttdoc">Return the raw flags of the source value,. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00209">MachineMemOperand.h:209</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9404d5d9e4be534bb544777aae216691"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">llvm::MachineOperand::ChangeToRegister</a></div><div class="ttdeci">void ChangeToRegister(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isDebug=false)</div><div class="ttdoc">ChangeToRegister - Replace this operand with a new register operand of the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00234">MachineOperand.cpp:234</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_ac9ec67a466802ee8e0c1f1b7aa7bbf39"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac9ec67a466802ee8e0c1f1b7aa7bbf39">llvm::SIRegisterInfo::getPointerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00424">SIRegisterInfo.cpp:424</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad7213433bd60dc33020246384dc18b9b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const</div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00329">MachineOperand.h:329</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="SIRegisterInfo_8cpp_html_a66ba876f71016493af6fd1dc6980d912"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a66ba876f71016493af6fd1dc6980d912">buildMUBUFOffsetLoadStore</a></div><div class="ttdeci">static bool buildMUBUFOffsetLoadStore(const GCNSubtarget &amp;ST, MachineFrameInfo &amp;MFI, MachineBasicBlock::iterator MI, int Index, int64_t Offset)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00574">SIRegisterInfo.cpp:574</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00054">MachineInstrBuilder.h:54</a></div></div>
<div class="ttc" id="SIRegisterInfo_8cpp_html_a88e3a1851168cdf12264b773c997cb15"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a88e3a1851168cdf12264b773c997cb15">getOffsetMUBUFStore</a></div><div class="ttdeci">static int getOffsetMUBUFStore(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00489">SIRegisterInfo.cpp:489</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="LLVMContext_8h_html"><div class="ttname"><a href="LLVMContext_8h.html">LLVMContext.h</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a4f492fa16404497b8f15ea82c4b0a725"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a4f492fa16404497b8f15ea82c4b0a725">llvm::GCNSubtarget::getMaxNumVGPRs</a></div><div class="ttdeci">unsigned getMaxNumVGPRs(unsigned WavesPerEU) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01162">AMDGPUSubtarget.h:1162</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_af3bc4ad17318fa269f16c4cd62433d5f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#af3bc4ad17318fa269f16c4cd62433d5f">llvm::SIRegisterInfo::isVGPRPressureSet</a></div><div class="ttdeci">bool isVGPRPressureSet(unsigned SetID) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00224">SIRegisterInfo.h:224</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a317bd7480ba741300b70f6243d33ff1f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">llvm::SIRegisterInfo::getFrameRegister</a></div><div class="ttdeci">Register getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00128">AMDGPURegisterInfo.cpp:128</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a79ce723bbdcb8a66b32fec6499ecd9f9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">llvm::AMDGPU::isInlinableLiteral32</a></div><div class="ttdeci">bool isInlinableLiteral32(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01160">AMDGPUBaseInfo.cpp:1160</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a0e2008041a23dfc43ff1e90b014a2936"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">llvm::SIRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned RCID) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01830">SIRegisterInfo.cpp:1830</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00388">MachineOperand.h:388</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a0fa5e07ce7e37bd495efd81e227d405d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">llvm::SIRegisterInfo::getPhysRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPhysRegClass(unsigned Reg) const</div><div class="ttdoc">Return the &amp;#39;base&amp;#39; register class for this register. </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01233">SIRegisterInfo.cpp:1233</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a278004c824cd46c7504e68ec7c5f2d57"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">llvm::GCNSubtarget::hasMAIInsts</a></div><div class="ttdeci">bool hasMAIInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00832">AMDGPUSubtarget.h:832</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="MachineDominators_8h_html"><div class="ttname"><a href="MachineDominators_8h.html">MachineDominators.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ac77acc7221dac4ad76f029d95ad1a40c"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ac77acc7221dac4ad76f029d95ad1a40c">llvm::SIMachineFunctionInfo::getVGPRSpillAGPRs</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getVGPRSpillAGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00505">SIMachineFunctionInfo.h:505</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html"><div class="ttname"><a href="classllvm_1_1SlotIndex.html">llvm::SlotIndex</a></div><div class="ttdoc">SlotIndex - An opaque wrapper around machine indexes. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00083">SlotIndexes.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdoc">DominatorTree Class - Concrete subclass of DominatorTreeBase that is used to compute a normal dominat...</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00046">MachineDominators.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a87c5507c93930dba75c15fcfbeeaeb8f"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a87c5507c93930dba75c15fcfbeeaeb8f">llvm::GCNSubtarget::getWavefrontSizeLog2</a></div><div class="ttdeci">unsigned getWavefrontSizeLog2() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00456">AMDGPUSubtarget.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_afd1840a8e04214d75dc4e3afd74673b4"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#afd1840a8e04214d75dc4e3afd74673b4">llvm::LiveIntervals::getRegUnit</a></div><div class="ttdeci">LiveRange &amp; getRegUnit(unsigned Unit)</div><div class="ttdoc">Return the live range for register unit Unit. </div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00393">LiveIntervals.h:393</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00153">ArrayRef.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_abea60948498472cef86d66586ded919e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">llvm::RegisterBank::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Get the identifier of this register bank. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00047">RegisterBank.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a2cc8bb867c8949943ca7d88f1db31fde"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">llvm::MachineFrameInfo::hasCalls</a></div><div class="ttdeci">bool hasCalls() const</div><div class="ttdoc">Return true if the current function has any function calls. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00582">MachineFrameInfo.h:582</a></div></div>
<div class="ttc" id="classllvm_1_1PointerUnion_html"><div class="ttname"><a href="classllvm_1_1PointerUnion.html">llvm::PointerUnion</a></div><div class="ttdoc">A discriminated union of two or more pointer types, with the discriminator in the low bit of the poin...</div><div class="ttdef"><b>Definition:</b> <a href="PointerUnion_8h_source.html#l00156">PointerUnion.h:156</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:41 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
