# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../BFISA.gen/sources_1/ip/vga_clk_wiz" --include "../../../../BFISA.gen/sources_1/ip/clk_wiz_1" \
"../../../../BFISA.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../BFISA.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../BFISA.gen/sources_1/ip/blk_mem_rom/sim/blk_mem_rom.v" \
"../../../../BFISA.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" \
"../../../../BFISA.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
