#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Fri Mar 16 14:18:56 2018
# Process ID: 3756
# Current directory: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12304 C:\Users\jfa49\180315_INTEGRATEwithoutVGAupdated\180315_INTEGRATEwithoutVGAupdated.xpr
# Log file: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/vivado.log
# Journal file: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jfa49/Downloads/Audio003'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'dma_design_1_xbar_0' generated file not found 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_xbar_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 941.262 ; gain = 159.660
open_bd_design {C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd}
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding cell -- xilinx.com:module_ref:LSFR:1.0 - LSFR_0
Adding cell -- xilinx.com:module_ref:Debounce:1.0 - Debounce_0
Adding cell -- sfu.ca:user:audio_testbench:1.1 - audio_testbench_0
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:module_ref:try_vga:1.0 - try_vga_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /audio_testbench_0/clk_100(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /try_vga_0/clk25(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <dma_design_1> from BD file <C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1002.574 ; gain = 43.535
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.NUM_PORTS {3}] [get_bd_cells xlconcat_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_5
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1} CONFIG.C_INTERRUPT_PRESENT {1}] [get_bd_cells axi_gpio_5]
delete_bd_objs [get_bd_cells axi_gpio_5]
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.NUM_PORTS {2}] [get_bd_cells xlconcat_0]
endgroup
