Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov 23 11:12:22 2021
| Host         : PA39 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file led_display_ctrl_control_sets_placed.rpt
| Design       : led_display_ctrl
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |            1 |
|      7 |            1 |
|      8 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              65 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------+--------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+----------------+--------------------+------------------+----------------+
|  clk_IBUF_BUFG | button_IBUF    | rst_IBUF           |                1 |              1 |
|  clk_IBUF_BUFG |                |                    |                2 |              3 |
|  clk_IBUF_BUFG | sec_cnt_end    | rst_IBUF           |                2 |              4 |
|  clk_IBUF_BUFG | led_ca_i_1_n_0 |                    |                2 |              7 |
|  clk_IBUF_BUFG | start          | rst_IBUF           |                2 |              8 |
|  clk_IBUF_BUFG | start          | cnt[0]_i_1_n_0     |                5 |             20 |
|  clk_IBUF_BUFG | start          | sec_cnt[0]_i_1_n_0 |                8 |             32 |
+----------------+----------------+--------------------+------------------+----------------+


