# Compile of MInstuctions.v was successful.
vsim work.ProjectTB
# vsim work.ProjectTB 
# Start time: 20:26:39 on May 05,2023
# Loading work.ProjectTB
# Loading work.PC
# Loading work.Adder
# Loading work.SignExtend
# Loading work.ShiftLeft2
# Loading work.Mux01_31Bits
# Loading work.MInstructions
# Loading work.ControlUnit
# Loading work.Mux01_5Bits
# Loading work.RegisterFile
# Loading work.AluControl
# Loading work.ALU
# Loading work.DataMemory
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/DataMemory.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/dataMem File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 177
add wave -position insertpoint sim:/ProjectTB/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Armando  Hostname: ARMANDO04  ProcessID: 16024
#           Attempting to use alternate WLF file "./wlftmq1ntx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmq1ntx
run -all
# Break key hit
# Break in Module Mux01_31Bits at C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v line 9
