[INF:CM0023] Creating log file ../../build/tests/ForElab/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "builtin.sv".

[INF:PP0122] Preprocessing source file "top.v".

[INF:PA0201] Parsing source file "builtin.sv".

[INF:PA0201] Parsing source file "top.v".

[WRN:PA0205] top.v:1: No timescale set for "tlul_pkg".

[WRN:PA0205] top.v:16: No timescale set for "prim_arbiter_tree".

[WRN:PA0205] top.v:49: No timescale set for "tlul_socket_m1".

[INF:CP0300] Compilation...

[INF:CP0301] top.v:1: Compile package "tlul_pkg".

[INF:CP0303] top.v:16: Compile module "work@prim_arbiter_tree".

[INF:CP0303] top.v:49: Compile module "work@tlul_socket_m1".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[INF:CP0335] top.v:55: Compile generate block "work@tlul_socket_m1.gen_tree_arb".

[INF:CP0335] top.v:32: Compile generate block "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case".

[INF:CP0335] top.v:37: Compile generate block "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]".

[INF:CP0335] top.v:37: Compile generate block "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]".

[INF:CP0335] top.v:37: Compile generate block "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]".

Instance tree:
[TOP] work@tlul_socket_m1 work@tlul_socket_m1
[SCO] work@tlul_socket_m1.gen_tree_arb work@tlul_socket_m1.gen_tree_arb
[MOD] work@prim_arbiter_tree work@tlul_socket_m1.gen_tree_arb.u_reqarb
[SCO] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
[SCO] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
[SCO] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
[SCO] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
[GAT] work@or work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate
[GAT] work@or work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate
[GAT] work@or work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate

[NTE:EL0503] top.v:49: Top level module "work@tlul_socket_m1".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 6.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 3.

[NTE:EL0523] top.v:49: Instance "work@tlul_socket_m1".

[NTE:EL0522] top.v:55: Scope "work@tlul_socket_m1.gen_tree_arb".

[NTE:EL0523] top.v:55: Instance "work@tlul_socket_m1.gen_tree_arb.u_reqarb".

[NTE:EL0522] top.v:32: Scope "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case".

[NTE:EL0522] top.v:37: Scope "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]".

[NTE:EL0522] top.v:37: Scope "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]".

[NTE:EL0522] top.v:37: Scope "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]".

[NTE:EL0523] top.v:41: Instance "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate".

[NTE:EL0523] top.v:41: Instance "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate".

[NTE:EL0523] top.v:41: Instance "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate".

UHDM HTML COVERAGE REPORT: ../../build/tests/ForElab/slpp_unit//surelog.uhdm.chk
====== UHDM =======
design: (work@tlul_socket_m1)
|vpiName:work@tlul_socket_m1
|uhdmallPackages:
\_package: builtin (builtin), parent:work@tlul_socket_m1
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallPackages:
\_package: tlul_pkg (tlul_pkg), file:top.v, line:1, parent:work@tlul_socket_m1
  |vpiDefName:tlul_pkg
  |vpiFullName:tlul_pkg
  |vpiParamAssign:
  \_param_assign: , line:9
    |vpiRhs:
    \_constant: , line:9
      |vpiConstType:6
      |vpiDecompile:"BINTREE"
      |vpiSize:9
      |STRING:"BINTREE"
    |vpiLhs:
    \_parameter: (tlul_pkg::ArbiterImpl), line:9, parent:tlul_pkg
      |vpiName:ArbiterImpl
      |vpiFullName:tlul_pkg::ArbiterImpl
  |vpiParameter:
  \_parameter: (tlul_pkg::ArbiterImpl), line:9, parent:tlul_pkg
|uhdmallClasses:
\_class_defn: (builtin::builtin::array), parent:builtin
  |vpiName:builtin::array
  |vpiFullName:builtin::builtin::array
|uhdmallClasses:
\_class_defn: (builtin::builtin::queue), parent:builtin
  |vpiName:builtin::queue
  |vpiFullName:builtin::builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::builtin::string), parent:builtin
  |vpiName:builtin::string
  |vpiFullName:builtin::builtin::string
|uhdmallClasses:
\_class_defn: (builtin::builtin::system), parent:builtin
  |vpiName:builtin::system
  |vpiFullName:builtin::builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:4, parent:work@tlul_socket_m1
  |vpiName:work@mailbox
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:33, parent:work@tlul_socket_m1
  |vpiName:work@process
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:58, parent:work@tlul_socket_m1
  |vpiName:work@semaphore
|uhdmallModules:
\_module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:top.v, line:16, parent:work@tlul_socket_m1
  |vpiDefName:work@prim_arbiter_tree
  |vpiFullName:work@prim_arbiter_tree
  |vpiPort:
  \_port: (clk_i), line:21, parent:work@prim_arbiter_tree
    |vpiName:clk_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@prim_arbiter_tree.clk_i), line:21, parent:work@prim_arbiter_tree
        |vpiName:clk_i
        |vpiFullName:work@prim_arbiter_tree.clk_i
  |vpiPort:
  \_port: (rst_ni), line:22, parent:work@prim_arbiter_tree
    |vpiName:rst_ni
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@prim_arbiter_tree.rst_ni), line:22, parent:work@prim_arbiter_tree
        |vpiName:rst_ni
        |vpiFullName:work@prim_arbiter_tree.rst_ni
  |vpiNet:
  \_logic_net: (work@prim_arbiter_tree.clk_i), line:21, parent:work@prim_arbiter_tree
  |vpiNet:
  \_logic_net: (work@prim_arbiter_tree.rst_ni), line:22, parent:work@prim_arbiter_tree
  |vpiParamAssign:
  \_param_assign: , line:17
    |vpiRhs:
    \_constant: , line:17
      |vpiConstType:7
      |vpiDecompile:4
      |vpiSize:32
      |INT:4
    |vpiLhs:
    \_parameter: (N), line:17
      |vpiName:N
      |vpiTypespec:
      \_int_typespec: , line:17
  |vpiParamAssign:
  \_param_assign: , line:18
    |vpiRhs:
    \_constant: , line:18
      |vpiConstType:7
      |vpiDecompile:32
      |vpiSize:32
      |INT:32
    |vpiLhs:
    \_parameter: (DW), line:18
      |vpiName:DW
      |vpiTypespec:
      \_int_typespec: , line:18
  |vpiParamAssign:
  \_param_assign: , line:19
    |vpiRhs:
    \_constant: , line:19
      |vpiConstType:3
      |vpiDecompile:'b1
      |vpiSize:1
      |BIN:1
    |vpiLhs:
    \_parameter: (Lock), line:19
      |vpiName:Lock
      |vpiTypespec:
      \_void_typespec: (bit), line:19
        |vpiName:bit
  |vpiParameter:
  \_parameter: (N), line:17
  |vpiParameter:
  \_parameter: (DW), line:18
  |vpiParameter:
  \_parameter: (Lock), line:19
|uhdmallModules:
\_module: work@tlul_socket_m1 (work@tlul_socket_m1), file:top.v, line:49, parent:work@tlul_socket_m1
  |vpiDefName:work@tlul_socket_m1
  |vpiFullName:work@tlul_socket_m1
|uhdmtopModules:
\_module: work@tlul_socket_m1 (work@tlul_socket_m1), file:top.v, line:49
  |vpiDefName:work@tlul_socket_m1
  |vpiName:work@tlul_socket_m1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@tlul_socket_m1.gen_tree_arb), line:55, parent:work@tlul_socket_m1
    |vpiName:gen_tree_arb
    |vpiFullName:work@tlul_socket_m1.gen_tree_arb
    |vpiGenScope:
    \_gen_scope: (work@tlul_socket_m1.gen_tree_arb), parent:work@tlul_socket_m1.gen_tree_arb
      |vpiFullName:work@tlul_socket_m1.gen_tree_arb
      |vpiModule:
      \_module: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:top.v, line:55, parent:work@tlul_socket_m1.gen_tree_arb
        |vpiDefName:work@prim_arbiter_tree
        |vpiName:u_reqarb
        |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb
        |vpiPort:
        \_port: (clk_i), line:21, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
          |vpiName:clk_i
          |vpiDirection:1
          |vpiHighConn:
          \_ref_obj: (clk_i), line:59
            |vpiName:clk_i
          |vpiLowConn:
          \_ref_obj: 
            |vpiActual:
            \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i), line:21, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
              |vpiName:clk_i
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i
        |vpiPort:
        \_port: (rst_ni), line:22, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
          |vpiName:rst_ni
          |vpiDirection:1
          |vpiHighConn:
          \_ref_obj: (rst_ni), line:60
            |vpiName:rst_ni
          |vpiLowConn:
          \_ref_obj: 
            |vpiActual:
            \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni), line:22, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
              |vpiName:rst_ni
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni
        |vpiGenScopeArray:
        \_gen_scope_array: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case), line:32, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
          |vpiName:gen_normal_case
          |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
          |vpiGenScope:
          \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case), parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
            |vpiGenScopeArray:
            \_gen_scope_array: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]), line:37, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
              |vpiName:gen_tree[0]
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
              |vpiGenScope:
              \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]), parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
                |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
                |vpiPrimitive:
                \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate), line:41, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
                  |vpiDefName:work@or
                  |vpiName:gate
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate
                  |vpiPrimType:4
                  |vpiPrimTerm:
                  \_prim_term: , line:41, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate
                    |vpiDirection:2
                    |vpiExpr:
                    \_ref_obj: (a), line:41
                      |vpiName:a
                  |vpiPrimTerm:
                  \_prim_term: , line:41, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate
                    |vpiDirection:1
                    |vpiTermIndex:1
                    |vpiExpr:
                    \_ref_obj: (b), line:41
                      |vpiName:b
                  |vpiPrimTerm:
                  \_prim_term: , line:41, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate
                    |vpiDirection:1
                    |vpiTermIndex:2
                    |vpiExpr:
                    \_ref_obj: (o), line:41
                      |vpiName:o
                |vpiParamAssign:
                \_param_assign: , line:39
                  |vpiRhs:
                  \_constant: , line:39
                    |vpiDecompile:0
                    |INT:0
                  |vpiLhs:
                  \_parameter: (base0), line:39
                    |vpiName:base0
                    |vpiLocalParam:1
                    |vpiTypespec:
                    \_int_typespec: , line:39
                |vpiParamAssign:
                \_param_assign: , line:40
                  |vpiRhs:
                  \_constant: , line:40
                    |vpiDecompile:1
                    |INT:1
                  |vpiLhs:
                  \_parameter: (base1), line:40
                    |vpiName:base1
                    |vpiLocalParam:1
                    |vpiTypespec:
                    \_int_typespec: , line:40
                |vpiParameter:
                \_parameter: (base0), line:39
                  |vpiName:base0
                  |INT:0
                |vpiParameter:
                \_parameter: (base1), line:40
                  |vpiName:base1
                  |INT:1
                |vpiParameter:
                \_parameter: (level), line:37
                  |vpiName:level
                  |INT:0
                |vpiParameter:
                \_parameter: (base0), line:39
                |vpiParameter:
                \_parameter: (base1), line:40
            |vpiGenScopeArray:
            \_gen_scope_array: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]), line:37, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
              |vpiName:gen_tree[1]
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
              |vpiGenScope:
              \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]), parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
                |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
                |vpiPrimitive:
                \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate), line:41, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
                  |vpiDefName:work@or
                  |vpiName:gate
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate
                  |vpiPrimType:4
                  |vpiPrimTerm:
                  \_prim_term: , line:41, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate
                    |vpiDirection:2
                    |vpiExpr:
                    \_ref_obj: (a), line:41
                      |vpiName:a
                  |vpiPrimTerm:
                  \_prim_term: , line:41, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate
                    |vpiDirection:1
                    |vpiTermIndex:1
                    |vpiExpr:
                    \_ref_obj: (b), line:41
                      |vpiName:b
                  |vpiPrimTerm:
                  \_prim_term: , line:41, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate
                    |vpiDirection:1
                    |vpiTermIndex:2
                    |vpiExpr:
                    \_ref_obj: (o), line:41
                      |vpiName:o
                |vpiParamAssign:
                \_param_assign: , line:39
                  |vpiRhs:
                  \_constant: , line:39
                    |vpiDecompile:1
                    |INT:1
                  |vpiLhs:
                  \_parameter: (base0), line:39
                    |vpiName:base0
                    |vpiLocalParam:1
                    |vpiTypespec:
                    \_int_typespec: , line:39
                |vpiParamAssign:
                \_param_assign: , line:40
                  |vpiRhs:
                  \_constant: , line:40
                    |vpiDecompile:3
                    |INT:3
                  |vpiLhs:
                  \_parameter: (base1), line:40
                    |vpiName:base1
                    |vpiLocalParam:1
                    |vpiTypespec:
                    \_int_typespec: , line:40
                |vpiParameter:
                \_parameter: (base0), line:39
                  |vpiName:base0
                  |INT:1
                |vpiParameter:
                \_parameter: (base1), line:40
                  |vpiName:base1
                  |INT:3
                |vpiParameter:
                \_parameter: (level), line:37
                  |vpiName:level
                  |INT:1
                |vpiParameter:
                \_parameter: (base0), line:39
                |vpiParameter:
                \_parameter: (base1), line:40
            |vpiGenScopeArray:
            \_gen_scope_array: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]), line:37, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
              |vpiName:gen_tree[2]
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
              |vpiGenScope:
              \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]), parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
                |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
                |vpiPrimitive:
                \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate), line:41, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
                  |vpiDefName:work@or
                  |vpiName:gate
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate
                  |vpiPrimType:4
                  |vpiPrimTerm:
                  \_prim_term: , line:41, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate
                    |vpiDirection:2
                    |vpiExpr:
                    \_ref_obj: (a), line:41
                      |vpiName:a
                  |vpiPrimTerm:
                  \_prim_term: , line:41, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate
                    |vpiDirection:1
                    |vpiTermIndex:1
                    |vpiExpr:
                    \_ref_obj: (b), line:41
                      |vpiName:b
                  |vpiPrimTerm:
                  \_prim_term: , line:41, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate
                    |vpiDirection:1
                    |vpiTermIndex:2
                    |vpiExpr:
                    \_ref_obj: (o), line:41
                      |vpiName:o
                |vpiParamAssign:
                \_param_assign: , line:39
                  |vpiRhs:
                  \_constant: , line:39
                    |vpiDecompile:3
                    |INT:3
                  |vpiLhs:
                  \_parameter: (base0), line:39
                    |vpiName:base0
                    |vpiLocalParam:1
                    |vpiTypespec:
                    \_int_typespec: , line:39
                |vpiParamAssign:
                \_param_assign: , line:40
                  |vpiRhs:
                  \_constant: , line:40
                    |vpiDecompile:7
                    |INT:7
                  |vpiLhs:
                  \_parameter: (base1), line:40
                    |vpiName:base1
                    |vpiLocalParam:1
                    |vpiTypespec:
                    \_int_typespec: , line:40
                |vpiParameter:
                \_parameter: (base0), line:39
                  |vpiName:base0
                  |INT:3
                |vpiParameter:
                \_parameter: (base1), line:40
                  |vpiName:base1
                  |INT:7
                |vpiParameter:
                \_parameter: (level), line:37
                  |vpiName:level
                  |INT:2
                |vpiParameter:
                \_parameter: (base0), line:39
                |vpiParameter:
                \_parameter: (base1), line:40
            |vpiVariables:
            \_logic_var: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.req), line:35, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
              |vpiName:req
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.req
              |vpiRange:
              \_range: , line:35
                |vpiLeftRange:
                \_constant: , line:35
                  |vpiConstType:7
                  |vpiDecompile:3
                  |vpiSize:64
                  |INT:3
                |vpiRightRange:
                \_constant: , line:35
                  |vpiConstType:7
                  |vpiDecompile:0
                  |vpiSize:64
                  |INT:0
            |vpiParamAssign:
            \_param_assign: , line:34
              |vpiRhs:
              \_constant: , line:34
                |vpiDecompile:2
                |INT:2
              |vpiLhs:
              \_parameter: (N_LEVELS), line:34
                |vpiName:N_LEVELS
                |vpiLocalParam:1
                |vpiTypespec:
                \_int_typespec: , line:34
            |vpiParameter:
            \_parameter: (N_LEVELS), line:34
              |vpiName:N_LEVELS
              |INT:2
            |vpiParameter:
            \_parameter: (N_LEVELS), line:34
        |vpiNet:
        \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i), line:21, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
        |vpiNet:
        \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni), line:22, parent:work@tlul_socket_m1.gen_tree_arb.u_reqarb
        |vpiParameter:
        \_parameter: (DW), line:57
          |vpiName:DW
          |INT:0
        |vpiParameter:
        \_parameter: (Lock), line:19
          |vpiName:Lock
          |SCAL:1
        |vpiParameter:
        \_parameter: (N), line:56
          |vpiName:N
          |INT:4
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 15

