// Seed: 3682281354
module module_0;
  uwire id_1;
  assign id_1 = id_2;
  assign id_2 = 1'b0;
  uwire id_4;
  logic [7:0][1  -  1 'h0 !==  1 'b0] id_5 = id_3;
  initial id_1 = 1;
  assign id_3 = id_5;
  class id_6;
    task id_7(id_8);
      wait (1'h0)
        if (id_2) begin : LABEL_0
          id_4 = 1;
        end else id_6 <= "";
      begin : LABEL_0
        if (id_4) id_8 <= 1;
      end
    endtask
    reg id_9;
  endclass
endmodule
module module_1;
  assign {id_1, 1, 1 | 1} = id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.type_11 = 0;
endmodule
