<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0_synth_1" LaunchDir="/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="adc2dac_ram_offset_ad9767_0_0_synth_1" LaunchDir="/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_ad9767_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="adc2dac_ram_offset_processing_system7_0_0_synth_1" LaunchDir="/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="adc2dac_ram_offset_ltc2145_0_0_synth_1" LaunchDir="/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_ltc2145_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="adc2dac_ram_offset_proc_sys_reset_0_0_synth_1" LaunchDir="/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="adc2dac_ram_offset_data16_multi_to_ram_0_0_synth_1" LaunchDir="/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_data16_multi_to_ram_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="adc2dac_ram_offset_expanderReal_0_0_synth_1" LaunchDir="/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_expanderReal_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="adc2dac_ram_offset_expanderReal_0_1_synth_1" LaunchDir="/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_expanderReal_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="adc2dac_ram_offset_dupplReal_1_to_2_0_0_synth_1" LaunchDir="/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_dupplReal_1_to_2_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="adc2dac_ram_offset_dupplReal_1_to_2_0_1_synth_1" LaunchDir="/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_dupplReal_1_to_2_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="adc2dac_ram_offset_xbar_0_synth_1" LaunchDir="/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="adc2dac_ram_offset_add_const_0_1_synth_1" LaunchDir="/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_add_const_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="adc2dac_ram_offset_add_const_0_0_synth_1" LaunchDir="/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_add_const_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="adc2dac_ram_offset_auto_pc_0_synth_1" LaunchDir="/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset/adc2dac_ram_offset.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0_synth_1"/>
		<Parent Id="adc2dac_ram_offset_ad9767_0_0_synth_1"/>
		<Parent Id="adc2dac_ram_offset_processing_system7_0_0_synth_1"/>
		<Parent Id="adc2dac_ram_offset_ltc2145_0_0_synth_1"/>
		<Parent Id="adc2dac_ram_offset_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="adc2dac_ram_offset_data16_multi_to_ram_0_0_synth_1"/>
		<Parent Id="adc2dac_ram_offset_expanderReal_0_0_synth_1"/>
		<Parent Id="adc2dac_ram_offset_expanderReal_0_1_synth_1"/>
		<Parent Id="adc2dac_ram_offset_dupplReal_1_to_2_0_0_synth_1"/>
		<Parent Id="adc2dac_ram_offset_dupplReal_1_to_2_0_1_synth_1"/>
		<Parent Id="adc2dac_ram_offset_xbar_0_synth_1"/>
		<Parent Id="adc2dac_ram_offset_add_const_0_1_synth_1"/>
		<Parent Id="adc2dac_ram_offset_add_const_0_0_synth_1"/>
		<Parent Id="adc2dac_ram_offset_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/bma/Documents/BPT_sync/Work/5-ED_SPIM/Work/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset/adc2dac_ram_offset.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0_synth_1"/>
		<Parent Id="adc2dac_ram_offset_ad9767_0_0_synth_1"/>
		<Parent Id="adc2dac_ram_offset_processing_system7_0_0_synth_1"/>
		<Parent Id="adc2dac_ram_offset_ltc2145_0_0_synth_1"/>
		<Parent Id="adc2dac_ram_offset_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="adc2dac_ram_offset_data16_multi_to_ram_0_0_synth_1"/>
		<Parent Id="adc2dac_ram_offset_expanderReal_0_0_synth_1"/>
		<Parent Id="adc2dac_ram_offset_expanderReal_0_1_synth_1"/>
		<Parent Id="adc2dac_ram_offset_dupplReal_1_to_2_0_0_synth_1"/>
		<Parent Id="adc2dac_ram_offset_dupplReal_1_to_2_0_1_synth_1"/>
		<Parent Id="adc2dac_ram_offset_xbar_0_synth_1"/>
		<Parent Id="adc2dac_ram_offset_add_const_0_1_synth_1"/>
		<Parent Id="adc2dac_ram_offset_add_const_0_0_synth_1"/>
		<Parent Id="adc2dac_ram_offset_auto_pc_0_synth_1"/>
	</Run>
</Runs>

