
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22068 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 786.605 ; gain = 234.242
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mips' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mips.sv:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/controller.sv:22]
INFO: [Synth 8-6157] synthesizing module 'maindec' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/maindec.sv:24]
	Parameter FETCH bound to: 4'b0000 
	Parameter DECODE bound to: 4'b0001 
	Parameter MEMADR bound to: 4'b0010 
	Parameter MEMRD bound to: 4'b0011 
	Parameter MEMWB bound to: 4'b0100 
	Parameter MEMWR bound to: 4'b0101 
	Parameter RTYPEEX bound to: 4'b0110 
	Parameter RTYPEWB bound to: 4'b0111 
	Parameter BEQEX bound to: 4'b1000 
	Parameter ADDIEX bound to: 4'b1001 
	Parameter ADDIWB bound to: 4'b1010 
	Parameter JEX bound to: 4'b1011 
	Parameter ANDIEX bound to: 4'b1100 
	Parameter ANDIWB bound to: 4'b1101 
	Parameter LW bound to: 6'b100011 
	Parameter SW bound to: 6'b101011 
	Parameter RTYPE bound to: 6'b000000 
	Parameter BEQ bound to: 6'b000100 
	Parameter ADDI bound to: 6'b001000 
	Parameter ANDI bound to: 6'b001100 
	Parameter J bound to: 6'b000010 
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/maindec.sv:24]
INFO: [Synth 8-6157] synthesizing module 'aludec' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/aludec.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/aludec.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/controller.sv:22]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/datapath.sv:23]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/floprenr.sv:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (4#1) [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/floprenr.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mux2.sv:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mux2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mux2.sv:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (5#1) [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mux2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/regfile.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/regfile.sv:23]
INFO: [Synth 8-6157] synthesizing module 'signext' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/signext.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'signext' (7#1) [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/signext.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sl2' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/al2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (8#1) [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/al2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux4' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:23]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (9#1) [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mux4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/alu.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (10#1) [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/alu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux3' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mux2.sv:30]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (11#1) [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mux2.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (12#1) [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/datapath.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mips' (13#1) [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mips.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dMemoryDecoder' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/dMemoryDecoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'IO' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/IO.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'IO' (14#1) [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/IO.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mem.sv:23]
INFO: [Synth 8-3876] $readmem data file 'memfileIO.dat' is read successfully [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mem.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem' (15#1) [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mem.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux7Seg' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mux7Seg.sv:23]
INFO: [Synth 8-226] default block is never used [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mux7Seg.sv:37]
INFO: [Synth 8-226] default block is never used [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mux7Seg.sv:51]
INFO: [Synth 8-6157] synthesizing module 'Hex7Seg' [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/Hex7Seg.sv:23]
INFO: [Synth 8-226] default block is never used [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/Hex7Seg.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Hex7Seg' (16#1) [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/Hex7Seg.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mux7Seg' (17#1) [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/mux7Seg.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'dMemoryDecoder' (18#1) [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/dMemoryDecoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (19#1) [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/imports/new/top.sv:23]
WARNING: [Synth 8-3331] design mem has unconnected port a[31]
WARNING: [Synth 8-3331] design mem has unconnected port a[30]
WARNING: [Synth 8-3331] design mem has unconnected port a[29]
WARNING: [Synth 8-3331] design mem has unconnected port a[28]
WARNING: [Synth 8-3331] design mem has unconnected port a[27]
WARNING: [Synth 8-3331] design mem has unconnected port a[26]
WARNING: [Synth 8-3331] design mem has unconnected port a[25]
WARNING: [Synth 8-3331] design mem has unconnected port a[24]
WARNING: [Synth 8-3331] design mem has unconnected port a[23]
WARNING: [Synth 8-3331] design mem has unconnected port a[22]
WARNING: [Synth 8-3331] design mem has unconnected port a[21]
WARNING: [Synth 8-3331] design mem has unconnected port a[20]
WARNING: [Synth 8-3331] design mem has unconnected port a[19]
WARNING: [Synth 8-3331] design mem has unconnected port a[18]
WARNING: [Synth 8-3331] design mem has unconnected port a[17]
WARNING: [Synth 8-3331] design mem has unconnected port a[16]
WARNING: [Synth 8-3331] design mem has unconnected port a[15]
WARNING: [Synth 8-3331] design mem has unconnected port a[14]
WARNING: [Synth 8-3331] design mem has unconnected port a[13]
WARNING: [Synth 8-3331] design mem has unconnected port a[12]
WARNING: [Synth 8-3331] design mem has unconnected port a[11]
WARNING: [Synth 8-3331] design mem has unconnected port a[10]
WARNING: [Synth 8-3331] design mem has unconnected port a[9]
WARNING: [Synth 8-3331] design mem has unconnected port a[8]
WARNING: [Synth 8-3331] design mem has unconnected port a[1]
WARNING: [Synth 8-3331] design mem has unconnected port a[0]
WARNING: [Synth 8-3331] design IO has unconnected port pWriteData[31]
WARNING: [Synth 8-3331] design IO has unconnected port pWriteData[30]
WARNING: [Synth 8-3331] design IO has unconnected port pWriteData[29]
WARNING: [Synth 8-3331] design IO has unconnected port pWriteData[28]
WARNING: [Synth 8-3331] design IO has unconnected port pWriteData[27]
WARNING: [Synth 8-3331] design IO has unconnected port pWriteData[26]
WARNING: [Synth 8-3331] design IO has unconnected port pWriteData[25]
WARNING: [Synth 8-3331] design IO has unconnected port pWriteData[24]
WARNING: [Synth 8-3331] design IO has unconnected port pWriteData[23]
WARNING: [Synth 8-3331] design IO has unconnected port pWriteData[22]
WARNING: [Synth 8-3331] design IO has unconnected port pWriteData[21]
WARNING: [Synth 8-3331] design IO has unconnected port pWriteData[20]
WARNING: [Synth 8-3331] design IO has unconnected port pWriteData[19]
WARNING: [Synth 8-3331] design IO has unconnected port pWriteData[18]
WARNING: [Synth 8-3331] design IO has unconnected port pWriteData[17]
WARNING: [Synth 8-3331] design IO has unconnected port pWriteData[16]
WARNING: [Synth 8-3331] design IO has unconnected port pWriteData[15]
WARNING: [Synth 8-3331] design IO has unconnected port pWriteData[14]
WARNING: [Synth 8-3331] design IO has unconnected port pWriteData[13]
WARNING: [Synth 8-3331] design IO has unconnected port pWriteData[12]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 859.602 ; gain = 307.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 861.344 ; gain = 308.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 861.344 ; gain = 308.980
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 861.344 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'DP'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/constrs_1/imports/01 XUP Nexys4 DDR Board/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 983.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 983.559 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 983.559 ; gain = 431.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 983.559 ; gain = 431.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 983.559 ; gain = 431.195
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'maindec'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FETCH |                   00000000000001 |                             0000
                  DECODE |                   00000000000010 |                             0001
                  MEMADR |                   00000000000100 |                             0010
                   MEMRD |                   00000000001000 |                             0011
                   MEMWB |                   00000000010000 |                             0100
                   MEMWR |                   00000000100000 |                             0101
                 RTYPEEX |                   00000001000000 |                             0110
                 RTYPEWB |                   00000010000000 |                             0111
                   BEQEX |                   00000100000000 |                             1000
                  ADDIEX |                   00001000000000 |                             1001
                  ADDIWB |                   00010000000000 |                             1010
                  ANDIEX |                   00100000000000 |                             1100
                  ANDIWB |                   01000000000000 |                             1101
                     JEX |                   10000000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'maindec'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 983.559 ; gain = 431.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 1     
	  14 Input     14 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module maindec 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input     16 Bit        Muxes := 1     
	  14 Input     14 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
Module aludec 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      3 Bit        Muxes := 1     
Module flopenr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module IO 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module Hex7Seg 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module mux7Seg 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module dMemoryDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 983.559 ; gain = 431.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------+-----------+----------------------+----------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------+-----------+----------------------+----------------+
|top         | mips/dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 12	   | 
|top         | dmd/mem/RAM_reg   | Implied   | 64 x 32              | RAM64X1S x 32	 | 
+------------+-------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 983.559 ; gain = 431.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1027.109 ; gain = 474.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-------------------+-----------+----------------------+----------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------+-----------+----------------------+----------------+
|top         | mips/dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 12	   | 
|top         | dmd/mem/RAM_reg   | Implied   | 64 x 32              | RAM64X1S x 32	 | 
+------------+-------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1028.156 ; gain = 475.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1028.156 ; gain = 475.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1028.156 ; gain = 475.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1028.156 ; gain = 475.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1028.156 ; gain = 475.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1028.156 ; gain = 475.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1028.156 ; gain = 475.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    25|
|3     |LUT1     |     2|
|4     |LUT2     |     6|
|5     |LUT3     |    80|
|6     |LUT4     |    30|
|7     |LUT5     |    99|
|8     |LUT6     |   365|
|9     |MUXF7    |     7|
|10    |RAM32M   |    12|
|11    |RAM64X1S |    32|
|12    |FDCE     |   205|
|13    |FDPE     |     1|
|14    |FDRE     |    70|
|15    |IBUF     |    20|
|16    |OBUF     |    15|
+------+---------+------+

Report Instance Areas: 
+------+---------------+---------------+------+
|      |Instance       |Module         |Cells |
+------+---------------+---------------+------+
|1     |top            |               |   970|
|2     |  dmd          |dMemoryDecoder |   141|
|3     |    io         |IO             |    59|
|4     |    mem        |mem            |    32|
|5     |    sg         |mux7Seg        |    50|
|6     |  mips         |mips           |   792|
|7     |    c          |controller     |   143|
|8     |      md       |maindec        |   143|
|9     |    dp         |datapath       |   649|
|10    |      alu      |alu            |    71|
|11    |      alureg   |flopenr        |    55|
|12    |      areg     |flopenr_0      |    81|
|13    |      breg     |flopenr_1      |    32|
|14    |      datareg  |flopenr_2      |    64|
|15    |      instrreg |flopenr_3      |   207|
|16    |      pcreg    |flopenr_4      |   127|
|17    |      rf       |regfile        |    12|
+------+---------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1028.156 ; gain = 475.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1028.156 ; gain = 353.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1028.156 ; gain = 475.793
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1040.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1040.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 50 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1040.062 ; gain = 742.219
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1040.062 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 21:14:46 2023...
