<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>memmove-vec-unaligned-erms.S source code [codebrowser/sysdeps/x86_64/multiarch/memmove-vec-unaligned-erms.S] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/sysdeps/x86_64/multiarch/memmove-vec-unaligned-erms.S'; var root_path = '../../../..'; var data_path = '../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>codebrowser</a>/<a href='../..'>sysdeps</a>/<a href='..'>x86_64</a>/<a href='./'>multiarch</a>/<a href='memmove-vec-unaligned-erms.S.html'>memmove-vec-unaligned-erms.S</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* memmove/memcpy/mempcpy with unaligned load/store and rep movsb</i></td></tr>
<tr><th id="2">2</th><td><i>   Copyright (C) 2016-2022 Free Software Foundation, Inc.</i></td></tr>
<tr><th id="3">3</th><td><i>   This file is part of the GNU C Library.</i></td></tr>
<tr><th id="4">4</th><td><i></i></td></tr>
<tr><th id="5">5</th><td><i>   The GNU C Library is free software; you can redistribute it and/or</i></td></tr>
<tr><th id="6">6</th><td><i>   modify it under the terms of the GNU Lesser General Public</i></td></tr>
<tr><th id="7">7</th><td><i>   License as published by the Free Software Foundation; either</i></td></tr>
<tr><th id="8">8</th><td><i>   version 2.1 of the License, or (at your option) any later version.</i></td></tr>
<tr><th id="9">9</th><td><i></i></td></tr>
<tr><th id="10">10</th><td><i>   The GNU C Library is distributed in the hope that it will be useful,</i></td></tr>
<tr><th id="11">11</th><td><i>   but WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="12">12</th><td><i>   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</i></td></tr>
<tr><th id="13">13</th><td><i>   Lesser General Public License for more details.</i></td></tr>
<tr><th id="14">14</th><td><i></i></td></tr>
<tr><th id="15">15</th><td><i>   You should have received a copy of the GNU Lesser General Public</i></td></tr>
<tr><th id="16">16</th><td><i>   License along with the GNU C Library; if not, see</i></td></tr>
<tr><th id="17">17</th><td><i>   &lt;<a href="https://www.gnu.org/licenses/">https://www.gnu.org/licenses/</a>&gt;.  */</i></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><i>/* memmove/memcpy/mempcpy is implemented as:</i></td></tr>
<tr><th id="20">20</th><td><i>   1. Use overlapping load and store to avoid branch.</i></td></tr>
<tr><th id="21">21</th><td><i>   2. Load all sources into registers and store them together to avoid</i></td></tr>
<tr><th id="22">22</th><td><i>      possible address overlap between source and destination.</i></td></tr>
<tr><th id="23">23</th><td><i>   3. If size is 8 * VEC_SIZE or less, load all sources into registers</i></td></tr>
<tr><th id="24">24</th><td><i>      and store them together.</i></td></tr>
<tr><th id="25">25</th><td><i>   4. If address of destination &gt; address of source, backward copy</i></td></tr>
<tr><th id="26">26</th><td><i>      4 * VEC_SIZE at a time with unaligned load and aligned store.</i></td></tr>
<tr><th id="27">27</th><td><i>      Load the first 4 * VEC and last VEC before the loop and store</i></td></tr>
<tr><th id="28">28</th><td><i>      them after the loop to support overlapping addresses.</i></td></tr>
<tr><th id="29">29</th><td><i>   5. Otherwise, forward copy 4 * VEC_SIZE at a time with unaligned</i></td></tr>
<tr><th id="30">30</th><td><i>      load and aligned store.  Load the last 4 * VEC and first VEC</i></td></tr>
<tr><th id="31">31</th><td><i>      before the loop and store them after the loop to support</i></td></tr>
<tr><th id="32">32</th><td><i>      overlapping addresses.</i></td></tr>
<tr><th id="33">33</th><td><i>   6. On machines with ERMS feature, if size greater than equal or to</i></td></tr>
<tr><th id="34">34</th><td><i>      __x86_rep_movsb_threshold and less than</i></td></tr>
<tr><th id="35">35</th><td><i>      __x86_rep_movsb_stop_threshold, then REP MOVSB will be used.</i></td></tr>
<tr><th id="36">36</th><td><i>   7. If size &gt;= __x86_shared_non_temporal_threshold and there is no</i></td></tr>
<tr><th id="37">37</th><td><i>      overlap between destination and source, use non-temporal store</i></td></tr>
<tr><th id="38">38</th><td><i>      instead of aligned store copying from either 2 or 4 pages at</i></td></tr>
<tr><th id="39">39</th><td><i>      once.</i></td></tr>
<tr><th id="40">40</th><td><i>   8. For point 7) if size &lt; 16 * __x86_shared_non_temporal_threshold</i></td></tr>
<tr><th id="41">41</th><td><i>      and source and destination do not page alias, copy from 2 pages</i></td></tr>
<tr><th id="42">42</th><td><i>      at once using non-temporal stores. Page aliasing in this case is</i></td></tr>
<tr><th id="43">43</th><td><i>      considered true if destination's page alignment - sources' page</i></td></tr>
<tr><th id="44">44</th><td><i>      alignment is less than 8 * VEC_SIZE.</i></td></tr>
<tr><th id="45">45</th><td><i>   9. If size &gt;= 16 * __x86_shared_non_temporal_threshold or source</i></td></tr>
<tr><th id="46">46</th><td><i>      and destination do page alias copy from 4 pages at once using</i></td></tr>
<tr><th id="47">47</th><td><i>      non-temporal stores.  */</i></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../unix/sysv/linux/x86_64/sysdep.h.html">&lt;sysdep.h&gt;</a></u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#<span data-ppcond="51">ifndef</span> <span class="macro" data-ref="_M/MEMCPY_SYMBOL">MEMCPY_SYMBOL</span></u></td></tr>
<tr><th id="52">52</th><td><u># define <dfn class="macro" id="_M/MEMCPY_SYMBOL" data-ref="_M/MEMCPY_SYMBOL">MEMCPY_SYMBOL</dfn>(p,s)		MEMMOVE_SYMBOL(p, s)</u></td></tr>
<tr><th id="53">53</th><td><u>#<span data-ppcond="51">endif</span></u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#<span data-ppcond="55">ifndef</span> <span class="macro" data-ref="_M/MEMPCPY_SYMBOL">MEMPCPY_SYMBOL</span></u></td></tr>
<tr><th id="56">56</th><td><u># define <dfn class="macro" id="_M/MEMPCPY_SYMBOL" data-ref="_M/MEMPCPY_SYMBOL">MEMPCPY_SYMBOL</dfn>(p,s)		MEMMOVE_SYMBOL(p, s)</u></td></tr>
<tr><th id="57">57</th><td><u>#<span data-ppcond="55">endif</span></u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><u>#<span data-ppcond="59">ifndef</span> <span class="macro" data-ref="_M/MEMMOVE_CHK_SYMBOL">MEMMOVE_CHK_SYMBOL</span></u></td></tr>
<tr><th id="60">60</th><td><u># define <dfn class="macro" id="_M/MEMMOVE_CHK_SYMBOL" data-ref="_M/MEMMOVE_CHK_SYMBOL">MEMMOVE_CHK_SYMBOL</dfn>(p,s)	MEMMOVE_SYMBOL(p, s)</u></td></tr>
<tr><th id="61">61</th><td><u>#<span data-ppcond="59">endif</span></u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#<span data-ppcond="63">ifndef</span> <span class="macro" data-ref="_M/XMM0">XMM0</span></u></td></tr>
<tr><th id="64">64</th><td><u># define <dfn class="macro" id="_M/XMM0" data-ref="_M/XMM0">XMM0</dfn>				xmm0</u></td></tr>
<tr><th id="65">65</th><td><u>#<span data-ppcond="63">endif</span></u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#<span data-ppcond="67">ifndef</span> <span class="macro" data-ref="_M/YMM0">YMM0</span></u></td></tr>
<tr><th id="68">68</th><td><u># define <dfn class="macro" id="_M/YMM0" data-ref="_M/YMM0">YMM0</dfn>				ymm0</u></td></tr>
<tr><th id="69">69</th><td><u>#<span data-ppcond="67">endif</span></u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#<span data-ppcond="71">ifndef</span> <span class="macro" data-ref="_M/VZEROUPPER">VZEROUPPER</span></u></td></tr>
<tr><th id="72">72</th><td><u># <span data-ppcond="72">if</span> <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> &gt; 16</u></td></tr>
<tr><th id="73">73</th><td><u>#  define <dfn class="macro" id="_M/VZEROUPPER" data-ref="_M/VZEROUPPER">VZEROUPPER</dfn> vzeroupper</u></td></tr>
<tr><th id="74">74</th><td><u># <span data-ppcond="72">else</span></u></td></tr>
<tr><th id="75">75</th><td><u>#  define VZEROUPPER</u></td></tr>
<tr><th id="76">76</th><td><u># <span data-ppcond="72">endif</span></u></td></tr>
<tr><th id="77">77</th><td><u>#<span data-ppcond="71">endif</span></u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>/* Whether to align before movsb. Ultimately we want 64 byte</i></td></tr>
<tr><th id="80">80</th><td><i>   align and not worth it to load 4x VEC for VEC_SIZE == 16.  */</i></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/ALIGN_MOVSB" data-ref="_M/ALIGN_MOVSB">ALIGN_MOVSB</dfn>	(VEC_SIZE &gt; 16)</u></td></tr>
<tr><th id="82">82</th><td><i>/* Number of bytes to align movsb to.  */</i></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/MOVSB_ALIGN_TO" data-ref="_M/MOVSB_ALIGN_TO">MOVSB_ALIGN_TO</dfn>	64</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/SMALL_MOV_SIZE" data-ref="_M/SMALL_MOV_SIZE">SMALL_MOV_SIZE</dfn>	(MOV_SIZE &lt;= 4)</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/LARGE_MOV_SIZE" data-ref="_M/LARGE_MOV_SIZE">LARGE_MOV_SIZE</dfn>	(MOV_SIZE &gt; 4)</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#<span data-ppcond="88">if</span> <a class="macro" href="#85" title="(4 &lt;= 4)" data-ref="_M/SMALL_MOV_SIZE">SMALL_MOV_SIZE</a> + <a class="macro" href="#86" title="(4 &gt; 4)" data-ref="_M/LARGE_MOV_SIZE">LARGE_MOV_SIZE</a> != 1</u></td></tr>
<tr><th id="89">89</th><td><u># error MOV_SIZE Unknown</u></td></tr>
<tr><th id="90">90</th><td><u>#<span data-ppcond="88">endif</span></u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#<span data-ppcond="92">if</span> <a class="macro" href="#86" title="(4 &gt; 4)" data-ref="_M/LARGE_MOV_SIZE">LARGE_MOV_SIZE</a></u></td></tr>
<tr><th id="93">93</th><td><u># define SMALL_SIZE_OFFSET	(4)</u></td></tr>
<tr><th id="94">94</th><td><u>#<span data-ppcond="92">else</span></u></td></tr>
<tr><th id="95">95</th><td><u># define <dfn class="macro" id="_M/SMALL_SIZE_OFFSET" data-ref="_M/SMALL_SIZE_OFFSET">SMALL_SIZE_OFFSET</dfn>	(0)</u></td></tr>
<tr><th id="96">96</th><td><u>#<span data-ppcond="92">endif</span></u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#<span data-ppcond="98">ifndef</span> <span class="macro" data-ref="_M/PAGE_SIZE">PAGE_SIZE</span></u></td></tr>
<tr><th id="99">99</th><td><u># define <dfn class="macro" id="_M/PAGE_SIZE" data-ref="_M/PAGE_SIZE">PAGE_SIZE</dfn> <span class='error' title="expected parameter declarator"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;"><span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><span class='error' title="expected &apos;)&apos;"><span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><span class='error' title="expected &apos;)&apos;"><span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;"><span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><span class='error' title="expected &apos;)&apos;"><span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><span class='error' title="expected &apos;)&apos;"><span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;"><span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><span class='error' title="expected &apos;)&apos;"><span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><span class='error' title="expected &apos;)&apos;"><span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;"><span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><span class='error' title="expected &apos;)&apos;"><span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><span class='error' title="expected &apos;)&apos;"><span class='warning' title="type specifier missing, defaults to &apos;int&apos;">4096</span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></u></td></tr>
<tr><th id="100">100</th><td><u>#<span data-ppcond="98">endif</span></u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#<span data-ppcond="102">if</span> <a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> != 4096</u></td></tr>
<tr><th id="103">103</th><td><u># error Unsupported PAGE_SIZE</u></td></tr>
<tr><th id="104">104</th><td><u>#<span data-ppcond="102">endif</span></u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#<span data-ppcond="106">ifndef</span> <span class="macro" data-ref="_M/LOG_PAGE_SIZE">LOG_PAGE_SIZE</span></u></td></tr>
<tr><th id="107">107</th><td><u># define <dfn class="macro" id="_M/LOG_PAGE_SIZE" data-ref="_M/LOG_PAGE_SIZE">LOG_PAGE_SIZE</dfn> 12</u></td></tr>
<tr><th id="108">108</th><td><u>#<span data-ppcond="106">endif</span></u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><u>#<span data-ppcond="110">if</span> <a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> != (1 &lt;&lt; <a class="macro" href="#107" title="12" data-ref="_M/LOG_PAGE_SIZE">LOG_PAGE_SIZE</a>)</u></td></tr>
<tr><th id="111">111</th><td><u># error Invalid LOG_PAGE_SIZE</u></td></tr>
<tr><th id="112">112</th><td><u>#<span data-ppcond="110">endif</span></u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>/* Byte per page for large_memcpy inner loop.  */</i></td></tr>
<tr><th id="115">115</th><td><u>#<span data-ppcond="115">if</span> <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> == 64</u></td></tr>
<tr><th id="116">116</th><td><u># define LARGE_LOAD_SIZE (VEC_SIZE * 2)</u></td></tr>
<tr><th id="117">117</th><td><u>#<span data-ppcond="115">else</span></u></td></tr>
<tr><th id="118">118</th><td><u># define <dfn class="macro" id="_M/LARGE_LOAD_SIZE" data-ref="_M/LARGE_LOAD_SIZE">LARGE_LOAD_SIZE</dfn> (VEC_SIZE * 4)</u></td></tr>
<tr><th id="119">119</th><td><u>#<span data-ppcond="115">endif</span></u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><i>/* Amount to shift rdx by to compare for memcpy_large_4x.  */</i></td></tr>
<tr><th id="122">122</th><td><u>#<span data-ppcond="122">ifndef</span> <span class="macro" data-ref="_M/LOG_4X_MEMCPY_THRESH">LOG_4X_MEMCPY_THRESH</span></u></td></tr>
<tr><th id="123">123</th><td><u># define <dfn class="macro" id="_M/LOG_4X_MEMCPY_THRESH" data-ref="_M/LOG_4X_MEMCPY_THRESH">LOG_4X_MEMCPY_THRESH</dfn> 4</u></td></tr>
<tr><th id="124">124</th><td><u>#<span data-ppcond="122">endif</span></u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><i>/* Avoid short distance rep movsb only with non-SSE vector.  */</i></td></tr>
<tr><th id="127">127</th><td><u>#<span data-ppcond="127">ifndef</span> <span class="macro" data-ref="_M/AVOID_SHORT_DISTANCE_REP_MOVSB">AVOID_SHORT_DISTANCE_REP_MOVSB</span></u></td></tr>
<tr><th id="128">128</th><td><u># define <dfn class="macro" id="_M/AVOID_SHORT_DISTANCE_REP_MOVSB" data-ref="_M/AVOID_SHORT_DISTANCE_REP_MOVSB">AVOID_SHORT_DISTANCE_REP_MOVSB</dfn> (VEC_SIZE &gt; 16)</u></td></tr>
<tr><th id="129">129</th><td><u>#<span data-ppcond="127">else</span></u></td></tr>
<tr><th id="130">130</th><td><u># define AVOID_SHORT_DISTANCE_REP_MOVSB 0</u></td></tr>
<tr><th id="131">131</th><td><u>#<span data-ppcond="127">endif</span></u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><u>#<span data-ppcond="133">ifndef</span> <span class="macro" data-ref="_M/PREFETCH">PREFETCH</span></u></td></tr>
<tr><th id="134">134</th><td><u># define <dfn class="macro" id="_M/PREFETCH" data-ref="_M/PREFETCH">PREFETCH</dfn>(addr) <span class='error' title="expected function body after function declarator">prefetcht0</span> addr</u></td></tr>
<tr><th id="135">135</th><td><u>#<span data-ppcond="133">endif</span></u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><i>/* Assume 64-byte prefetch size.  */</i></td></tr>
<tr><th id="138">138</th><td><u>#<span data-ppcond="138">ifndef</span> <span class="macro" data-ref="_M/PREFETCH_SIZE">PREFETCH_SIZE</span></u></td></tr>
<tr><th id="139">139</th><td><u># define <dfn class="macro" id="_M/PREFETCH_SIZE" data-ref="_M/PREFETCH_SIZE">PREFETCH_SIZE</dfn> 64</u></td></tr>
<tr><th id="140">140</th><td><u>#<span data-ppcond="138">endif</span></u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/PREFETCHED_LOAD_SIZE" data-ref="_M/PREFETCHED_LOAD_SIZE">PREFETCHED_LOAD_SIZE</dfn> (VEC_SIZE * 4)</u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><u>#<span data-ppcond="144">if</span> <a class="macro" href="#139" title="64" data-ref="_M/PREFETCH_SIZE">PREFETCH_SIZE</a> == 64</u></td></tr>
<tr><th id="145">145</th><td><u># <span data-ppcond="145">if</span> <a class="macro" href="#142" title="(32 * 4)" data-ref="_M/PREFETCHED_LOAD_SIZE">PREFETCHED_LOAD_SIZE</a> == <a class="macro" href="#139" title="64" data-ref="_M/PREFETCH_SIZE">PREFETCH_SIZE</a></u></td></tr>
<tr><th id="146">146</th><td><u>#  define PREFETCH_ONE_SET(dir, base, offset) \</u></td></tr>
<tr><th id="147">147</th><td><u>	PREFETCH ((offset)base)</u></td></tr>
<tr><th id="148">148</th><td><u># <span data-ppcond="145">elif</span> <a class="macro" href="#142" title="(32 * 4)" data-ref="_M/PREFETCHED_LOAD_SIZE">PREFETCHED_LOAD_SIZE</a> == 2 * <a class="macro" href="#139" title="64" data-ref="_M/PREFETCH_SIZE">PREFETCH_SIZE</a></u></td></tr>
<tr><th id="149">149</th><td><u>#  define <dfn class="macro" id="_M/PREFETCH_ONE_SET" data-ref="_M/PREFETCH_ONE_SET">PREFETCH_ONE_SET</dfn>(dir, base, offset) \</u></td></tr>
<tr><th id="150">150</th><td><u>	PREFETCH ((offset)base); \</u></td></tr>
<tr><th id="151">151</th><td><u>	PREFETCH ((offset <span class='error' title="expected &apos;)&apos;">+</span> dir * PREFETCH_SIZE)base)</u></td></tr>
<tr><th id="152">152</th><td><u># <span data-ppcond="145">elif</span> PREFETCHED_LOAD_SIZE == 4 * PREFETCH_SIZE</u></td></tr>
<tr><th id="153">153</th><td><u>#  define PREFETCH_ONE_SET(dir, base, offset) \</u></td></tr>
<tr><th id="154">154</th><td><u>	PREFETCH ((offset)base); \</u></td></tr>
<tr><th id="155">155</th><td><u>	PREFETCH ((offset + dir * PREFETCH_SIZE)base); \</u></td></tr>
<tr><th id="156">156</th><td><u>	PREFETCH ((offset + dir * PREFETCH_SIZE * 2)base); \</u></td></tr>
<tr><th id="157">157</th><td><u>	PREFETCH ((offset + dir * PREFETCH_SIZE * 3)base)</u></td></tr>
<tr><th id="158">158</th><td><u># else</u></td></tr>
<tr><th id="159">159</th><td><u>#   error Unsupported PREFETCHED_LOAD_SIZE!</u></td></tr>
<tr><th id="160">160</th><td><u># <span data-ppcond="145">endif</span></u></td></tr>
<tr><th id="161">161</th><td><u>#<span data-ppcond="144">else</span></u></td></tr>
<tr><th id="162">162</th><td><u># error Unsupported PREFETCH_SIZE!</u></td></tr>
<tr><th id="163">163</th><td><u>#<span data-ppcond="144">endif</span></u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#<span data-ppcond="165">if</span> <a class="macro" href="#118" title="(32 * 4)" data-ref="_M/LARGE_LOAD_SIZE">LARGE_LOAD_SIZE</a> == (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * 2)</u></td></tr>
<tr><th id="166">166</th><td><u># define LOAD_ONE_SET(base, offset, vec0, vec1, ...) \</u></td></tr>
<tr><th id="167">167</th><td><u>	VMOVU	(offset)base, vec0; \</u></td></tr>
<tr><th id="168">168</th><td><u>	VMOVU	((offset) + VEC_SIZE)base, vec1;</u></td></tr>
<tr><th id="169">169</th><td><u># define STORE_ONE_SET(base, offset, vec0, vec1, ...) \</u></td></tr>
<tr><th id="170">170</th><td><u>	VMOVNT  vec0, (offset)base; \</u></td></tr>
<tr><th id="171">171</th><td><u>	VMOVNT  vec1, ((offset) + VEC_SIZE)base;</u></td></tr>
<tr><th id="172">172</th><td><u>#<span data-ppcond="165">elif</span> <a class="macro" href="#118" title="(32 * 4)" data-ref="_M/LARGE_LOAD_SIZE">LARGE_LOAD_SIZE</a> == (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * 4)</u></td></tr>
<tr><th id="173">173</th><td><u># define <dfn class="macro" id="_M/LOAD_ONE_SET" data-ref="_M/LOAD_ONE_SET">LOAD_ONE_SET</dfn>(base, offset, vec0, vec1, vec2, vec3) \</u></td></tr>
<tr><th id="174">174</th><td><u>	VMOVU	<span class='error' title="function cannot return function type &apos;int ()&apos;">(</span>offset)base, vec0; \</u></td></tr>
<tr><th id="175">175</th><td><u>	VMOVU	<span class='error' title="function cannot return function type &apos;int ()&apos;">(</span>(offset) <span class='error' title="expected &apos;)&apos;">+</span> VEC_SIZE)base, vec1; \</u></td></tr>
<tr><th id="176">176</th><td><u>	VMOVU	<span class='error' title="function cannot return function type &apos;int ()&apos;">(</span>(offset) <span class='error' title="expected &apos;)&apos;">+</span> VEC_SIZE * 2)base, vec2; \</u></td></tr>
<tr><th id="177">177</th><td><u>	VMOVU	<span class='error' title="function cannot return function type &apos;int ()&apos;">(</span>(offset) <span class='error' title="expected &apos;)&apos;">+</span> VEC_SIZE * 3)base, vec3;</u></td></tr>
<tr><th id="178">178</th><td><u># define <dfn class="macro" id="_M/STORE_ONE_SET" data-ref="_M/STORE_ONE_SET">STORE_ONE_SET</dfn>(base, offset, vec0, vec1, vec2, vec3) \</u></td></tr>
<tr><th id="179">179</th><td><u>	VMOVNT	vec0, (offset)base; \</u></td></tr>
<tr><th id="180">180</th><td><u>	VMOVNT	vec1, ((offset) + VEC_SIZE)base; \</u></td></tr>
<tr><th id="181">181</th><td><u>	VMOVNT	vec2, ((offset) + VEC_SIZE * 2)base; \</u></td></tr>
<tr><th id="182">182</th><td><u>	VMOVNT	vec3, ((offset) + VEC_SIZE * 3)base;</u></td></tr>
<tr><th id="183">183</th><td><u>#<span data-ppcond="165">else</span></u></td></tr>
<tr><th id="184">184</th><td><u># error Invalid LARGE_LOAD_SIZE</u></td></tr>
<tr><th id="185">185</th><td><u>#<span data-ppcond="165">endif</span></u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><u>#<span data-ppcond="187">ifndef</span> <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#13" data-ref="_M/SECTION">SECTION</a></u></td></tr>
<tr><th id="188">188</th><td><u># error SECTION is not defined!</u></td></tr>
<tr><th id="189">189</th><td><u>#<span data-ppcond="187">endif</span></u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>	.section <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#13" title=".text.avx.rtm" data-ref="_M/SECTION">SECTION</a>(.text),<q>"ax"</q>,@progbits</td></tr>
<tr><th id="192">192</th><td><u>#<span data-ppcond="192">if</span> defined <span class="macro" data-ref="_M/SHARED">SHARED</span> &amp;&amp; <a class="macro" href="../../../include/libc-symbols.h.html#35" title="(20 == 20)" data-ref="_M/IS_IN">IS_IN</a> (libc)</u></td></tr>
<tr><th id="193">193</th><td>ENTRY (MEMMOVE_CHK_SYMBOL (__mempcpy_chk, unaligned))</td></tr>
<tr><th id="194">194</th><td>	cmp	%RDX_LP, %RCX_LP</td></tr>
<tr><th id="195">195</th><td>	jb	HIDDEN_JUMPTARGET (__chk_fail)</td></tr>
<tr><th id="196">196</th><td>END (MEMMOVE_CHK_SYMBOL (__mempcpy_chk, unaligned))</td></tr>
<tr><th id="197">197</th><td><u>#<span data-ppcond="192">endif</span></u></td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><a class="macro" href="../../x86/sysdep.h.html#91" title=".globl __mempcpy_avx_unaligned_rtm; .type __mempcpy_avx_unaligned_rtm,@function; .align 1&lt;&lt;4; __mempcpy_avx_unaligned_rtm: .cfi_startproc; endbr64;" data-ref="_M/ENTRY">ENTRY</a> (<a class="macro" href="#56" title="__mempcpy_avx_unaligned_rtm" data-ref="_M/MEMPCPY_SYMBOL">MEMPCPY_SYMBOL</a> (__mempcpy, unaligned))</td></tr>
<tr><th id="200">200</th><td>	<span class='error' title="unknown type name &apos;mov&apos;">mov</span>	<span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="../sysdep.h.html#85" title="rdi" data-ref="_M/RDI_LP">RDI_LP</a>, %<a class="macro" href="../sysdep.h.html#81" title="rax" data-ref="_M/RAX_LP">RAX_LP</a></td></tr>
<tr><th id="201">201</th><td>	add	%<a class="macro" href="../sysdep.h.html#86" title="rdx" data-ref="_M/RDX_LP">RDX_LP</a>, %<a class="macro" href="../sysdep.h.html#81" title="rax" data-ref="_M/RAX_LP">RAX_LP</a></td></tr>
<tr><th id="202">202</th><td>	jmp	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lstart" data-ref="_M/L">L</a>(start)</td></tr>
<tr><th id="203">203</th><td><a class="macro" href="../../x86/sysdep.h.html#94" title=".cfi_endproc; .size __mempcpy_avx_unaligned_rtm,.-__mempcpy_avx_unaligned_rtm;" data-ref="_M/END">END</a> (<a class="macro" href="#56" title="__mempcpy_avx_unaligned_rtm" data-ref="_M/MEMPCPY_SYMBOL">MEMPCPY_SYMBOL</a> (__mempcpy, unaligned))</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><u>#<span data-ppcond="205">if</span> defined <span class="macro" data-ref="_M/SHARED">SHARED</span> &amp;&amp; <a class="macro" href="../../../include/libc-symbols.h.html#35" title="(20 == 20)" data-ref="_M/IS_IN">IS_IN</a> (libc)</u></td></tr>
<tr><th id="206">206</th><td>ENTRY (MEMMOVE_CHK_SYMBOL (__memmove_chk, unaligned))</td></tr>
<tr><th id="207">207</th><td>	cmp	%RDX_LP, %RCX_LP</td></tr>
<tr><th id="208">208</th><td>	jb	HIDDEN_JUMPTARGET (__chk_fail)</td></tr>
<tr><th id="209">209</th><td>END (MEMMOVE_CHK_SYMBOL (__memmove_chk, unaligned))</td></tr>
<tr><th id="210">210</th><td><u>#<span data-ppcond="205">endif</span></u></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><a class="macro" href="../../x86/sysdep.h.html#91" title=".globl __memmove_avx_unaligned_rtm; .type __memmove_avx_unaligned_rtm,@function; .align 1&lt;&lt;4; __memmove_avx_unaligned_rtm: .cfi_startproc; endbr64;" data-ref="_M/ENTRY">ENTRY</a> (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#14" title="__memmove_avx_unaligned_rtm" data-ref="_M/MEMMOVE_SYMBOL">MEMMOVE_SYMBOL</a> (__memmove, unaligned))</td></tr>
<tr><th id="213">213</th><td>	<span class='error' title="unknown type name &apos;movq&apos;">movq</span>	<span class='error' title="expected identifier or &apos;(&apos;">%</span>rdi, %rax</td></tr>
<tr><th id="214">214</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lstart" data-ref="_M/L">L</a>(start):</td></tr>
<tr><th id="215">215</th><td><u># <span data-ppcond="215">ifdef</span> <span class="macro" data-ref="_M/__ILP32__">__ILP32__</span></u></td></tr>
<tr><th id="216">216</th><td>	<i>/* Clear the upper 32 bits.  */</i></td></tr>
<tr><th id="217">217</th><td>	movl	%edx, %edx</td></tr>
<tr><th id="218">218</th><td><u># <span data-ppcond="215">endif</span></u></td></tr>
<tr><th id="219">219</th><td>	cmp	$<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>, %<a class="macro" href="../sysdep.h.html#86" title="rdx" data-ref="_M/RDX_LP">RDX_LP</a></td></tr>
<tr><th id="220">220</th><td>	jb	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lless_vec" data-ref="_M/L">L</a>(less_vec)</td></tr>
<tr><th id="221">221</th><td>	<i>/* Load regardless.  */</i></td></tr>
<tr><th id="222">222</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>)</td></tr>
<tr><th id="223">223</th><td>	cmp	$(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>), %<a class="macro" href="../sysdep.h.html#86" title="rdx" data-ref="_M/RDX_LP">RDX_LP</a></td></tr>
<tr><th id="224">224</th><td>	ja	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmore_2x_vec" data-ref="_M/L">L</a>(more_2x_vec)</td></tr>
<tr><th id="225">225</th><td>	<i>/* From VEC and to 2 * VEC.  No branch when size == VEC_SIZE.  */</i></td></tr>
<tr><th id="226">226</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rsi,%rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>)</td></tr>
<tr><th id="227">227</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>), (%rdi)</td></tr>
<tr><th id="228">228</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>), -<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rdi,%rdx)</td></tr>
<tr><th id="229">229</th><td><u>#<span data-ppcond="229">if</span> !(defined <a class="macro" href="../../../build/config.h.html#173" data-ref="_M/USE_MULTIARCH">USE_MULTIARCH</a> &amp;&amp; <a class="macro" href="../../../include/libc-symbols.h.html#35" title="(20 == 20)" data-ref="_M/IS_IN">IS_IN</a> (libc))</u></td></tr>
<tr><th id="230">230</th><td>	ZERO_UPPER_VEC_REGISTERS_RETURN</td></tr>
<tr><th id="231">231</th><td><u>#<span data-ppcond="229">else</span></u></td></tr>
<tr><th id="232">232</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#11" title="jmp .Lreturn" data-ref="_M/VZEROUPPER_RETURN">VZEROUPPER_RETURN</a></td></tr>
<tr><th id="233">233</th><td><u>#<span data-ppcond="229">endif</span></u></td></tr>
<tr><th id="234">234</th><td><u>#<span data-ppcond="234">if</span> defined <a class="macro" href="../../../build/config.h.html#173" data-ref="_M/USE_MULTIARCH">USE_MULTIARCH</a> &amp;&amp; <a class="macro" href="../../../include/libc-symbols.h.html#35" title="(20 == 20)" data-ref="_M/IS_IN">IS_IN</a> (libc)</u></td></tr>
<tr><th id="235">235</th><td><a class="macro" href="../../x86/sysdep.h.html#94" title=".cfi_endproc; .size __memmove_avx_unaligned_rtm,.-__memmove_avx_unaligned_rtm;" data-ref="_M/END">END</a> (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#14" title="__memmove_avx_unaligned_rtm" data-ref="_M/MEMMOVE_SYMBOL">MEMMOVE_SYMBOL</a> (__memmove, unaligned))</td></tr>
<tr><th id="236">236</th><td><u># <span data-ppcond="236">if</span> <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> == 16</u></td></tr>
<tr><th id="237">237</th><td>ENTRY (__mempcpy_chk_erms)</td></tr>
<tr><th id="238">238</th><td>	cmp	%RDX_LP, %RCX_LP</td></tr>
<tr><th id="239">239</th><td>	jb	HIDDEN_JUMPTARGET (__chk_fail)</td></tr>
<tr><th id="240">240</th><td>END (__mempcpy_chk_erms)</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><i>/* Only used to measure performance of REP MOVSB.  */</i></td></tr>
<tr><th id="243">243</th><td>ENTRY (__mempcpy_erms)</td></tr>
<tr><th id="244">244</th><td>	mov	%RDI_LP, %RAX_LP</td></tr>
<tr><th id="245">245</th><td>	<i>/* Skip zero length.  */</i></td></tr>
<tr><th id="246">246</th><td>	test	%RDX_LP, %RDX_LP</td></tr>
<tr><th id="247">247</th><td>	jz	<var>2f</var></td></tr>
<tr><th id="248">248</th><td>	add	%RDX_LP, %RAX_LP</td></tr>
<tr><th id="249">249</th><td>	jmp	L(start_movsb)</td></tr>
<tr><th id="250">250</th><td>END (__mempcpy_erms)</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>ENTRY (__memmove_chk_erms)</td></tr>
<tr><th id="253">253</th><td>	cmp	%RDX_LP, %RCX_LP</td></tr>
<tr><th id="254">254</th><td>	jb	HIDDEN_JUMPTARGET (__chk_fail)</td></tr>
<tr><th id="255">255</th><td>END (__memmove_chk_erms)</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>ENTRY (__memmove_erms)</td></tr>
<tr><th id="258">258</th><td>	movq	%rdi, %rax</td></tr>
<tr><th id="259">259</th><td>	<i>/* Skip zero length.  */</i></td></tr>
<tr><th id="260">260</th><td>	test	%RDX_LP, %RDX_LP</td></tr>
<tr><th id="261">261</th><td>	jz	<var>2f</var></td></tr>
<tr><th id="262">262</th><td>L(start_movsb):</td></tr>
<tr><th id="263">263</th><td>	mov	%RDX_LP, %RCX_LP</td></tr>
<tr><th id="264">264</th><td>	cmp	%RSI_LP, %RDI_LP</td></tr>
<tr><th id="265">265</th><td>	jb	<var>1f</var></td></tr>
<tr><th id="266">266</th><td>	<i>/* Source == destination is less common.  */</i></td></tr>
<tr><th id="267">267</th><td>	je	<var>2f</var></td></tr>
<tr><th id="268">268</th><td>	lea	(%rsi,%rcx), %RDX_LP</td></tr>
<tr><th id="269">269</th><td>	cmp	%RDX_LP, %RDI_LP</td></tr>
<tr><th id="270">270</th><td>	jb	L(movsb_backward)</td></tr>
<tr><th id="271">271</th><td><var>1</var>:</td></tr>
<tr><th id="272">272</th><td>	rep movsb</td></tr>
<tr><th id="273">273</th><td><var>2</var>:</td></tr>
<tr><th id="274">274</th><td>	ret</td></tr>
<tr><th id="275">275</th><td>L(movsb_backward):</td></tr>
<tr><th id="276">276</th><td>	leaq	-<var>1</var>(%rdi,%rcx), %rdi</td></tr>
<tr><th id="277">277</th><td>	leaq	-<var>1</var>(%rsi,%rcx), %rsi</td></tr>
<tr><th id="278">278</th><td>	std</td></tr>
<tr><th id="279">279</th><td>	rep movsb</td></tr>
<tr><th id="280">280</th><td>	cld</td></tr>
<tr><th id="281">281</th><td>	ret</td></tr>
<tr><th id="282">282</th><td>END (__memmove_erms)</td></tr>
<tr><th id="283">283</th><td>strong_alias (__memmove_erms, __memcpy_erms)</td></tr>
<tr><th id="284">284</th><td>strong_alias (__memmove_chk_erms, __memcpy_chk_erms)</td></tr>
<tr><th id="285">285</th><td><u># <span data-ppcond="236">endif</span></u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><u># <span data-ppcond="287">ifdef</span> <span class="macro" data-ref="_M/SHARED">SHARED</span></u></td></tr>
<tr><th id="288">288</th><td>ENTRY (MEMMOVE_CHK_SYMBOL (__mempcpy_chk, unaligned_erms))</td></tr>
<tr><th id="289">289</th><td>	cmp	%RDX_LP, %RCX_LP</td></tr>
<tr><th id="290">290</th><td>	jb	HIDDEN_JUMPTARGET (__chk_fail)</td></tr>
<tr><th id="291">291</th><td>END (MEMMOVE_CHK_SYMBOL (__mempcpy_chk, unaligned_erms))</td></tr>
<tr><th id="292">292</th><td><u># <span data-ppcond="287">endif</span></u></td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><a class="macro" href="../../x86/sysdep.h.html#91" title=".globl __mempcpy_avx_unaligned_erms_rtm; .type __mempcpy_avx_unaligned_erms_rtm,@function; .align 1&lt;&lt;4; __mempcpy_avx_unaligned_erms_rtm: .cfi_startproc; endbr64;" data-ref="_M/ENTRY">ENTRY</a> (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#14" title="__mempcpy_avx_unaligned_erms_rtm" data-ref="_M/MEMMOVE_SYMBOL">MEMMOVE_SYMBOL</a> (__mempcpy, unaligned_erms))</td></tr>
<tr><th id="295">295</th><td>	<span class='error' title="unknown type name &apos;mov&apos;">mov</span>	<span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="../sysdep.h.html#85" title="rdi" data-ref="_M/RDI_LP">RDI_LP</a>, %<a class="macro" href="../sysdep.h.html#81" title="rax" data-ref="_M/RAX_LP">RAX_LP</a></td></tr>
<tr><th id="296">296</th><td>	add	%<a class="macro" href="../sysdep.h.html#86" title="rdx" data-ref="_M/RDX_LP">RDX_LP</a>, %<a class="macro" href="../sysdep.h.html#81" title="rax" data-ref="_M/RAX_LP">RAX_LP</a></td></tr>
<tr><th id="297">297</th><td>	jmp	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lstart_erms" data-ref="_M/L">L</a>(start_erms)</td></tr>
<tr><th id="298">298</th><td><a class="macro" href="../../x86/sysdep.h.html#94" title=".cfi_endproc; .size __mempcpy_avx_unaligned_erms_rtm,.-__mempcpy_avx_unaligned_erms_rtm;" data-ref="_M/END">END</a> (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#14" title="__mempcpy_avx_unaligned_erms_rtm" data-ref="_M/MEMMOVE_SYMBOL">MEMMOVE_SYMBOL</a> (__mempcpy, unaligned_erms))</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><u># <span data-ppcond="300">ifdef</span> <span class="macro" data-ref="_M/SHARED">SHARED</span></u></td></tr>
<tr><th id="301">301</th><td>ENTRY (MEMMOVE_CHK_SYMBOL (__memmove_chk, unaligned_erms))</td></tr>
<tr><th id="302">302</th><td>	cmp	%RDX_LP, %RCX_LP</td></tr>
<tr><th id="303">303</th><td>	jb	HIDDEN_JUMPTARGET (__chk_fail)</td></tr>
<tr><th id="304">304</th><td>END (MEMMOVE_CHK_SYMBOL (__memmove_chk, unaligned_erms))</td></tr>
<tr><th id="305">305</th><td><u># <span data-ppcond="300">endif</span></u></td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><a class="macro" href="../../x86/sysdep.h.html#81" title=".globl __memmove_avx_unaligned_erms_rtm; .type __memmove_avx_unaligned_erms_rtm,@function; .align 1&lt;&lt;6; __memmove_avx_unaligned_erms_rtm: .cfi_startproc; endbr64;" data-ref="_M/ENTRY_P2ALIGN">ENTRY_P2ALIGN</a> (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#14" title="__memmove_avx_unaligned_erms_rtm" data-ref="_M/MEMMOVE_SYMBOL">MEMMOVE_SYMBOL</a> (__memmove, unaligned_erms), <var>6</var>)</td></tr>
<tr><th id="308">308</th><td>	<span class='error' title="unknown type name &apos;movq&apos;">movq</span>	<span class='error' title="expected identifier or &apos;(&apos;">%</span>rdi, %rax</td></tr>
<tr><th id="309">309</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lstart_erms" data-ref="_M/L">L</a>(start_erms):</td></tr>
<tr><th id="310">310</th><td><u># <span data-ppcond="310">ifdef</span> <span class="macro" data-ref="_M/__ILP32__">__ILP32__</span></u></td></tr>
<tr><th id="311">311</th><td>	<i>/* Clear the upper 32 bits.  */</i></td></tr>
<tr><th id="312">312</th><td>	movl	%edx, %edx</td></tr>
<tr><th id="313">313</th><td><u># <span data-ppcond="310">endif</span></u></td></tr>
<tr><th id="314">314</th><td>	cmp	$<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>, %<a class="macro" href="../sysdep.h.html#86" title="rdx" data-ref="_M/RDX_LP">RDX_LP</a></td></tr>
<tr><th id="315">315</th><td>	jb	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lless_vec" data-ref="_M/L">L</a>(less_vec)</td></tr>
<tr><th id="316">316</th><td>	<i>/* Load regardless.  */</i></td></tr>
<tr><th id="317">317</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>)</td></tr>
<tr><th id="318">318</th><td>	cmp	$(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>), %<a class="macro" href="../sysdep.h.html#86" title="rdx" data-ref="_M/RDX_LP">RDX_LP</a></td></tr>
<tr><th id="319">319</th><td>	ja	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmovsb_more_2x_vec" data-ref="_M/L">L</a>(movsb_more_2x_vec)</td></tr>
<tr><th id="320">320</th><td>	<i>/* From VEC and to 2 * VEC.  No branch when size == VEC_SIZE.</i></td></tr>
<tr><th id="321">321</th><td><i>	 */</i></td></tr>
<tr><th id="322">322</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rsi, %rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>)</td></tr>
<tr><th id="323">323</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>), (%rdi)</td></tr>
<tr><th id="324">324</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>), -<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rdi, %rdx)</td></tr>
<tr><th id="325">325</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lreturn" data-ref="_M/L">L</a>(<b>return</b>):</td></tr>
<tr><th id="326">326</th><td><u># <span data-ppcond="326">if</span> <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> &gt; 16</u></td></tr>
<tr><th id="327">327</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#8" title="xtest; jz 1f; vzeroall; ret; 1: vzeroupper; ret" data-ref="_M/ZERO_UPPER_VEC_REGISTERS_RETURN">ZERO_UPPER_VEC_REGISTERS_RETURN</a></td></tr>
<tr><th id="328">328</th><td><u># <span data-ppcond="326">else</span></u></td></tr>
<tr><th id="329">329</th><td>	ret</td></tr>
<tr><th id="330">330</th><td><u># <span data-ppcond="326">endif</span></u></td></tr>
<tr><th id="331">331</th><td><u>#<span data-ppcond="234">endif</span></u></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><u>#<span data-ppcond="333">if</span> <a class="macro" href="#86" title="(4 &gt; 4)" data-ref="_M/LARGE_MOV_SIZE">LARGE_MOV_SIZE</a></u></td></tr>
<tr><th id="334">334</th><td>	<i>/* If LARGE_MOV_SIZE this fits in the aligning bytes between the</i></td></tr>
<tr><th id="335">335</th><td><i>	   ENTRY block and L(less_vec).  */</i></td></tr>
<tr><th id="336">336</th><td>	.p2align <var>4</var>,, <var>8</var></td></tr>
<tr><th id="337">337</th><td>L(between_4_7):</td></tr>
<tr><th id="338">338</th><td>	<i>/* From 4 to 7.  No branch when size == 4.  */</i></td></tr>
<tr><th id="339">339</th><td>	movl	(%rsi), %ecx</td></tr>
<tr><th id="340">340</th><td>	movl	(%rsi, %rdx), %esi</td></tr>
<tr><th id="341">341</th><td>	movl	%ecx, (%rdi)</td></tr>
<tr><th id="342">342</th><td>	movl	%esi, (%rdi, %rdx)</td></tr>
<tr><th id="343">343</th><td>	ret</td></tr>
<tr><th id="344">344</th><td><u>#<span data-ppcond="333">endif</span></u></td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>	<span class='error' title="expected identifier or &apos;(&apos;">.</span>p2align <var>4</var></td></tr>
<tr><th id="347">347</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lless_vec" data-ref="_M/L">L</a>(less_vec):</td></tr>
<tr><th id="348">348</th><td>	<i>/* Less than 1 VEC.  */</i></td></tr>
<tr><th id="349">349</th><td><u>#<span data-ppcond="349">if</span> <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> != 16 &amp;&amp; <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> != 32 &amp;&amp; <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> != 64</u></td></tr>
<tr><th id="350">350</th><td><u># error Unsupported VEC_SIZE!</u></td></tr>
<tr><th id="351">351</th><td><u>#<span data-ppcond="349">endif</span></u></td></tr>
<tr><th id="352">352</th><td><u>#<span data-ppcond="352">if</span> <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> &gt; 32</u></td></tr>
<tr><th id="353">353</th><td>	cmpl	$<var>32</var>, %edx</td></tr>
<tr><th id="354">354</th><td>	jae	L(between_32_63)</td></tr>
<tr><th id="355">355</th><td><u>#<span data-ppcond="352">endif</span></u></td></tr>
<tr><th id="356">356</th><td><u>#<span data-ppcond="356">if</span> <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> &gt; 16</u></td></tr>
<tr><th id="357">357</th><td>	cmpl	$<var>16</var>, %edx</td></tr>
<tr><th id="358">358</th><td>	jae	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lbetween_16_31" data-ref="_M/L">L</a>(between_16_31)</td></tr>
<tr><th id="359">359</th><td><u>#<span data-ppcond="356">endif</span></u></td></tr>
<tr><th id="360">360</th><td>	cmpl	$<var>8</var>, %edx</td></tr>
<tr><th id="361">361</th><td>	jae	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lbetween_8_15" data-ref="_M/L">L</a>(between_8_15)</td></tr>
<tr><th id="362">362</th><td><u>#<span data-ppcond="362">if</span> <a class="macro" href="#85" title="(4 &lt;= 4)" data-ref="_M/SMALL_MOV_SIZE">SMALL_MOV_SIZE</a></u></td></tr>
<tr><th id="363">363</th><td>	cmpl	$<var>4</var>, %edx</td></tr>
<tr><th id="364">364</th><td><u>#<span data-ppcond="362">else</span></u></td></tr>
<tr><th id="365">365</th><td>	subq	$<var>4</var>, %rdx</td></tr>
<tr><th id="366">366</th><td><u>#<span data-ppcond="362">endif</span></u></td></tr>
<tr><th id="367">367</th><td>	jae	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lbetween_4_7" data-ref="_M/L">L</a>(between_4_7)</td></tr>
<tr><th id="368">368</th><td>	cmpl	$(<var>1</var> - <a class="macro" href="#95" title="(0)" data-ref="_M/SMALL_SIZE_OFFSET">SMALL_SIZE_OFFSET</a>), %edx</td></tr>
<tr><th id="369">369</th><td>	jl	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lcopy_0" data-ref="_M/L">L</a>(copy_0)</td></tr>
<tr><th id="370">370</th><td>	movb	(%rsi), %cl</td></tr>
<tr><th id="371">371</th><td>	je	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lcopy_1" data-ref="_M/L">L</a>(copy_1)</td></tr>
<tr><th id="372">372</th><td>	movzwl	(-<var>2</var> + <a class="macro" href="#95" title="(0)" data-ref="_M/SMALL_SIZE_OFFSET">SMALL_SIZE_OFFSET</a>)(%rsi, %rdx), %esi</td></tr>
<tr><th id="373">373</th><td>	movw	%si, (-<var>2</var> + <a class="macro" href="#95" title="(0)" data-ref="_M/SMALL_SIZE_OFFSET">SMALL_SIZE_OFFSET</a>)(%rdi, %rdx)</td></tr>
<tr><th id="374">374</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lcopy_1" data-ref="_M/L">L</a>(copy_1):</td></tr>
<tr><th id="375">375</th><td>	movb	%cl, (%rdi)</td></tr>
<tr><th id="376">376</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lcopy_0" data-ref="_M/L">L</a>(copy_0):</td></tr>
<tr><th id="377">377</th><td>	ret</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><u>#<span data-ppcond="379">if</span> <a class="macro" href="#85" title="(4 &lt;= 4)" data-ref="_M/SMALL_MOV_SIZE">SMALL_MOV_SIZE</a></u></td></tr>
<tr><th id="380">380</th><td>	.p2align <var>4</var>,, <var>8</var></td></tr>
<tr><th id="381">381</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lbetween_4_7" data-ref="_M/L">L</a>(between_4_7):</td></tr>
<tr><th id="382">382</th><td>	<i>/* From 4 to 7.  No branch when size == 4.  */</i></td></tr>
<tr><th id="383">383</th><td>	movl	-<var>4</var>(%rsi, %rdx), %ecx</td></tr>
<tr><th id="384">384</th><td>	movl	(%rsi), %esi</td></tr>
<tr><th id="385">385</th><td>	movl	%ecx, -<var>4</var>(%rdi, %rdx)</td></tr>
<tr><th id="386">386</th><td>	movl	%esi, (%rdi)</td></tr>
<tr><th id="387">387</th><td>	ret</td></tr>
<tr><th id="388">388</th><td><u>#<span data-ppcond="379">endif</span></u></td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><u>#<span data-ppcond="390">if</span> <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> &gt; 16</u></td></tr>
<tr><th id="391">391</th><td>	<i>/* From 16 to 31.  No branch when size == 16.  */</i></td></tr>
<tr><th id="392">392</th><td>	.p2align <var>4</var>,, <var>8</var></td></tr>
<tr><th id="393">393</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lbetween_16_31" data-ref="_M/L">L</a>(between_16_31):</td></tr>
<tr><th id="394">394</th><td>	vmovdqu	(%rsi), %xmm0</td></tr>
<tr><th id="395">395</th><td>	vmovdqu	-<var>16</var>(%rsi, %rdx), %xmm1</td></tr>
<tr><th id="396">396</th><td>	vmovdqu	%xmm0, (%rdi)</td></tr>
<tr><th id="397">397</th><td>	vmovdqu	%xmm1, -<var>16</var>(%rdi, %rdx)</td></tr>
<tr><th id="398">398</th><td>	<i>/* No ymm registers have been touched.  */</i></td></tr>
<tr><th id="399">399</th><td>	ret</td></tr>
<tr><th id="400">400</th><td><u>#<span data-ppcond="390">endif</span></u></td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><u>#<span data-ppcond="402">if</span> <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> &gt; 32</u></td></tr>
<tr><th id="403">403</th><td>	.p2align <var>4</var>,, <var>10</var></td></tr>
<tr><th id="404">404</th><td>L(between_32_63):</td></tr>
<tr><th id="405">405</th><td>	<i>/* From 32 to 63.  No branch when size == 32.  */</i></td></tr>
<tr><th id="406">406</th><td>	VMOVU	(%rsi), %YMM0</td></tr>
<tr><th id="407">407</th><td>	VMOVU	-<var>32</var>(%rsi, %rdx), %YMM1</td></tr>
<tr><th id="408">408</th><td>	VMOVU	%YMM0, (%rdi)</td></tr>
<tr><th id="409">409</th><td>	VMOVU	%YMM1, -<var>32</var>(%rdi, %rdx)</td></tr>
<tr><th id="410">410</th><td>	VZEROUPPER_RETURN</td></tr>
<tr><th id="411">411</th><td><u>#<span data-ppcond="402">endif</span></u></td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>	.p2align <var>4</var>,, <var>10</var></td></tr>
<tr><th id="414">414</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lbetween_8_15" data-ref="_M/L">L</a>(between_8_15):</td></tr>
<tr><th id="415">415</th><td>	<i>/* From 8 to 15.  No branch when size == 8.  */</i></td></tr>
<tr><th id="416">416</th><td>	movq	-<var>8</var>(%rsi, %rdx), %rcx</td></tr>
<tr><th id="417">417</th><td>	movq	(%rsi), %rsi</td></tr>
<tr><th id="418">418</th><td>	movq	%rsi, (%rdi)</td></tr>
<tr><th id="419">419</th><td>	movq	%rcx, -<var>8</var>(%rdi, %rdx)</td></tr>
<tr><th id="420">420</th><td>	ret</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>	.p2align <var>4</var>,, <var>10</var></td></tr>
<tr><th id="423">423</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Llast_4x_vec" data-ref="_M/L">L</a>(last_4x_vec):</td></tr>
<tr><th id="424">424</th><td>	<i>/* Copy from 2 * VEC + 1 to 4 * VEC, inclusively.  */</i></td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>	<i>/* VEC(0) and VEC(1) have already been loaded.  */</i></td></tr>
<tr><th id="427">427</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rsi, %rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm2" data-ref="_M/VEC">VEC</a>(<var>2</var>)</td></tr>
<tr><th id="428">428</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rsi, %rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm3" data-ref="_M/VEC">VEC</a>(<var>3</var>)</td></tr>
<tr><th id="429">429</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>), (%rdi)</td></tr>
<tr><th id="430">430</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>), <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rdi)</td></tr>
<tr><th id="431">431</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm2" data-ref="_M/VEC">VEC</a>(<var>2</var>), -<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rdi, %rdx)</td></tr>
<tr><th id="432">432</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm3" data-ref="_M/VEC">VEC</a>(<var>3</var>), -(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rdi, %rdx)</td></tr>
<tr><th id="433">433</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#11" title="jmp .Lreturn" data-ref="_M/VZEROUPPER_RETURN">VZEROUPPER_RETURN</a></td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>	.p2align <var>4</var></td></tr>
<tr><th id="436">436</th><td><u>#<span data-ppcond="436">if</span> defined <a class="macro" href="../../../build/config.h.html#173" data-ref="_M/USE_MULTIARCH">USE_MULTIARCH</a> &amp;&amp; <a class="macro" href="../../../include/libc-symbols.h.html#35" title="(20 == 20)" data-ref="_M/IS_IN">IS_IN</a> (libc)</u></td></tr>
<tr><th id="437">437</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmovsb_more_2x_vec" data-ref="_M/L">L</a>(movsb_more_2x_vec):</td></tr>
<tr><th id="438">438</th><td>	cmp	__x86_rep_movsb_threshold(%rip), %<a class="macro" href="../sysdep.h.html#86" title="rdx" data-ref="_M/RDX_LP">RDX_LP</a></td></tr>
<tr><th id="439">439</th><td>	ja	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmovsb" data-ref="_M/L">L</a>(movsb)</td></tr>
<tr><th id="440">440</th><td><u>#<span data-ppcond="436">endif</span></u></td></tr>
<tr><th id="441">441</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmore_2x_vec" data-ref="_M/L">L</a>(more_2x_vec):</td></tr>
<tr><th id="442">442</th><td>	<i>/* More than 2 * VEC and there may be overlap between</i></td></tr>
<tr><th id="443">443</th><td><i>	   destination and source.  */</i></td></tr>
<tr><th id="444">444</th><td>	cmpq	$(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>8</var>), %rdx</td></tr>
<tr><th id="445">445</th><td>	ja	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmore_8x_vec" data-ref="_M/L">L</a>(more_8x_vec)</td></tr>
<tr><th id="446">446</th><td>	<i>/* Load VEC(1) regardless. VEC(0) has already been loaded.  */</i></td></tr>
<tr><th id="447">447</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>)</td></tr>
<tr><th id="448">448</th><td>	cmpq	$(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>), %rdx</td></tr>
<tr><th id="449">449</th><td>	jbe	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Llast_4x_vec" data-ref="_M/L">L</a>(last_4x_vec)</td></tr>
<tr><th id="450">450</th><td>	<i>/* Copy from 4 * VEC + 1 to 8 * VEC, inclusively.  */</i></td></tr>
<tr><th id="451">451</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm2" data-ref="_M/VEC">VEC</a>(<var>2</var>)</td></tr>
<tr><th id="452">452</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm3" data-ref="_M/VEC">VEC</a>(<var>3</var>)</td></tr>
<tr><th id="453">453</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rsi, %rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm4" data-ref="_M/VEC">VEC</a>(<var>4</var>)</td></tr>
<tr><th id="454">454</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rsi, %rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm5" data-ref="_M/VEC">VEC</a>(<var>5</var>)</td></tr>
<tr><th id="455">455</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rsi, %rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm6" data-ref="_M/VEC">VEC</a>(<var>6</var>)</td></tr>
<tr><th id="456">456</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>)(%rsi, %rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm7" data-ref="_M/VEC">VEC</a>(<var>7</var>)</td></tr>
<tr><th id="457">457</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>), (%rdi)</td></tr>
<tr><th id="458">458</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>), <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rdi)</td></tr>
<tr><th id="459">459</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm2" data-ref="_M/VEC">VEC</a>(<var>2</var>), (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rdi)</td></tr>
<tr><th id="460">460</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm3" data-ref="_M/VEC">VEC</a>(<var>3</var>), (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rdi)</td></tr>
<tr><th id="461">461</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm4" data-ref="_M/VEC">VEC</a>(<var>4</var>), -<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rdi, %rdx)</td></tr>
<tr><th id="462">462</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm5" data-ref="_M/VEC">VEC</a>(<var>5</var>), -(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rdi, %rdx)</td></tr>
<tr><th id="463">463</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm6" data-ref="_M/VEC">VEC</a>(<var>6</var>), -(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rdi, %rdx)</td></tr>
<tr><th id="464">464</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm7" data-ref="_M/VEC">VEC</a>(<var>7</var>), -(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>)(%rdi, %rdx)</td></tr>
<tr><th id="465">465</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#11" title="jmp .Lreturn" data-ref="_M/VZEROUPPER_RETURN">VZEROUPPER_RETURN</a></td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>	.p2align <var>4</var>,, <var>4</var></td></tr>
<tr><th id="468">468</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmore_8x_vec" data-ref="_M/L">L</a>(more_8x_vec):</td></tr>
<tr><th id="469">469</th><td>	movq	%rdi, %rcx</td></tr>
<tr><th id="470">470</th><td>	subq	%rsi, %rcx</td></tr>
<tr><th id="471">471</th><td>	<i>/* Go to backwards temporal copy if overlap no matter what as</i></td></tr>
<tr><th id="472">472</th><td><i>	   backward REP MOVSB is slow and we don't want to use NT stores if</i></td></tr>
<tr><th id="473">473</th><td><i>	   there is overlap.  */</i></td></tr>
<tr><th id="474">474</th><td>	cmpq	%rdx, %rcx</td></tr>
<tr><th id="475">475</th><td>	<i>/* L(more_8x_vec_backward_check_nop) checks for src == dst.  */</i></td></tr>
<tr><th id="476">476</th><td>	jb	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmore_8x_vec_backward_check_nop" data-ref="_M/L">L</a>(more_8x_vec_backward_check_nop)</td></tr>
<tr><th id="477">477</th><td>	<i>/* Check if non-temporal move candidate.  */</i></td></tr>
<tr><th id="478">478</th><td><u>#<span data-ppcond="478">if</span> (defined <a class="macro" href="../../../build/config.h.html#173" data-ref="_M/USE_MULTIARCH">USE_MULTIARCH</a> || <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> == 16) &amp;&amp; <a class="macro" href="../../../include/libc-symbols.h.html#35" title="(20 == 20)" data-ref="_M/IS_IN">IS_IN</a> (libc)</u></td></tr>
<tr><th id="479">479</th><td>	<i>/* Check non-temporal store threshold.  */</i></td></tr>
<tr><th id="480">480</th><td>	cmp	__x86_shared_non_temporal_threshold(%rip), %<a class="macro" href="../sysdep.h.html#86" title="rdx" data-ref="_M/RDX_LP">RDX_LP</a></td></tr>
<tr><th id="481">481</th><td>	ja	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Llarge_memcpy_2x" data-ref="_M/L">L</a>(large_memcpy_2x)</td></tr>
<tr><th id="482">482</th><td><u>#<span data-ppcond="478">endif</span></u></td></tr>
<tr><th id="483">483</th><td>	<i>/* To reach this point there cannot be overlap and dst &gt; src. So</i></td></tr>
<tr><th id="484">484</th><td><i>	   check for overlap and src &gt; dst in which case correctness</i></td></tr>
<tr><th id="485">485</th><td><i>	   requires forward copy. Otherwise decide between backward/forward</i></td></tr>
<tr><th id="486">486</th><td><i>	   copy depending on address aliasing.  */</i></td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>	<i>/* Entry if rdx is greater than __x86_rep_movsb_stop_threshold</i></td></tr>
<tr><th id="489">489</th><td><i>	   but less than __x86_shared_non_temporal_threshold.  */</i></td></tr>
<tr><th id="490">490</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmore_8x_vec_check" data-ref="_M/L">L</a>(more_8x_vec_check):</td></tr>
<tr><th id="491">491</th><td>	<i>/* rcx contains dst - src. Add back length (rdx).  */</i></td></tr>
<tr><th id="492">492</th><td>	leaq	(%rcx, %rdx), %r8</td></tr>
<tr><th id="493">493</th><td>	<i>/* If r8 has different sign than rcx then there is overlap so we</i></td></tr>
<tr><th id="494">494</th><td><i>	   must do forward copy.  */</i></td></tr>
<tr><th id="495">495</th><td>	xorq	%rcx, %r8</td></tr>
<tr><th id="496">496</th><td>	<i>/* Isolate just sign bit of r8.  */</i></td></tr>
<tr><th id="497">497</th><td>	shrq	$<var>63</var>, %r8</td></tr>
<tr><th id="498">498</th><td>	<i>/* Get 4k difference dst - src.  */</i></td></tr>
<tr><th id="499">499</th><td>	andl	$(<a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> - <var>256</var>), %ecx</td></tr>
<tr><th id="500">500</th><td>	<i>/* If r8 is non-zero must do foward for correctness. Otherwise</i></td></tr>
<tr><th id="501">501</th><td><i>	   if ecx is non-zero there is 4k False Alaising so do backward</i></td></tr>
<tr><th id="502">502</th><td><i>	   copy.  */</i></td></tr>
<tr><th id="503">503</th><td>	addl	%r8d, %ecx</td></tr>
<tr><th id="504">504</th><td>	jz	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmore_8x_vec_backward" data-ref="_M/L">L</a>(more_8x_vec_backward)</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>	<i>/* if rdx is greater than __x86_shared_non_temporal_threshold</i></td></tr>
<tr><th id="507">507</th><td><i>	   but there is overlap, or from short distance movsb.  */</i></td></tr>
<tr><th id="508">508</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmore_8x_vec_forward" data-ref="_M/L">L</a>(more_8x_vec_forward):</td></tr>
<tr><th id="509">509</th><td>	<i>/* Load first and last 4 * VEC to support overlapping addresses.</i></td></tr>
<tr><th id="510">510</th><td><i>	 */</i></td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>	<i>/* First vec was already loaded into VEC(0).  */</i></td></tr>
<tr><th id="513">513</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rsi, %rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm5" data-ref="_M/VEC">VEC</a>(<var>5</var>)</td></tr>
<tr><th id="514">514</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rsi, %rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm6" data-ref="_M/VEC">VEC</a>(<var>6</var>)</td></tr>
<tr><th id="515">515</th><td>	<i>/* Save begining of dst.  */</i></td></tr>
<tr><th id="516">516</th><td>	movq	%rdi, %rcx</td></tr>
<tr><th id="517">517</th><td>	<i>/* Align dst to VEC_SIZE - 1.  */</i></td></tr>
<tr><th id="518">518</th><td>	orq	$(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> - <var>1</var>), %rdi</td></tr>
<tr><th id="519">519</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rsi, %rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm7" data-ref="_M/VEC">VEC</a>(<var>7</var>)</td></tr>
<tr><th id="520">520</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>)(%rsi, %rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm8" data-ref="_M/VEC">VEC</a>(<var>8</var>)</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>	<i>/* Subtract dst from src. Add back after dst aligned.  */</i></td></tr>
<tr><th id="523">523</th><td>	subq	%rcx, %rsi</td></tr>
<tr><th id="524">524</th><td>	<i>/* Finish aligning dst.  */</i></td></tr>
<tr><th id="525">525</th><td>	incq	%rdi</td></tr>
<tr><th id="526">526</th><td>	<i>/* Restore src adjusted with new value for aligned dst.  */</i></td></tr>
<tr><th id="527">527</th><td>	addq	%rdi, %rsi</td></tr>
<tr><th id="528">528</th><td>	<i>/* Store end of buffer minus tail in rdx.  */</i></td></tr>
<tr><th id="529">529</th><td>	leaq	(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * -<var>4</var>)(%rcx, %rdx), %rdx</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>	<i>/* Dont use multi-byte nop to align.  */</i></td></tr>
<tr><th id="532">532</th><td>	.p2align <var>4</var>,, <var>11</var></td></tr>
<tr><th id="533">533</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lloop_4x_vec_forward" data-ref="_M/L">L</a>(loop_4x_vec_forward):</td></tr>
<tr><th id="534">534</th><td>	<i>/* Copy 4 * VEC a time forward.  */</i></td></tr>
<tr><th id="535">535</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>)</td></tr>
<tr><th id="536">536</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm2" data-ref="_M/VEC">VEC</a>(<var>2</var>)</td></tr>
<tr><th id="537">537</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm3" data-ref="_M/VEC">VEC</a>(<var>3</var>)</td></tr>
<tr><th id="538">538</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm4" data-ref="_M/VEC">VEC</a>(<var>4</var>)</td></tr>
<tr><th id="539">539</th><td>	subq	$-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>), %rsi</td></tr>
<tr><th id="540">540</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#6" title="vmovdqa" data-ref="_M/VMOVA">VMOVA</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>), (%rdi)</td></tr>
<tr><th id="541">541</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#6" title="vmovdqa" data-ref="_M/VMOVA">VMOVA</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm2" data-ref="_M/VEC">VEC</a>(<var>2</var>), <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rdi)</td></tr>
<tr><th id="542">542</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#6" title="vmovdqa" data-ref="_M/VMOVA">VMOVA</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm3" data-ref="_M/VEC">VEC</a>(<var>3</var>), (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rdi)</td></tr>
<tr><th id="543">543</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#6" title="vmovdqa" data-ref="_M/VMOVA">VMOVA</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm4" data-ref="_M/VEC">VEC</a>(<var>4</var>), (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rdi)</td></tr>
<tr><th id="544">544</th><td>	subq	$-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>), %rdi</td></tr>
<tr><th id="545">545</th><td>	cmpq	%rdi, %rdx</td></tr>
<tr><th id="546">546</th><td>	ja	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lloop_4x_vec_forward" data-ref="_M/L">L</a>(loop_4x_vec_forward)</td></tr>
<tr><th id="547">547</th><td>	<i>/* Store the last 4 * VEC.  */</i></td></tr>
<tr><th id="548">548</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm5" data-ref="_M/VEC">VEC</a>(<var>5</var>), (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rdx)</td></tr>
<tr><th id="549">549</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm6" data-ref="_M/VEC">VEC</a>(<var>6</var>), (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rdx)</td></tr>
<tr><th id="550">550</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm7" data-ref="_M/VEC">VEC</a>(<var>7</var>), <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rdx)</td></tr>
<tr><th id="551">551</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm8" data-ref="_M/VEC">VEC</a>(<var>8</var>), (%rdx)</td></tr>
<tr><th id="552">552</th><td>	<i>/* Store the first VEC.  */</i></td></tr>
<tr><th id="553">553</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>), (%rcx)</td></tr>
<tr><th id="554">554</th><td>	<i>/* Keep L(nop_backward) target close to jmp for 2-byte encoding.</i></td></tr>
<tr><th id="555">555</th><td><i>	 */</i></td></tr>
<tr><th id="556">556</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lnop_backward" data-ref="_M/L">L</a>(nop_backward):</td></tr>
<tr><th id="557">557</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#11" title="jmp .Lreturn" data-ref="_M/VZEROUPPER_RETURN">VZEROUPPER_RETURN</a></td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>	.p2align <var>4</var>,, <var>8</var></td></tr>
<tr><th id="560">560</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmore_8x_vec_backward_check_nop" data-ref="_M/L">L</a>(more_8x_vec_backward_check_nop):</td></tr>
<tr><th id="561">561</th><td>	<i>/* rcx contains dst - src. Test for dst == src to skip all of</i></td></tr>
<tr><th id="562">562</th><td><i>	   memmove.  */</i></td></tr>
<tr><th id="563">563</th><td>	testq	%rcx, %rcx</td></tr>
<tr><th id="564">564</th><td>	jz	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lnop_backward" data-ref="_M/L">L</a>(nop_backward)</td></tr>
<tr><th id="565">565</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmore_8x_vec_backward" data-ref="_M/L">L</a>(more_8x_vec_backward):</td></tr>
<tr><th id="566">566</th><td>	<i>/* Load the first 4 * VEC and last VEC to support overlapping</i></td></tr>
<tr><th id="567">567</th><td><i>	   addresses.  */</i></td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>	<i>/* First vec was also loaded into VEC(0).  */</i></td></tr>
<tr><th id="570">570</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm5" data-ref="_M/VEC">VEC</a>(<var>5</var>)</td></tr>
<tr><th id="571">571</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm6" data-ref="_M/VEC">VEC</a>(<var>6</var>)</td></tr>
<tr><th id="572">572</th><td>	<i>/* Begining of region for 4x backward copy stored in rcx.  */</i></td></tr>
<tr><th id="573">573</th><td>	leaq	(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * -<var>4</var> + -<var>1</var>)(%rdi, %rdx), %rcx</td></tr>
<tr><th id="574">574</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm7" data-ref="_M/VEC">VEC</a>(<var>7</var>)</td></tr>
<tr><th id="575">575</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rsi, %rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm8" data-ref="_M/VEC">VEC</a>(<var>8</var>)</td></tr>
<tr><th id="576">576</th><td>	<i>/* Subtract dst from src. Add back after dst aligned.  */</i></td></tr>
<tr><th id="577">577</th><td>	subq	%rdi, %rsi</td></tr>
<tr><th id="578">578</th><td>	<i>/* Align dst.  */</i></td></tr>
<tr><th id="579">579</th><td>	andq	$-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>), %rcx</td></tr>
<tr><th id="580">580</th><td>	<i>/* Restore src.  */</i></td></tr>
<tr><th id="581">581</th><td>	addq	%rcx, %rsi</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>	<i>/* Don't use multi-byte nop to align.  */</i></td></tr>
<tr><th id="584">584</th><td>	.p2align <var>4</var>,, <var>11</var></td></tr>
<tr><th id="585">585</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lloop_4x_vec_backward" data-ref="_M/L">L</a>(loop_4x_vec_backward):</td></tr>
<tr><th id="586">586</th><td>	<i>/* Copy 4 * VEC a time backward.  */</i></td></tr>
<tr><th id="587">587</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>)</td></tr>
<tr><th id="588">588</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm2" data-ref="_M/VEC">VEC</a>(<var>2</var>)</td></tr>
<tr><th id="589">589</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>1</var>)(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm3" data-ref="_M/VEC">VEC</a>(<var>3</var>)</td></tr>
<tr><th id="590">590</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>0</var>)(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm4" data-ref="_M/VEC">VEC</a>(<var>4</var>)</td></tr>
<tr><th id="591">591</th><td>	addq	$(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * -<var>4</var>), %rsi</td></tr>
<tr><th id="592">592</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#6" title="vmovdqa" data-ref="_M/VMOVA">VMOVA</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>), (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rcx)</td></tr>
<tr><th id="593">593</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#6" title="vmovdqa" data-ref="_M/VMOVA">VMOVA</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm2" data-ref="_M/VEC">VEC</a>(<var>2</var>), (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rcx)</td></tr>
<tr><th id="594">594</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#6" title="vmovdqa" data-ref="_M/VMOVA">VMOVA</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm3" data-ref="_M/VEC">VEC</a>(<var>3</var>), (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>1</var>)(%rcx)</td></tr>
<tr><th id="595">595</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#6" title="vmovdqa" data-ref="_M/VMOVA">VMOVA</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm4" data-ref="_M/VEC">VEC</a>(<var>4</var>), (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>0</var>)(%rcx)</td></tr>
<tr><th id="596">596</th><td>	addq	$(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * -<var>4</var>), %rcx</td></tr>
<tr><th id="597">597</th><td>	cmpq	%rcx, %rdi</td></tr>
<tr><th id="598">598</th><td>	jb	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lloop_4x_vec_backward" data-ref="_M/L">L</a>(loop_4x_vec_backward)</td></tr>
<tr><th id="599">599</th><td>	<i>/* Store the first 4 * VEC.  */</i></td></tr>
<tr><th id="600">600</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>), (%rdi)</td></tr>
<tr><th id="601">601</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm5" data-ref="_M/VEC">VEC</a>(<var>5</var>), <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rdi)</td></tr>
<tr><th id="602">602</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm6" data-ref="_M/VEC">VEC</a>(<var>6</var>), (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rdi)</td></tr>
<tr><th id="603">603</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm7" data-ref="_M/VEC">VEC</a>(<var>7</var>), (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rdi)</td></tr>
<tr><th id="604">604</th><td>	<i>/* Store the last VEC.  */</i></td></tr>
<tr><th id="605">605</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm8" data-ref="_M/VEC">VEC</a>(<var>8</var>), -<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rdx, %rdi)</td></tr>
<tr><th id="606">606</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#11" title="jmp .Lreturn" data-ref="_M/VZEROUPPER_RETURN">VZEROUPPER_RETURN</a></td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td><u>#<span data-ppcond="608">if</span> defined <a class="macro" href="../../../build/config.h.html#173" data-ref="_M/USE_MULTIARCH">USE_MULTIARCH</a> &amp;&amp; <a class="macro" href="../../../include/libc-symbols.h.html#35" title="(20 == 20)" data-ref="_M/IS_IN">IS_IN</a> (libc)</u></td></tr>
<tr><th id="609">609</th><td>	<i>/* L(skip_short_movsb_check) is only used with ERMS. Not for</i></td></tr>
<tr><th id="610">610</th><td><i>	   FSRM.  */</i></td></tr>
<tr><th id="611">611</th><td>	.p2align <var>5</var>,, <var>16</var></td></tr>
<tr><th id="612">612</th><td><u># <span data-ppcond="612">if</span> <a class="macro" href="#81" title="(32 &gt; 16)" data-ref="_M/ALIGN_MOVSB">ALIGN_MOVSB</a></u></td></tr>
<tr><th id="613">613</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lskip_short_movsb_check" data-ref="_M/L">L</a>(skip_short_movsb_check):</td></tr>
<tr><th id="614">614</th><td><u>#  <span data-ppcond="614">if</span> <a class="macro" href="#83" title="64" data-ref="_M/MOVSB_ALIGN_TO">MOVSB_ALIGN_TO</a> &gt; <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a></u></td></tr>
<tr><th id="615">615</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>)</td></tr>
<tr><th id="616">616</th><td><u>#  <span data-ppcond="614">endif</span></u></td></tr>
<tr><th id="617">617</th><td><u>#  <span data-ppcond="617">if</span> <a class="macro" href="#83" title="64" data-ref="_M/MOVSB_ALIGN_TO">MOVSB_ALIGN_TO</a> &gt; (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * 2)</u></td></tr>
<tr><th id="618">618</th><td><u>#   error Unsupported MOVSB_ALIGN_TO</u></td></tr>
<tr><th id="619">619</th><td><u>#  <span data-ppcond="617">endif</span></u></td></tr>
<tr><th id="620">620</th><td>	<i>/* If CPU does not have FSRM two options for aligning. Align src</i></td></tr>
<tr><th id="621">621</th><td><i>	   if dst and src 4k alias. Otherwise align dst.  */</i></td></tr>
<tr><th id="622">622</th><td>	testl	$(<a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> - <var>512</var>), %ecx</td></tr>
<tr><th id="623">623</th><td>	jnz	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmovsb_align_dst" data-ref="_M/L">L</a>(movsb_align_dst)</td></tr>
<tr><th id="624">624</th><td>	<i>/* Fall through. dst and src 4k alias. It's better to align src</i></td></tr>
<tr><th id="625">625</th><td><i>	   here because the bottleneck will be loads dues to the false</i></td></tr>
<tr><th id="626">626</th><td><i>	   dependency on dst.  */</i></td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>	<i>/* rcx already has dst - src.  */</i></td></tr>
<tr><th id="629">629</th><td>	movq	%rcx, %r9</td></tr>
<tr><th id="630">630</th><td>	<i>/* Add src to len. Subtract back after src aligned. -1 because</i></td></tr>
<tr><th id="631">631</th><td><i>	   src is initially aligned to MOVSB_ALIGN_TO - 1.  */</i></td></tr>
<tr><th id="632">632</th><td>	leaq	-<var>1</var>(%rsi, %rdx), %rcx</td></tr>
<tr><th id="633">633</th><td>	<i>/* Inclusively align src to MOVSB_ALIGN_TO - 1.  */</i></td></tr>
<tr><th id="634">634</th><td>	orq	$(<a class="macro" href="#83" title="64" data-ref="_M/MOVSB_ALIGN_TO">MOVSB_ALIGN_TO</a> - <var>1</var>), %rsi</td></tr>
<tr><th id="635">635</th><td>	<i>/* Restore dst and len adjusted with new values for aligned dst.</i></td></tr>
<tr><th id="636">636</th><td><i>	 */</i></td></tr>
<tr><th id="637">637</th><td>	leaq	<var>1</var>(%rsi, %r9), %rdi</td></tr>
<tr><th id="638">638</th><td>	subq	%rsi, %rcx</td></tr>
<tr><th id="639">639</th><td>	<i>/* Finish aligning src.  */</i></td></tr>
<tr><th id="640">640</th><td>	incq	%rsi</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>	rep	movsb</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>), (%r8)</td></tr>
<tr><th id="645">645</th><td><u>#  <span data-ppcond="645">if</span> <a class="macro" href="#83" title="64" data-ref="_M/MOVSB_ALIGN_TO">MOVSB_ALIGN_TO</a> &gt; <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a></u></td></tr>
<tr><th id="646">646</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>), <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%r8)</td></tr>
<tr><th id="647">647</th><td><u>#  <span data-ppcond="645">endif</span></u></td></tr>
<tr><th id="648">648</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#11" title="jmp .Lreturn" data-ref="_M/VZEROUPPER_RETURN">VZEROUPPER_RETURN</a></td></tr>
<tr><th id="649">649</th><td><u># <span data-ppcond="612">endif</span></u></td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>	.p2align <var>4</var>,, <var>12</var></td></tr>
<tr><th id="652">652</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmovsb" data-ref="_M/L">L</a>(movsb):</td></tr>
<tr><th id="653">653</th><td>	movq	%rdi, %rcx</td></tr>
<tr><th id="654">654</th><td>	subq	%rsi, %rcx</td></tr>
<tr><th id="655">655</th><td>	<i>/* Go to backwards temporal copy if overlap no matter what as</i></td></tr>
<tr><th id="656">656</th><td><i>	   backward REP MOVSB is slow and we don't want to use NT stores if</i></td></tr>
<tr><th id="657">657</th><td><i>	   there is overlap.  */</i></td></tr>
<tr><th id="658">658</th><td>	cmpq	%rdx, %rcx</td></tr>
<tr><th id="659">659</th><td>	<i>/* L(more_8x_vec_backward_check_nop) checks for src == dst.  */</i></td></tr>
<tr><th id="660">660</th><td>	jb	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmore_8x_vec_backward_check_nop" data-ref="_M/L">L</a>(more_8x_vec_backward_check_nop)</td></tr>
<tr><th id="661">661</th><td><u># <span data-ppcond="661">if</span> <a class="macro" href="#81" title="(32 &gt; 16)" data-ref="_M/ALIGN_MOVSB">ALIGN_MOVSB</a></u></td></tr>
<tr><th id="662">662</th><td>	<i>/* Save dest for storing aligning VECs later.  */</i></td></tr>
<tr><th id="663">663</th><td>	movq	%rdi, %r8</td></tr>
<tr><th id="664">664</th><td><u># <span data-ppcond="661">endif</span></u></td></tr>
<tr><th id="665">665</th><td>	<i>/* If above __x86_rep_movsb_stop_threshold most likely is</i></td></tr>
<tr><th id="666">666</th><td><i>	   candidate for NT moves aswell.  */</i></td></tr>
<tr><th id="667">667</th><td>	cmp	__x86_rep_movsb_stop_threshold(%rip), %<a class="macro" href="../sysdep.h.html#86" title="rdx" data-ref="_M/RDX_LP">RDX_LP</a></td></tr>
<tr><th id="668">668</th><td>	jae	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Llarge_memcpy_2x_check" data-ref="_M/L">L</a>(large_memcpy_2x_check)</td></tr>
<tr><th id="669">669</th><td><u># <span data-ppcond="669">if</span> <a class="macro" href="#128" title="(32 &gt; 16)" data-ref="_M/AVOID_SHORT_DISTANCE_REP_MOVSB">AVOID_SHORT_DISTANCE_REP_MOVSB</a> || <a class="macro" href="#81" title="(32 &gt; 16)" data-ref="_M/ALIGN_MOVSB">ALIGN_MOVSB</a></u></td></tr>
<tr><th id="670">670</th><td>	<i>/* Only avoid short movsb if CPU has FSRM.  */</i></td></tr>
<tr><th id="671">671</th><td>	testl	$<a class="macro" href="../../x86/sysdep.h.html#63" title="(1 &lt;&lt; 0)" data-ref="_M/X86_STRING_CONTROL_AVOID_SHORT_DISTANCE_REP_MOVSB">X86_STRING_CONTROL_AVOID_SHORT_DISTANCE_REP_MOVSB</a>, __x86_string_control(%rip)</td></tr>
<tr><th id="672">672</th><td>	jz	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lskip_short_movsb_check" data-ref="_M/L">L</a>(skip_short_movsb_check)</td></tr>
<tr><th id="673">673</th><td><u>#  <span data-ppcond="673">if</span> <a class="macro" href="#128" title="(32 &gt; 16)" data-ref="_M/AVOID_SHORT_DISTANCE_REP_MOVSB">AVOID_SHORT_DISTANCE_REP_MOVSB</a></u></td></tr>
<tr><th id="674">674</th><td>	<i>/* Avoid "rep movsb" if RCX, the distance between source and</i></td></tr>
<tr><th id="675">675</th><td><i>	   destination, is N*4GB + [1..63] with N &gt;= 0.  */</i></td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td>	<i>/* ecx contains dst - src. Early check for backward copy</i></td></tr>
<tr><th id="678">678</th><td><i>	   conditions means only case of slow movsb with src = dst + [0,</i></td></tr>
<tr><th id="679">679</th><td><i>	   63] is ecx in [-63, 0]. Use unsigned comparison with -64 check</i></td></tr>
<tr><th id="680">680</th><td><i>	   for that case.  */</i></td></tr>
<tr><th id="681">681</th><td>	cmpl	$-<var>64</var>, %ecx</td></tr>
<tr><th id="682">682</th><td>	ja	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmore_8x_vec_forward" data-ref="_M/L">L</a>(more_8x_vec_forward)</td></tr>
<tr><th id="683">683</th><td><u>#  <span data-ppcond="673">endif</span></u></td></tr>
<tr><th id="684">684</th><td><u># <span data-ppcond="669">endif</span></u></td></tr>
<tr><th id="685">685</th><td><u># <span data-ppcond="685">if</span> <a class="macro" href="#81" title="(32 &gt; 16)" data-ref="_M/ALIGN_MOVSB">ALIGN_MOVSB</a></u></td></tr>
<tr><th id="686">686</th><td><u>#  <span data-ppcond="686">if</span> <a class="macro" href="#83" title="64" data-ref="_M/MOVSB_ALIGN_TO">MOVSB_ALIGN_TO</a> &gt; <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a></u></td></tr>
<tr><th id="687">687</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>)</td></tr>
<tr><th id="688">688</th><td><u>#  <span data-ppcond="686">endif</span></u></td></tr>
<tr><th id="689">689</th><td><u>#  <span data-ppcond="689">if</span> <a class="macro" href="#83" title="64" data-ref="_M/MOVSB_ALIGN_TO">MOVSB_ALIGN_TO</a> &gt; (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * 2)</u></td></tr>
<tr><th id="690">690</th><td><u>#   error Unsupported MOVSB_ALIGN_TO</u></td></tr>
<tr><th id="691">691</th><td><u>#  <span data-ppcond="689">endif</span></u></td></tr>
<tr><th id="692">692</th><td>	<i>/* Fall through means cpu has FSRM. In that case exclusively</i></td></tr>
<tr><th id="693">693</th><td><i>	   align destination.  */</i></td></tr>
<tr><th id="694">694</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmovsb_align_dst" data-ref="_M/L">L</a>(movsb_align_dst):</td></tr>
<tr><th id="695">695</th><td>	<i>/* Subtract dst from src. Add back after dst aligned.  */</i></td></tr>
<tr><th id="696">696</th><td>	subq	%rdi, %rsi</td></tr>
<tr><th id="697">697</th><td>	<i>/* Exclusively align dst to MOVSB_ALIGN_TO (64).  */</i></td></tr>
<tr><th id="698">698</th><td>	addq	$(<a class="macro" href="#83" title="64" data-ref="_M/MOVSB_ALIGN_TO">MOVSB_ALIGN_TO</a> - <var>1</var>), %rdi</td></tr>
<tr><th id="699">699</th><td>	<i>/* Add dst to len. Subtract back after dst aligned.  */</i></td></tr>
<tr><th id="700">700</th><td>	leaq	(%r8, %rdx), %rcx</td></tr>
<tr><th id="701">701</th><td>	<i>/* Finish aligning dst.  */</i></td></tr>
<tr><th id="702">702</th><td>	andq	$-(<a class="macro" href="#83" title="64" data-ref="_M/MOVSB_ALIGN_TO">MOVSB_ALIGN_TO</a>), %rdi</td></tr>
<tr><th id="703">703</th><td>	<i>/* Restore src and len adjusted with new values for aligned dst.</i></td></tr>
<tr><th id="704">704</th><td><i>	 */</i></td></tr>
<tr><th id="705">705</th><td>	addq	%rdi, %rsi</td></tr>
<tr><th id="706">706</th><td>	subq	%rdi, %rcx</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>	rep	movsb</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>	<i>/* Store VECs loaded for aligning.  */</i></td></tr>
<tr><th id="711">711</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>), (%r8)</td></tr>
<tr><th id="712">712</th><td><u>#  <span data-ppcond="712">if</span> <a class="macro" href="#83" title="64" data-ref="_M/MOVSB_ALIGN_TO">MOVSB_ALIGN_TO</a> &gt; <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a></u></td></tr>
<tr><th id="713">713</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>), <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%r8)</td></tr>
<tr><th id="714">714</th><td><u>#  <span data-ppcond="712">endif</span></u></td></tr>
<tr><th id="715">715</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#11" title="jmp .Lreturn" data-ref="_M/VZEROUPPER_RETURN">VZEROUPPER_RETURN</a></td></tr>
<tr><th id="716">716</th><td><u># <span data-ppcond="685">else</span>	/* !ALIGN_MOVSB.  */</u></td></tr>
<tr><th id="717">717</th><td>L(skip_short_movsb_check):</td></tr>
<tr><th id="718">718</th><td>	mov	%RDX_LP, %RCX_LP</td></tr>
<tr><th id="719">719</th><td>	rep	movsb</td></tr>
<tr><th id="720">720</th><td>	ret</td></tr>
<tr><th id="721">721</th><td><u># <span data-ppcond="685">endif</span></u></td></tr>
<tr><th id="722">722</th><td><u>#<span data-ppcond="608">endif</span></u></td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td>	.p2align <var>4</var>,, <var>10</var></td></tr>
<tr><th id="725">725</th><td><u>#<span data-ppcond="725">if</span> (defined <a class="macro" href="../../../build/config.h.html#173" data-ref="_M/USE_MULTIARCH">USE_MULTIARCH</a> || <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> == 16) &amp;&amp; <a class="macro" href="../../../include/libc-symbols.h.html#35" title="(20 == 20)" data-ref="_M/IS_IN">IS_IN</a> (libc)</u></td></tr>
<tr><th id="726">726</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Llarge_memcpy_2x_check" data-ref="_M/L">L</a>(large_memcpy_2x_check):</td></tr>
<tr><th id="727">727</th><td>	cmp	__x86_rep_movsb_threshold(%rip), %<a class="macro" href="../sysdep.h.html#86" title="rdx" data-ref="_M/RDX_LP">RDX_LP</a></td></tr>
<tr><th id="728">728</th><td>	jb	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmore_8x_vec_check" data-ref="_M/L">L</a>(more_8x_vec_check)</td></tr>
<tr><th id="729">729</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Llarge_memcpy_2x" data-ref="_M/L">L</a>(large_memcpy_2x):</td></tr>
<tr><th id="730">730</th><td>	<i>/* To reach this point it is impossible for dst &gt; src and</i></td></tr>
<tr><th id="731">731</th><td><i>	   overlap. Remaining to check is src &gt; dst and overlap. rcx</i></td></tr>
<tr><th id="732">732</th><td><i>	   already contains dst - src. Negate rcx to get src - dst. If</i></td></tr>
<tr><th id="733">733</th><td><i>	   length &gt; rcx then there is overlap and forward copy is best.  */</i></td></tr>
<tr><th id="734">734</th><td>	negq	%rcx</td></tr>
<tr><th id="735">735</th><td>	cmpq	%rcx, %rdx</td></tr>
<tr><th id="736">736</th><td>	ja	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmore_8x_vec_forward" data-ref="_M/L">L</a>(more_8x_vec_forward)</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>	<i>/* Cache align destination. First store the first 64 bytes then</i></td></tr>
<tr><th id="739">739</th><td><i>	   adjust alignments.  */</i></td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>	<i>/* First vec was also loaded into VEC(0).  */</i></td></tr>
<tr><th id="742">742</th><td><u># <span data-ppcond="742">if</span> <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> &lt; 64</u></td></tr>
<tr><th id="743">743</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>)</td></tr>
<tr><th id="744">744</th><td><u>#  <span data-ppcond="744">if</span> <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> &lt; 32</u></td></tr>
<tr><th id="745">745</th><td>	VMOVU	(VEC_SIZE * <var>2</var>)(%rsi), %VEC(<var>2</var>)</td></tr>
<tr><th id="746">746</th><td>	VMOVU	(VEC_SIZE * <var>3</var>)(%rsi), %VEC(<var>3</var>)</td></tr>
<tr><th id="747">747</th><td><u>#  <span data-ppcond="744">endif</span></u></td></tr>
<tr><th id="748">748</th><td><u># <span data-ppcond="742">endif</span></u></td></tr>
<tr><th id="749">749</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>), (%rdi)</td></tr>
<tr><th id="750">750</th><td><u># <span data-ppcond="750">if</span> <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> &lt; 64</u></td></tr>
<tr><th id="751">751</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>), <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rdi)</td></tr>
<tr><th id="752">752</th><td><u>#  <span data-ppcond="752">if</span> <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> &lt; 32</u></td></tr>
<tr><th id="753">753</th><td>	VMOVU	%VEC(<var>2</var>), (VEC_SIZE * <var>2</var>)(%rdi)</td></tr>
<tr><th id="754">754</th><td>	VMOVU	%VEC(<var>3</var>), (VEC_SIZE * <var>3</var>)(%rdi)</td></tr>
<tr><th id="755">755</th><td><u>#  <span data-ppcond="752">endif</span></u></td></tr>
<tr><th id="756">756</th><td><u># <span data-ppcond="750">endif</span></u></td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td>	<i>/* Adjust source, destination, and size.  */</i></td></tr>
<tr><th id="759">759</th><td>	movq	%rdi, %r8</td></tr>
<tr><th id="760">760</th><td>	andq	$<var>63</var>, %r8</td></tr>
<tr><th id="761">761</th><td>	<i>/* Get the negative of offset for alignment.  */</i></td></tr>
<tr><th id="762">762</th><td>	subq	$<var>64</var>, %r8</td></tr>
<tr><th id="763">763</th><td>	<i>/* Adjust source.  */</i></td></tr>
<tr><th id="764">764</th><td>	subq	%r8, %rsi</td></tr>
<tr><th id="765">765</th><td>	<i>/* Adjust destination which should be aligned now.  */</i></td></tr>
<tr><th id="766">766</th><td>	subq	%r8, %rdi</td></tr>
<tr><th id="767">767</th><td>	<i>/* Adjust length.  */</i></td></tr>
<tr><th id="768">768</th><td>	addq	%r8, %rdx</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>	<i>/* Test if source and destination addresses will alias. If they</i></td></tr>
<tr><th id="771">771</th><td><i>	   do the larger pipeline in large_memcpy_4x alleviated the</i></td></tr>
<tr><th id="772">772</th><td><i>	   performance drop.  */</i></td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td>	<i>/* ecx contains -(dst - src). not ecx will return dst - src - 1</i></td></tr>
<tr><th id="775">775</th><td><i>	   which works for testing aliasing.  */</i></td></tr>
<tr><th id="776">776</th><td>	notl	%ecx</td></tr>
<tr><th id="777">777</th><td>	testl	$(<a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> - <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>8</var>), %ecx</td></tr>
<tr><th id="778">778</th><td>	jz	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Llarge_memcpy_4x" data-ref="_M/L">L</a>(large_memcpy_4x)</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td>	movq	%rdx, %r10</td></tr>
<tr><th id="781">781</th><td>	shrq	$<a class="macro" href="#123" title="4" data-ref="_M/LOG_4X_MEMCPY_THRESH">LOG_4X_MEMCPY_THRESH</a>, %r10</td></tr>
<tr><th id="782">782</th><td>	cmp	__x86_shared_non_temporal_threshold(%rip), %r10</td></tr>
<tr><th id="783">783</th><td>	jae	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Llarge_memcpy_4x" data-ref="_M/L">L</a>(large_memcpy_4x)</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td>	<i>/* edx will store remainder size for copying tail.  */</i></td></tr>
<tr><th id="786">786</th><td>	andl	$(<a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> * <var>2</var> - <var>1</var>), %edx</td></tr>
<tr><th id="787">787</th><td>	<i>/* r10 stores outer loop counter.  */</i></td></tr>
<tr><th id="788">788</th><td>	shrq	$((<a class="macro" href="#107" title="12" data-ref="_M/LOG_PAGE_SIZE">LOG_PAGE_SIZE</a> + <var>1</var>) - <a class="macro" href="#123" title="4" data-ref="_M/LOG_4X_MEMCPY_THRESH">LOG_4X_MEMCPY_THRESH</a>), %r10</td></tr>
<tr><th id="789">789</th><td>	<i>/* Copy 4x VEC at a time from 2 pages.  */</i></td></tr>
<tr><th id="790">790</th><td>	.p2align <var>4</var></td></tr>
<tr><th id="791">791</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lloop_large_memcpy_2x_outer" data-ref="_M/L">L</a>(loop_large_memcpy_2x_outer):</td></tr>
<tr><th id="792">792</th><td>	<i>/* ecx stores inner loop counter.  */</i></td></tr>
<tr><th id="793">793</th><td>	movl	$(<a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> / <a class="macro" href="#118" title="(32 * 4)" data-ref="_M/LARGE_LOAD_SIZE">LARGE_LOAD_SIZE</a>), %ecx</td></tr>
<tr><th id="794">794</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lloop_large_memcpy_2x_inner" data-ref="_M/L">L</a>(loop_large_memcpy_2x_inner):</td></tr>
<tr><th id="795">795</th><td>	<a class="macro" href="#149" title="prefetcht0 ((32 * 4))(%rsi); prefetcht0 ((32 * 4) + 1 * 64)(%rsi)" data-ref="_M/PREFETCH_ONE_SET">PREFETCH_ONE_SET</a>(<var>1</var>, (<span class='error' title="expected parameter declarator"><span class='error' title="expected &apos;)&apos;">%</span></span>rsi), <a class="macro" href="#142" title="(32 * 4)" data-ref="_M/PREFETCHED_LOAD_SIZE">PREFETCHED_LOAD_SIZE</a>)</td></tr>
<tr><th id="796">796</th><td>	<a class="macro" href="#149" title="prefetcht0 ((32 * 4) * 2)(%rsi); prefetcht0 ((32 * 4) * 2 + 1 * 64)(%rsi)" data-ref="_M/PREFETCH_ONE_SET">PREFETCH_ONE_SET</a>(<var>1</var>, (<span class='error' title="expected parameter declarator"><span class='error' title="expected &apos;)&apos;">%</span></span>rsi), <a class="macro" href="#142" title="(32 * 4)" data-ref="_M/PREFETCHED_LOAD_SIZE">PREFETCHED_LOAD_SIZE</a> <span class='error' title="expected &apos;)&apos;">*</span> <var>2</var>)</td></tr>
<tr><th id="797">797</th><td>	<a class="macro" href="#149" title="prefetcht0 (4096 + (32 * 4))(%rsi); prefetcht0 (4096 + (32 * 4) + 1 * 64)(%rsi)" data-ref="_M/PREFETCH_ONE_SET">PREFETCH_ONE_SET</a>(<var>1</var>, (<span class='error' title="expected parameter declarator"><span class='error' title="expected &apos;)&apos;">%</span></span>rsi), <a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> + <a class="macro" href="#142" title="(32 * 4)" data-ref="_M/PREFETCHED_LOAD_SIZE">PREFETCHED_LOAD_SIZE</a>)</td></tr>
<tr><th id="798">798</th><td>	<a class="macro" href="#149" title="prefetcht0 (4096 + (32 * 4) * 2)(%rsi); prefetcht0 (4096 + (32 * 4) * 2 + 1 * 64)(%rsi)" data-ref="_M/PREFETCH_ONE_SET">PREFETCH_ONE_SET</a>(<var>1</var>, (<span class='error' title="expected parameter declarator"><span class='error' title="expected &apos;)&apos;">%</span></span>rsi), <a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> + <a class="macro" href="#142" title="(32 * 4)" data-ref="_M/PREFETCHED_LOAD_SIZE">PREFETCHED_LOAD_SIZE</a> * <var>2</var>)</td></tr>
<tr><th id="799">799</th><td>	<i>/* Load vectors from rsi.  */</i></td></tr>
<tr><th id="800">800</th><td>	<a class="macro" href="#173" title="vmovdqu (0)(%rsi), %ymm0; vmovdqu ((0) + 32)(%rsi), %ymm1; vmovdqu ((0) + 32 * 2)(%rsi), %ymm2; vmovdqu ((0) + 32 * 3)(%rsi), %ymm3;" data-ref="_M/LOAD_ONE_SET">LOAD_ONE_SET</a>((<span class='error' title="expected parameter declarator"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;">%</span></span></span></span>rsi), <span class='error' title="expected &apos;)&apos;"><span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><var>0</var></span></span></span></span>, %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>), <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>), <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm2" data-ref="_M/VEC">VEC</a>(<var>2</var>), <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm3" data-ref="_M/VEC">VEC</a>(<var>3</var>))</td></tr>
<tr><th id="801">801</th><td>	<a class="macro" href="#173" title="vmovdqu (4096)(%rsi), %ymm4; vmovdqu ((4096) + 32)(%rsi), %ymm5; vmovdqu ((4096) + 32 * 2)(%rsi), %ymm6; vmovdqu ((4096) + 32 * 3)(%rsi), %ymm7;" data-ref="_M/LOAD_ONE_SET">LOAD_ONE_SET</a>((<span class='error' title="expected parameter declarator"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;">%</span></span></span></span></span>rsi), <a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a>, <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm4" data-ref="_M/VEC">VEC</a>(<var>4</var>), <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm5" data-ref="_M/VEC">VEC</a>(<var>5</var>), <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm6" data-ref="_M/VEC">VEC</a>(<var>6</var>), <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm7" data-ref="_M/VEC">VEC</a>(<var>7</var>))</td></tr>
<tr><th id="802">802</th><td>	<span class='error' title="unknown type name &apos;subq&apos;">subq</span>	<span class='error' title="expected identifier or &apos;(&apos;">$</span>-<a class="macro" href="#118" title="(32 * 4)" data-ref="_M/LARGE_LOAD_SIZE">LARGE_LOAD_SIZE</a>, %rsi</td></tr>
<tr><th id="803">803</th><td>	<i>/* Non-temporal store vectors to rdi.  */</i></td></tr>
<tr><th id="804">804</th><td>	<a class="macro" href="#178" title="vmovntdq %ymm0, (0)(%rdi); vmovntdq %ymm1, ((0) + 32)(%rdi); vmovntdq %ymm2, ((0) + 32 * 2)(%rdi); vmovntdq %ymm3, ((0) + 32 * 3)(%rdi);" data-ref="_M/STORE_ONE_SET">STORE_ONE_SET</a>((%rdi), <var>0</var>, %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>), <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>), <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm2" data-ref="_M/VEC">VEC</a>(<var>2</var>), <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm3" data-ref="_M/VEC">VEC</a>(<var>3</var>))</td></tr>
<tr><th id="805">805</th><td>	<a class="macro" href="#178" title="vmovntdq %ymm4, (4096)(%rdi); vmovntdq %ymm5, ((4096) + 32)(%rdi); vmovntdq %ymm6, ((4096) + 32 * 2)(%rdi); vmovntdq %ymm7, ((4096) + 32 * 3)(%rdi);" data-ref="_M/STORE_ONE_SET">STORE_ONE_SET</a>((%rdi), <a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a>, <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm4" data-ref="_M/VEC">VEC</a>(<var>4</var>), <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm5" data-ref="_M/VEC">VEC</a>(<var>5</var>), <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm6" data-ref="_M/VEC">VEC</a>(<var>6</var>), <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm7" data-ref="_M/VEC">VEC</a>(<var>7</var>))</td></tr>
<tr><th id="806">806</th><td>	<span class='error' title="unknown type name &apos;subq&apos;">subq</span>	<span class='error' title="expected identifier or &apos;(&apos;">$</span>-<a class="macro" href="#118" title="(32 * 4)" data-ref="_M/LARGE_LOAD_SIZE">LARGE_LOAD_SIZE</a>, %rdi</td></tr>
<tr><th id="807">807</th><td>	decl	%ecx</td></tr>
<tr><th id="808">808</th><td>	jnz	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lloop_large_memcpy_2x_inner" data-ref="_M/L">L</a>(loop_large_memcpy_2x_inner)</td></tr>
<tr><th id="809">809</th><td>	addq	$<a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a>, %rdi</td></tr>
<tr><th id="810">810</th><td>	addq	$<a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a>, %rsi</td></tr>
<tr><th id="811">811</th><td>	decq	%r10</td></tr>
<tr><th id="812">812</th><td>	jne	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lloop_large_memcpy_2x_outer" data-ref="_M/L">L</a>(loop_large_memcpy_2x_outer)</td></tr>
<tr><th id="813">813</th><td>	sfence</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>	<i>/* Check if only last 4 loads are needed.  */</i></td></tr>
<tr><th id="816">816</th><td>	cmpl	$(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>), %edx</td></tr>
<tr><th id="817">817</th><td>	jbe	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Llarge_memcpy_2x_end" data-ref="_M/L">L</a>(large_memcpy_2x_end)</td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td>	<i>/* Handle the last 2 * PAGE_SIZE bytes.  */</i></td></tr>
<tr><th id="820">820</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lloop_large_memcpy_2x_tail" data-ref="_M/L">L</a>(loop_large_memcpy_2x_tail):</td></tr>
<tr><th id="821">821</th><td>	<i>/* Copy 4 * VEC a time forward with non-temporal stores.  */</i></td></tr>
<tr><th id="822">822</th><td>	<a class="macro" href="#149" title="prefetcht0 ((32 * 4))(%rsi); prefetcht0 ((32 * 4) + 1 * 64)(%rsi)" data-ref="_M/PREFETCH_ONE_SET">PREFETCH_ONE_SET</a> (<var>1</var>, (<span class='error' title="expected parameter declarator"><span class='error' title="expected &apos;)&apos;">%</span></span>rsi), <a class="macro" href="#142" title="(32 * 4)" data-ref="_M/PREFETCHED_LOAD_SIZE">PREFETCHED_LOAD_SIZE</a>)</td></tr>
<tr><th id="823">823</th><td>	<a class="macro" href="#149" title="prefetcht0 ((32 * 4))(%rdi); prefetcht0 ((32 * 4) + 1 * 64)(%rdi)" data-ref="_M/PREFETCH_ONE_SET">PREFETCH_ONE_SET</a> (<var>1</var>, (<span class='error' title="expected parameter declarator"><span class='error' title="expected &apos;)&apos;">%</span></span>rdi), <a class="macro" href="#142" title="(32 * 4)" data-ref="_M/PREFETCHED_LOAD_SIZE">PREFETCHED_LOAD_SIZE</a>)</td></tr>
<tr><th id="824">824</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>)</td></tr>
<tr><th id="825">825</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>)</td></tr>
<tr><th id="826">826</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm2" data-ref="_M/VEC">VEC</a>(<var>2</var>)</td></tr>
<tr><th id="827">827</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm3" data-ref="_M/VEC">VEC</a>(<var>3</var>)</td></tr>
<tr><th id="828">828</th><td>	subq	$-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>), %rsi</td></tr>
<tr><th id="829">829</th><td>	addl	$-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>), %edx</td></tr>
<tr><th id="830">830</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#6" title="vmovdqa" data-ref="_M/VMOVA">VMOVA</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>), (%rdi)</td></tr>
<tr><th id="831">831</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#6" title="vmovdqa" data-ref="_M/VMOVA">VMOVA</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>), <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rdi)</td></tr>
<tr><th id="832">832</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#6" title="vmovdqa" data-ref="_M/VMOVA">VMOVA</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm2" data-ref="_M/VEC">VEC</a>(<var>2</var>), (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rdi)</td></tr>
<tr><th id="833">833</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#6" title="vmovdqa" data-ref="_M/VMOVA">VMOVA</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm3" data-ref="_M/VEC">VEC</a>(<var>3</var>), (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rdi)</td></tr>
<tr><th id="834">834</th><td>	subq	$-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>), %rdi</td></tr>
<tr><th id="835">835</th><td>	cmpl	$(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>), %edx</td></tr>
<tr><th id="836">836</th><td>	ja	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lloop_large_memcpy_2x_tail" data-ref="_M/L">L</a>(loop_large_memcpy_2x_tail)</td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Llarge_memcpy_2x_end" data-ref="_M/L">L</a>(large_memcpy_2x_end):</td></tr>
<tr><th id="839">839</th><td>	<i>/* Store the last 4 * VEC.  */</i></td></tr>
<tr><th id="840">840</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>)(%rsi, %rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>)</td></tr>
<tr><th id="841">841</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rsi, %rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>)</td></tr>
<tr><th id="842">842</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rsi, %rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm2" data-ref="_M/VEC">VEC</a>(<var>2</var>)</td></tr>
<tr><th id="843">843</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rsi, %rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm3" data-ref="_M/VEC">VEC</a>(<var>3</var>)</td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>), -(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>)(%rdi, %rdx)</td></tr>
<tr><th id="846">846</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>), -(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rdi, %rdx)</td></tr>
<tr><th id="847">847</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm2" data-ref="_M/VEC">VEC</a>(<var>2</var>), -(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rdi, %rdx)</td></tr>
<tr><th id="848">848</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm3" data-ref="_M/VEC">VEC</a>(<var>3</var>), -<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rdi, %rdx)</td></tr>
<tr><th id="849">849</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#11" title="jmp .Lreturn" data-ref="_M/VZEROUPPER_RETURN">VZEROUPPER_RETURN</a></td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>	.p2align <var>4</var></td></tr>
<tr><th id="852">852</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Llarge_memcpy_4x" data-ref="_M/L">L</a>(large_memcpy_4x):</td></tr>
<tr><th id="853">853</th><td>	movq	%rdx, %r10</td></tr>
<tr><th id="854">854</th><td>	<i>/* edx will store remainder size for copying tail.  */</i></td></tr>
<tr><th id="855">855</th><td>	andl	$(<a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> * <var>4</var> - <var>1</var>), %edx</td></tr>
<tr><th id="856">856</th><td>	<i>/* r10 stores outer loop counter.  */</i></td></tr>
<tr><th id="857">857</th><td>	shrq	$(<a class="macro" href="#107" title="12" data-ref="_M/LOG_PAGE_SIZE">LOG_PAGE_SIZE</a> + <var>2</var>), %r10</td></tr>
<tr><th id="858">858</th><td>	<i>/* Copy 4x VEC at a time from 4 pages.  */</i></td></tr>
<tr><th id="859">859</th><td>	.p2align <var>4</var></td></tr>
<tr><th id="860">860</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lloop_large_memcpy_4x_outer" data-ref="_M/L">L</a>(loop_large_memcpy_4x_outer):</td></tr>
<tr><th id="861">861</th><td>	<i>/* ecx stores inner loop counter.  */</i></td></tr>
<tr><th id="862">862</th><td>	movl	$(<a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> / <a class="macro" href="#118" title="(32 * 4)" data-ref="_M/LARGE_LOAD_SIZE">LARGE_LOAD_SIZE</a>), %ecx</td></tr>
<tr><th id="863">863</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lloop_large_memcpy_4x_inner" data-ref="_M/L">L</a>(loop_large_memcpy_4x_inner):</td></tr>
<tr><th id="864">864</th><td>	<i>/* Only one prefetch set per page as doing 4 pages give more</i></td></tr>
<tr><th id="865">865</th><td><i>	   time for prefetcher to keep up.  */</i></td></tr>
<tr><th id="866">866</th><td>	<a class="macro" href="#149" title="prefetcht0 ((32 * 4))(%rsi); prefetcht0 ((32 * 4) + 1 * 64)(%rsi)" data-ref="_M/PREFETCH_ONE_SET">PREFETCH_ONE_SET</a>(<var>1</var>, (<span class='error' title="expected parameter declarator"><span class='error' title="expected &apos;)&apos;">%</span></span>rsi), <a class="macro" href="#142" title="(32 * 4)" data-ref="_M/PREFETCHED_LOAD_SIZE">PREFETCHED_LOAD_SIZE</a>)</td></tr>
<tr><th id="867">867</th><td>	<a class="macro" href="#149" title="prefetcht0 (4096 + (32 * 4))(%rsi); prefetcht0 (4096 + (32 * 4) + 1 * 64)(%rsi)" data-ref="_M/PREFETCH_ONE_SET">PREFETCH_ONE_SET</a>(<var>1</var>, (<span class='error' title="expected parameter declarator"><span class='error' title="expected &apos;)&apos;">%</span></span>rsi), <a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> + <a class="macro" href="#142" title="(32 * 4)" data-ref="_M/PREFETCHED_LOAD_SIZE">PREFETCHED_LOAD_SIZE</a>)</td></tr>
<tr><th id="868">868</th><td>	<a class="macro" href="#149" title="prefetcht0 (4096 * 2 + (32 * 4))(%rsi); prefetcht0 (4096 * 2 + (32 * 4) + 1 * 64)(%rsi)" data-ref="_M/PREFETCH_ONE_SET">PREFETCH_ONE_SET</a>(<var>1</var>, (<span class='error' title="expected parameter declarator"><span class='error' title="expected &apos;)&apos;">%</span></span>rsi), <a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> * <var>2</var> + <a class="macro" href="#142" title="(32 * 4)" data-ref="_M/PREFETCHED_LOAD_SIZE">PREFETCHED_LOAD_SIZE</a>)</td></tr>
<tr><th id="869">869</th><td>	<a class="macro" href="#149" title="prefetcht0 (4096 * 3 + (32 * 4))(%rsi); prefetcht0 (4096 * 3 + (32 * 4) + 1 * 64)(%rsi)" data-ref="_M/PREFETCH_ONE_SET">PREFETCH_ONE_SET</a>(<var>1</var>, (<span class='error' title="expected parameter declarator"><span class='error' title="expected &apos;)&apos;">%</span></span>rsi), <a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> * <var>3</var> + <a class="macro" href="#142" title="(32 * 4)" data-ref="_M/PREFETCHED_LOAD_SIZE">PREFETCHED_LOAD_SIZE</a>)</td></tr>
<tr><th id="870">870</th><td>	<i>/* Load vectors from rsi.  */</i></td></tr>
<tr><th id="871">871</th><td>	<a class="macro" href="#173" title="vmovdqu (0)(%rsi), %ymm0; vmovdqu ((0) + 32)(%rsi), %ymm1; vmovdqu ((0) + 32 * 2)(%rsi), %ymm2; vmovdqu ((0) + 32 * 3)(%rsi), %ymm3;" data-ref="_M/LOAD_ONE_SET">LOAD_ONE_SET</a>((<span class='error' title="expected parameter declarator"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;">%</span></span></span></span>rsi), <span class='error' title="expected &apos;)&apos;"><span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><var>0</var></span></span></span></span>, %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>), <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>), <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm2" data-ref="_M/VEC">VEC</a>(<var>2</var>), <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm3" data-ref="_M/VEC">VEC</a>(<var>3</var>))</td></tr>
<tr><th id="872">872</th><td>	<a class="macro" href="#173" title="vmovdqu (4096)(%rsi), %ymm4; vmovdqu ((4096) + 32)(%rsi), %ymm5; vmovdqu ((4096) + 32 * 2)(%rsi), %ymm6; vmovdqu ((4096) + 32 * 3)(%rsi), %ymm7;" data-ref="_M/LOAD_ONE_SET">LOAD_ONE_SET</a>((<span class='error' title="expected parameter declarator"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;">%</span></span></span></span></span>rsi), <a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a>, <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm4" data-ref="_M/VEC">VEC</a>(<var>4</var>), <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm5" data-ref="_M/VEC">VEC</a>(<var>5</var>), <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm6" data-ref="_M/VEC">VEC</a>(<var>6</var>), <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm7" data-ref="_M/VEC">VEC</a>(<var>7</var>))</td></tr>
<tr><th id="873">873</th><td>	<a class="macro" href="#173" title="vmovdqu (4096 * 2)(%rsi), %ymm8; vmovdqu ((4096 * 2) + 32)(%rsi), %ymm9; vmovdqu ((4096 * 2) + 32 * 2)(%rsi), %ymm10; vmovdqu ((4096 * 2) + 32 * 3)(%rsi), %ymm11;" data-ref="_M/LOAD_ONE_SET">LOAD_ONE_SET</a>((<span class='error' title="expected parameter declarator"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;">%</span></span></span></span></span>rsi), <a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> * <var>2</var>, <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm8" data-ref="_M/VEC">VEC</a>(<var>8</var>), <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm9" data-ref="_M/VEC">VEC</a>(<var>9</var>), <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm10" data-ref="_M/VEC">VEC</a>(<var>10</var>), <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm11" data-ref="_M/VEC">VEC</a>(<var>11</var>))</td></tr>
<tr><th id="874">874</th><td>	<a class="macro" href="#173" title="vmovdqu (4096 * 3)(%rsi), %ymm12; vmovdqu ((4096 * 3) + 32)(%rsi), %ymm13; vmovdqu ((4096 * 3) + 32 * 2)(%rsi), %ymm14; vmovdqu ((4096 * 3) + 32 * 3)(%rsi), %ymm15;" data-ref="_M/LOAD_ONE_SET">LOAD_ONE_SET</a>((<span class='error' title="expected parameter declarator"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;"><span class='error' title="expected &apos;)&apos;">%</span></span></span></span></span>rsi), <a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> * <var>3</var>, <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm12" data-ref="_M/VEC">VEC</a>(<var>12</var>), <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm13" data-ref="_M/VEC">VEC</a>(<var>13</var>), <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm14" data-ref="_M/VEC">VEC</a>(<var>14</var>), <span class='error' title="expected identifier or &apos;(&apos;"><span class='error' title="expected &apos;;&apos; after top level declarator">%</span></span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm15" data-ref="_M/VEC">VEC</a>(<var>15</var>))</td></tr>
<tr><th id="875">875</th><td>	<span class='error' title="unknown type name &apos;subq&apos;">subq</span>	<span class='error' title="expected identifier or &apos;(&apos;">$</span>-<a class="macro" href="#118" title="(32 * 4)" data-ref="_M/LARGE_LOAD_SIZE">LARGE_LOAD_SIZE</a>, %rsi</td></tr>
<tr><th id="876">876</th><td>	<i>/* Non-temporal store vectors to rdi.  */</i></td></tr>
<tr><th id="877">877</th><td>	<a class="macro" href="#178" title="vmovntdq %ymm0, (0)(%rdi); vmovntdq %ymm1, ((0) + 32)(%rdi); vmovntdq %ymm2, ((0) + 32 * 2)(%rdi); vmovntdq %ymm3, ((0) + 32 * 3)(%rdi);" data-ref="_M/STORE_ONE_SET">STORE_ONE_SET</a>((%rdi), <var>0</var>, %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>), <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>), <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm2" data-ref="_M/VEC">VEC</a>(<var>2</var>), <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm3" data-ref="_M/VEC">VEC</a>(<var>3</var>))</td></tr>
<tr><th id="878">878</th><td>	<a class="macro" href="#178" title="vmovntdq %ymm4, (4096)(%rdi); vmovntdq %ymm5, ((4096) + 32)(%rdi); vmovntdq %ymm6, ((4096) + 32 * 2)(%rdi); vmovntdq %ymm7, ((4096) + 32 * 3)(%rdi);" data-ref="_M/STORE_ONE_SET">STORE_ONE_SET</a>((%rdi), <a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a>, <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm4" data-ref="_M/VEC">VEC</a>(<var>4</var>), <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm5" data-ref="_M/VEC">VEC</a>(<var>5</var>), <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm6" data-ref="_M/VEC">VEC</a>(<var>6</var>), <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm7" data-ref="_M/VEC">VEC</a>(<var>7</var>))</td></tr>
<tr><th id="879">879</th><td>	<a class="macro" href="#178" title="vmovntdq %ymm8, (4096 * 2)(%rdi); vmovntdq %ymm9, ((4096 * 2) + 32)(%rdi); vmovntdq %ymm10, ((4096 * 2) + 32 * 2)(%rdi); vmovntdq %ymm11, ((4096 * 2) + 32 * 3)(%rdi);" data-ref="_M/STORE_ONE_SET">STORE_ONE_SET</a>((%rdi), <a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> * <var>2</var>, <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm8" data-ref="_M/VEC">VEC</a>(<var>8</var>), <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm9" data-ref="_M/VEC">VEC</a>(<var>9</var>), <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm10" data-ref="_M/VEC">VEC</a>(<var>10</var>), <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm11" data-ref="_M/VEC">VEC</a>(<var>11</var>))</td></tr>
<tr><th id="880">880</th><td>	<a class="macro" href="#178" title="vmovntdq %ymm12, (4096 * 3)(%rdi); vmovntdq %ymm13, ((4096 * 3) + 32)(%rdi); vmovntdq %ymm14, ((4096 * 3) + 32 * 2)(%rdi); vmovntdq %ymm15, ((4096 * 3) + 32 * 3)(%rdi);" data-ref="_M/STORE_ONE_SET">STORE_ONE_SET</a>((%rdi), <a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> * <var>3</var>, <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm12" data-ref="_M/VEC">VEC</a>(<var>12</var>), <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm13" data-ref="_M/VEC">VEC</a>(<var>13</var>), <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm14" data-ref="_M/VEC">VEC</a>(<var>14</var>), <span class='error' title="expected identifier or &apos;(&apos;">%</span><a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm15" data-ref="_M/VEC">VEC</a>(<var>15</var>))</td></tr>
<tr><th id="881">881</th><td>	<span class='error' title="unknown type name &apos;subq&apos;">subq</span>	<span class='error' title="expected identifier or &apos;(&apos;">$</span>-<a class="macro" href="#118" title="(32 * 4)" data-ref="_M/LARGE_LOAD_SIZE">LARGE_LOAD_SIZE</a>, %rdi</td></tr>
<tr><th id="882">882</th><td>	decl	%ecx</td></tr>
<tr><th id="883">883</th><td>	jnz	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lloop_large_memcpy_4x_inner" data-ref="_M/L">L</a>(loop_large_memcpy_4x_inner)</td></tr>
<tr><th id="884">884</th><td>	addq	$(<a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> * <var>3</var>), %rdi</td></tr>
<tr><th id="885">885</th><td>	addq	$(<a class="macro" href="#99" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> * <var>3</var>), %rsi</td></tr>
<tr><th id="886">886</th><td>	decq	%r10</td></tr>
<tr><th id="887">887</th><td>	jne	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lloop_large_memcpy_4x_outer" data-ref="_M/L">L</a>(loop_large_memcpy_4x_outer)</td></tr>
<tr><th id="888">888</th><td>	sfence</td></tr>
<tr><th id="889">889</th><td>	<i>/* Check if only last 4 loads are needed.  */</i></td></tr>
<tr><th id="890">890</th><td>	cmpl	$(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>), %edx</td></tr>
<tr><th id="891">891</th><td>	jbe	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Llarge_memcpy_4x_end" data-ref="_M/L">L</a>(large_memcpy_4x_end)</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td>	<i>/* Handle the last 4  * PAGE_SIZE bytes.  */</i></td></tr>
<tr><th id="894">894</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lloop_large_memcpy_4x_tail" data-ref="_M/L">L</a>(loop_large_memcpy_4x_tail):</td></tr>
<tr><th id="895">895</th><td>	<i>/* Copy 4 * VEC a time forward with non-temporal stores.  */</i></td></tr>
<tr><th id="896">896</th><td>	<a class="macro" href="#149" title="prefetcht0 ((32 * 4))(%rsi); prefetcht0 ((32 * 4) + 1 * 64)(%rsi)" data-ref="_M/PREFETCH_ONE_SET">PREFETCH_ONE_SET</a> (<var>1</var>, (<span class='error' title="expected parameter declarator"><span class='error' title="expected &apos;)&apos;">%</span></span>rsi), <a class="macro" href="#142" title="(32 * 4)" data-ref="_M/PREFETCHED_LOAD_SIZE">PREFETCHED_LOAD_SIZE</a>)</td></tr>
<tr><th id="897">897</th><td>	<a class="macro" href="#149" title="prefetcht0 ((32 * 4))(%rdi); prefetcht0 ((32 * 4) + 1 * 64)(%rdi)" data-ref="_M/PREFETCH_ONE_SET">PREFETCH_ONE_SET</a> (<var>1</var>, (<span class='error' title="expected parameter declarator"><span class='error' title="expected &apos;)&apos;">%</span></span>rdi), <a class="macro" href="#142" title="(32 * 4)" data-ref="_M/PREFETCHED_LOAD_SIZE">PREFETCHED_LOAD_SIZE</a>)</td></tr>
<tr><th id="898">898</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>)</td></tr>
<tr><th id="899">899</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>)</td></tr>
<tr><th id="900">900</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm2" data-ref="_M/VEC">VEC</a>(<var>2</var>)</td></tr>
<tr><th id="901">901</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rsi), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm3" data-ref="_M/VEC">VEC</a>(<var>3</var>)</td></tr>
<tr><th id="902">902</th><td>	subq	$-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>), %rsi</td></tr>
<tr><th id="903">903</th><td>	addl	$-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>), %edx</td></tr>
<tr><th id="904">904</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#6" title="vmovdqa" data-ref="_M/VMOVA">VMOVA</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>), (%rdi)</td></tr>
<tr><th id="905">905</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#6" title="vmovdqa" data-ref="_M/VMOVA">VMOVA</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>), <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rdi)</td></tr>
<tr><th id="906">906</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#6" title="vmovdqa" data-ref="_M/VMOVA">VMOVA</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm2" data-ref="_M/VEC">VEC</a>(<var>2</var>), (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rdi)</td></tr>
<tr><th id="907">907</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#6" title="vmovdqa" data-ref="_M/VMOVA">VMOVA</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm3" data-ref="_M/VEC">VEC</a>(<var>3</var>), (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rdi)</td></tr>
<tr><th id="908">908</th><td>	subq	$-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>), %rdi</td></tr>
<tr><th id="909">909</th><td>	cmpl	$(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>), %edx</td></tr>
<tr><th id="910">910</th><td>	ja	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lloop_large_memcpy_4x_tail" data-ref="_M/L">L</a>(loop_large_memcpy_4x_tail)</td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Llarge_memcpy_4x_end" data-ref="_M/L">L</a>(large_memcpy_4x_end):</td></tr>
<tr><th id="913">913</th><td>	<i>/* Store the last 4 * VEC.  */</i></td></tr>
<tr><th id="914">914</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>)(%rsi, %rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>)</td></tr>
<tr><th id="915">915</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rsi, %rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>)</td></tr>
<tr><th id="916">916</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rsi, %rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm2" data-ref="_M/VEC">VEC</a>(<var>2</var>)</td></tr>
<tr><th id="917">917</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	-<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rsi, %rdx), %<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm3" data-ref="_M/VEC">VEC</a>(<var>3</var>)</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm0" data-ref="_M/VEC">VEC</a>(<var>0</var>), -(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>)(%rdi, %rdx)</td></tr>
<tr><th id="920">920</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm1" data-ref="_M/VEC">VEC</a>(<var>1</var>), -(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rdi, %rdx)</td></tr>
<tr><th id="921">921</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm2" data-ref="_M/VEC">VEC</a>(<var>2</var>), -(<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rdi, %rdx)</td></tr>
<tr><th id="922">922</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#5" title="vmovdqu" data-ref="_M/VMOVU">VMOVU</a>	%<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#3" title="ymm3" data-ref="_M/VEC">VEC</a>(<var>3</var>), -<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#2" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rdi, %rdx)</td></tr>
<tr><th id="923">923</th><td>	<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#11" title="jmp .Lreturn" data-ref="_M/VZEROUPPER_RETURN">VZEROUPPER_RETURN</a></td></tr>
<tr><th id="924">924</th><td><u>#<span data-ppcond="725">endif</span></u></td></tr>
<tr><th id="925">925</th><td><a class="macro" href="../../x86/sysdep.h.html#94" title=".cfi_endproc; .size __memmove_avx_unaligned_erms_rtm,.-__memmove_avx_unaligned_erms_rtm;" data-ref="_M/END">END</a> (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#14" title="__memmove_avx_unaligned_erms_rtm" data-ref="_M/MEMMOVE_SYMBOL">MEMMOVE_SYMBOL</a> (__memmove, unaligned_erms))</td></tr>
<tr><th id="926">926</th><td></td></tr>
<tr><th id="927">927</th><td><u>#<span data-ppcond="927">if</span> <a class="macro" href="../../../include/libc-symbols.h.html#35" title="(20 == 20)" data-ref="_M/IS_IN">IS_IN</a> (libc)</u></td></tr>
<tr><th id="928">928</th><td><u># <span data-ppcond="928">ifdef</span> <a class="macro" href="../../../build/config.h.html#173" data-ref="_M/USE_MULTIARCH">USE_MULTIARCH</a></u></td></tr>
<tr><th id="929">929</th><td><a class="macro" href="../../../include/libc-symbols.h.html#189" title=".globl __memcpy_avx_unaligned_erms_rtm ; .set __memcpy_avx_unaligned_erms_rtm,__memmove_avx_unaligned_erms_rtm" data-ref="_M/strong_alias">strong_alias</a> (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#14" title="__memmove_avx_unaligned_erms_rtm" data-ref="_M/MEMMOVE_SYMBOL">MEMMOVE_SYMBOL</a> (__memmove, unaligned_erms),</td></tr>
<tr><th id="930">930</th><td>	      <a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#14" title="__memcpy_avx_unaligned_erms_rtm" data-ref="_M/MEMMOVE_SYMBOL">MEMMOVE_SYMBOL</a> (__memcpy, unaligned_erms))</td></tr>
<tr><th id="931">931</th><td><u>#  <span data-ppcond="931">ifdef</span> <span class="macro" data-ref="_M/SHARED">SHARED</span></u></td></tr>
<tr><th id="932">932</th><td>strong_alias (MEMMOVE_SYMBOL (__memmove_chk, unaligned_erms),</td></tr>
<tr><th id="933">933</th><td>	      MEMMOVE_SYMBOL (__memcpy_chk, unaligned_erms))</td></tr>
<tr><th id="934">934</th><td><u>#  <span data-ppcond="931">endif</span></u></td></tr>
<tr><th id="935">935</th><td><u># <span data-ppcond="928">endif</span></u></td></tr>
<tr><th id="936">936</th><td><u># <span data-ppcond="936">ifdef</span> <span class="macro" data-ref="_M/SHARED">SHARED</span></u></td></tr>
<tr><th id="937">937</th><td>strong_alias (MEMMOVE_CHK_SYMBOL (__memmove_chk, unaligned),</td></tr>
<tr><th id="938">938</th><td>	      MEMMOVE_CHK_SYMBOL (__memcpy_chk, unaligned))</td></tr>
<tr><th id="939">939</th><td><u># <span data-ppcond="936">endif</span></u></td></tr>
<tr><th id="940">940</th><td><u>#<span data-ppcond="927">endif</span></u></td></tr>
<tr><th id="941">941</th><td><a class="macro" href="../../../include/libc-symbols.h.html#189" title=".globl __memcpy_avx_unaligned_rtm ; .set __memcpy_avx_unaligned_rtm,__memmove_avx_unaligned_rtm" data-ref="_M/strong_alias">strong_alias</a> (<a class="macro" href="memmove-avx-unaligned-erms-rtm.S.html#14" title="__memmove_avx_unaligned_rtm" data-ref="_M/MEMMOVE_SYMBOL">MEMMOVE_SYMBOL</a> (__memmove, unaligned),</td></tr>
<tr><th id="942">942</th><td>	      <a class="macro" href="#52" title="__memcpy_avx_unaligned_rtm" data-ref="_M/MEMCPY_SYMBOL">MEMCPY_SYMBOL</a> (__memcpy, unaligned))</td></tr>
<tr><th id="943">943</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='memmove-avx-unaligned-erms-rtm.S.html'>codebrowser/sysdeps/x86_64/multiarch/memmove-avx-unaligned-erms-rtm.S</a><br/>Generated on <em>2022-Aug-27</em> from project codebrowser revision <em>2.35</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
