{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677818522851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677818522851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 22:42:02 2023 " "Processing started: Thu Mar 02 22:42:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677818522851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818522851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818522851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677818523313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677818523313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "Files/test_memory.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file files/synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Files/synchronizers.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530535 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "Files/synchronizers.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530535 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "Files/synchronizers.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/slc3_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/slc3_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_testtop " "Found entity 1: slc3_testtop" {  } { { "Files/slc3_testtop.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/slc3_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "Files/slc3_sramtop.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677818530535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "Files/slc3_sramtop.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677818530535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/slc3_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/slc3_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_sramtop " "Found entity 1: slc3_sramtop" {  } { { "Files/slc3_sramtop.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/slc3_sramtop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file files/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "Files/SLC3_2.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "Files/slc3.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/slc3.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "Files/memory_contents.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/memory_contents.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Files/Mem2IO.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "Files/ISDU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ISDU.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/instantiateram.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/instantiateram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instantiateram " "Found entity 1: Instantiateram" {  } { { "Files/Instantiateram.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/Instantiateram.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "Files/HexDriver.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/reg_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/reg_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "Files/Reg_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/Reg_16.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530566 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUX_16.sv(16) " "Verilog HDL warning at MUX_16.sv(16): extended using \"x\" or \"z\"" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1677818530566 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUX_16.sv(41) " "Verilog HDL warning at MUX_16.sv(41): extended using \"x\" or \"z\"" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1677818530566 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUX_16.sv(64) " "Verilog HDL warning at MUX_16.sv(64): extended using \"x\" or \"z\"" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1677818530566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_16.sv 3 3 " "Found 3 design units, including 3 entities, in source file files/mux_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_16 " "Found entity 1: mux2_1_16" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530582 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_16 " "Found entity 2: mux4_1_16" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530582 ""} { "Info" "ISGN_ENTITY_NAME" "3 tristate_mux " "Found entity 3: tristate_mux" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530582 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MUX_3.sv(9) " "Verilog HDL information at MUX_3.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "Files/MUX_3.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_3.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1677818530582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_3 " "Found entity 1: mux2_1_3" {  } { { "Files/MUX_3.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Files/datapath.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/datapath.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Files/testbench.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/addr_mux_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/addr_mux_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDR_MUX_UNIT " "Found entity 1: ADDR_MUX_UNIT" {  } { { "Files/addr_mux_unit.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/addr_mux_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Files/ALU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGFILE " "Found entity 1: REGFILE" {  } { { "Files/REGFILE.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/REGFILE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BRANCH_UNIT " "Found entity 1: BRANCH_UNIT" {  } { { "Files/BRANCH_UNIT.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/BRANCH_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/ledvect12.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/ledvect12.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LEDvect " "Found entity 1: LEDvect" {  } { { "Files/ledVect12.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ledVect12.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677818530613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818530613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3_testtop " "Elaborating entity \"slc3_testtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677818530690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "Files/slc3_testtop.sv" "button_sync\[0\]" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/slc3_testtop.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677818530690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:slc\"" {  } { { "Files/slc3_testtop.sv" "slc" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/slc3_testtop.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677818530690 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SRAM_WE_In slc3.sv(81) " "Verilog HDL warning at slc3.sv(81): object SRAM_WE_In used but never assigned" {  } { { "Files/slc3.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/slc3.sv" 81 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1677818530690 "|slc3_sramtop|slc3:slc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SRAM_WE slc3.sv(81) " "Verilog HDL or VHDL warning at slc3.sv(81): object \"SRAM_WE\" assigned a value but never read" {  } { { "Files/slc3.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/slc3.sv" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677818530690 "|slc3_sramtop|slc3:slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:slc\|HexDriver:hex_drivers\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:slc\|HexDriver:hex_drivers\[0\]\"" {  } { { "Files/slc3.sv" "hex_drivers\[0\]" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/slc3.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677818530690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:slc\|datapath:d0\"" {  } { { "Files/slc3.sv" "d0" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/slc3.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677818530703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 slc3:slc\|datapath:d0\|reg_16:PC_REG " "Elaborating entity \"reg_16\" for hierarchy \"slc3:slc\|datapath:d0\|reg_16:PC_REG\"" {  } { { "Files/datapath.sv" "PC_REG" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677818530703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1_16 slc3:slc\|datapath:d0\|mux4_1_16:PC_MUX " "Elaborating entity \"mux4_1_16\" for hierarchy \"slc3:slc\|datapath:d0\|mux4_1_16:PC_MUX\"" {  } { { "Files/datapath.sv" "PC_MUX" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677818530703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_16 slc3:slc\|datapath:d0\|mux2_1_16:MDR_MUX " "Elaborating entity \"mux2_1_16\" for hierarchy \"slc3:slc\|datapath:d0\|mux2_1_16:MDR_MUX\"" {  } { { "Files/datapath.sv" "MDR_MUX" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/datapath.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677818530703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRANCH_UNIT slc3:slc\|datapath:d0\|BRANCH_UNIT:br_unit " "Elaborating entity \"BRANCH_UNIT\" for hierarchy \"slc3:slc\|datapath:d0\|BRANCH_UNIT:br_unit\"" {  } { { "Files/datapath.sv" "br_unit" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/datapath.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677818530703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFILE slc3:slc\|datapath:d0\|REGFILE:registers " "Elaborating entity \"REGFILE\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE:registers\"" {  } { { "Files/datapath.sv" "registers" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/datapath.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677818530720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_3 slc3:slc\|datapath:d0\|REGFILE:registers\|mux2_1_3:SR1MUX_UNIT " "Elaborating entity \"mux2_1_3\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE:registers\|mux2_1_3:SR1MUX_UNIT\"" {  } { { "Files/REGFILE.sv" "SR1MUX_UNIT" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/REGFILE.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677818530720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDR_MUX_UNIT slc3:slc\|datapath:d0\|ADDR_MUX_UNIT:adder_unit " "Elaborating entity \"ADDR_MUX_UNIT\" for hierarchy \"slc3:slc\|datapath:d0\|ADDR_MUX_UNIT:adder_unit\"" {  } { { "Files/datapath.sv" "adder_unit" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/datapath.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677818530720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU slc3:slc\|datapath:d0\|ALU:alu_unit " "Elaborating entity \"ALU\" for hierarchy \"slc3:slc\|datapath:d0\|ALU:alu_unit\"" {  } { { "Files/datapath.sv" "alu_unit" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/datapath.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677818530720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_mux slc3:slc\|datapath:d0\|tristate_mux:tm1 " "Elaborating entity \"tristate_mux\" for hierarchy \"slc3:slc\|datapath:d0\|tristate_mux:tm1\"" {  } { { "Files/datapath.sv" "tm1" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/datapath.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677818530720 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MUX_16.sv(58) " "Verilog HDL Case Statement information at MUX_16.sv(58): all case item expressions in this case statement are onehot" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 58 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1677818530720 "|slc3_testtop|slc3:slc|datapath:d0|tristate_mux:tm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:slc\|Mem2IO:memory_subsystem\"" {  } { { "Files/slc3.sv" "memory_subsystem" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/slc3.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677818530720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:slc\|ISDU:state_controller\"" {  } { { "Files/slc3.sv" "state_controller" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/slc3.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677818530735 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ISDU.sv(161) " "Verilog HDL Case Statement warning at ISDU.sv(161): case item expression covers a value already covered by a previous case item" {  } { { "Files/ISDU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ISDU.sv" 161 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1677818530735 "|slc3_testtop|slc3:slc|ISDU:state_controller"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ISDU.sv(257) " "Verilog HDL Case Statement warning at ISDU.sv(257): case item expression covers a value already covered by a previous case item" {  } { { "Files/ISDU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ISDU.sv" 257 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1677818530735 "|slc3_testtop|slc3:slc|ISDU:state_controller"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ISDU.sv(258) " "Verilog HDL Case Statement warning at ISDU.sv(258): case item expression covers a value already covered by a previous case item" {  } { { "Files/ISDU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ISDU.sv" 258 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1677818530735 "|slc3_testtop|slc3:slc|ISDU:state_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ISDU.sv(223) " "Verilog HDL Case Statement information at ISDU.sv(223): all case item expressions in this case statement are onehot" {  } { { "Files/ISDU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ISDU.sv" 223 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1677818530735 "|slc3_testtop|slc3:slc|ISDU:state_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:mem " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:mem\"" {  } { { "Files/slc3_testtop.sv" "mem" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/slc3_testtop.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677818530735 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readout test_memory.sv(32) " "Output port \"readout\" at test_memory.sv(32) has no driver" {  } { { "Files/test_memory.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/test_memory.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677818530735 "|slc3_testtop|test_memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:mem\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:mem\|memory_parser:parser\"" {  } { { "Files/test_memory.sv" "parser" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/test_memory.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677818530735 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[0\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[0\]\" feeding internal logic into a wire" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[1\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[1\]\" feeding internal logic into a wire" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[2\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[2\]\" feeding internal logic into a wire" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[3\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[3\]\" feeding internal logic into a wire" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[4\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[4\]\" feeding internal logic into a wire" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[5\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[5\]\" feeding internal logic into a wire" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[6\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[6\]\" feeding internal logic into a wire" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[7\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[7\]\" feeding internal logic into a wire" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[8\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[8\]\" feeding internal logic into a wire" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[9\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[9\]\" feeding internal logic into a wire" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[10\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[10\]\" feeding internal logic into a wire" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[11\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[11\]\" feeding internal logic into a wire" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[12\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[12\]\" feeding internal logic into a wire" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[13\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[13\]\" feeding internal logic into a wire" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[14\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[14\]\" feeding internal logic into a wire" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[15\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tristate_mux:tm1\|Q_Out\[15\]\" feeding internal logic into a wire" {  } { { "Files/MUX_16.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/MUX_16.sv" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[0\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[0\]\" feeding internal logic into a wire" {  } { { "Files/ALU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ALU.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[1\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[1\]\" feeding internal logic into a wire" {  } { { "Files/ALU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ALU.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[2\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[2\]\" feeding internal logic into a wire" {  } { { "Files/ALU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ALU.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[3\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[3\]\" feeding internal logic into a wire" {  } { { "Files/ALU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ALU.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[4\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[4\]\" feeding internal logic into a wire" {  } { { "Files/ALU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ALU.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[5\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[5\]\" feeding internal logic into a wire" {  } { { "Files/ALU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ALU.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[6\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[6\]\" feeding internal logic into a wire" {  } { { "Files/ALU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ALU.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[7\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[7\]\" feeding internal logic into a wire" {  } { { "Files/ALU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ALU.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[8\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[8\]\" feeding internal logic into a wire" {  } { { "Files/ALU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ALU.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[9\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[9\]\" feeding internal logic into a wire" {  } { { "Files/ALU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ALU.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[10\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[10\]\" feeding internal logic into a wire" {  } { { "Files/ALU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ALU.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[11\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[11\]\" feeding internal logic into a wire" {  } { { "Files/ALU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ALU.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[12\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[12\]\" feeding internal logic into a wire" {  } { { "Files/ALU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ALU.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[13\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[13\]\" feeding internal logic into a wire" {  } { { "Files/ALU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ALU.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[14\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[14\]\" feeding internal logic into a wire" {  } { { "Files/ALU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ALU.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[15\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|ALU:alu_unit\|ALU_OUT\[15\]\" feeding internal logic into a wire" {  } { { "Files/ALU.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/Files/ALU.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1677818530916 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1677818530916 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677818531461 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1677818531905 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adder_toplevel 24 " "Ignored 24 assignments for entity \"adder_toplevel\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity adder_toplevel -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity adder_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity adder_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1677818531922 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mult_toplevel 24 " "Ignored 24 assignments for entity \"mult_toplevel\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity mult_toplevel -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity mult_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity mult_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1677818531922 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ripple_adder 24 " "Ignored 24 assignments for entity \"ripple_adder\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ripple_adder -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ripple_adder -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ripple_adder -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1677818531922 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1677818531922 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/output_files/Lab5.map.smsg " "Generated suppressed messages file C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 5/output_files/Lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818531951 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677818532046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677818532046 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "796 " "Implemented 796 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677818532103 ""} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Implemented 102 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677818532103 ""} { "Info" "ICUT_CUT_TM_LCELLS" "681 " "Implemented 681 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677818532103 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677818532103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677818532118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 22:42:12 2023 " "Processing ended: Thu Mar 02 22:42:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677818532118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677818532118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677818532118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677818532118 ""}
