Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul 15 11:20:20 2025
| Host         : hanqinghai running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   105 |
|    Minimum number of control sets                        |   105 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   137 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   105 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     6 |
| >= 16              |    56 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             903 |          385 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |             136 |           54 |
| Yes          | No                    | No                     |             450 |          130 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             472 |          149 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                          Clock Signal                                         |                                                                          Enable Signal                                                                          |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/config_chan_read_reg_n_0          |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/blanking_cnt0                                                                                  | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.blanking_cnt[7]_i_1_n_0                                     |                1 |              1 |         1.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/wr_enable      |                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M |                                                                                                                                                                 | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                        |                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                 | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/p_0_in_39                                                                                      | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0  |                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                    |                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/sclr_pipe                                                  | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                             |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/p_4_in                                                                                         | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr[5]_i_1_n_0                                    |                1 |              6 |         6.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/base_en                                                                                        | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.base_cnt[5]_i_1_n_0                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                      | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.blanking_cnt[6]_i_1_n_0                                               | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                             |                1 |              7 |         7.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/g_fsel_store.i_next_chan_dly/E[0] |                                                                                                                                                       |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                          | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                           | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                    | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                    | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                          | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                    | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                     | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                          | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                          | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                          | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                           | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                          | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                           | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                          | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                          | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                          | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                              |                                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                         |                                                                                                                                                       |                7 |             13 |         1.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                               |                                                                                                                                                       |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                      |                                                                                                                                                       |                5 |             14 |         2.80 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/update_fsel                       |                                                                                                                                                       |                2 |             14 |         7.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/g_reload.i_update_fsel_dly/E[0]   |                                                                                                                                                       |                3 |             14 |         4.67 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/E[0]                                                       | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/SR[0]                                            |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                 | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]                                                                                 |                4 |             14 |         3.50 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M |                                                                                                                                                                 | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem/SCLR_A                  |                8 |             16 |         2.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_34[6]                                                                                 | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_34[1]                                                                       |                4 |             16 |         4.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/E[0]                                       | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/flush_data                                                                           |                5 |             16 |         3.20 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/D[0]                                       |                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/D[0]                                       | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[2].i_delay/D[0]                             |                8 |             16 |         2.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_36[6]                                                                                 | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_36[1]                                                                       |                5 |             16 |         3.20 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                        |                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/p_1_in                            |                                                                                                                                                       |                6 |             16 |         2.67 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_1[8]                                                                                  | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_1[0]                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                         |                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_1[8]                                                                                  |                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_37[6]                                                                                 | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_37[1]                                                                       |                4 |             16 |         4.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_37[5]                                                                                 | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_37[2]                                                                       |                9 |             16 |         1.78 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_37[5]                                                                                 |                                                                                                                                                       |                8 |             16 |         2.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_36[5]                                                                                 |                                                                                                                                                       |                7 |             16 |         2.29 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_36[5]                                                                                 | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_36[2]                                                                       |                8 |             16 |         2.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_35[6]                                                                                 | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_35[1]                                                                       |                6 |             16 |         2.67 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                |                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1           |                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_38[6]                                                                                 | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_38[1]                                                                       |                5 |             16 |         3.20 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_33[5]                                                                                 | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_33[2]                                                                       |                6 |             16 |         2.67 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_33[5]                                                                                 |                                                                                                                                                       |                6 |             16 |         2.67 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_35[5]                                                                                 | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_35[2]                                                                       |                7 |             16 |         2.29 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_35[5]                                                                                 |                                                                                                                                                       |                9 |             16 |         1.78 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_33[6]                                                                                 | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_33[1]                                                                       |                7 |             16 |         2.29 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_38[5]                                                                                 | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_38[2]                                                                       |                6 |             16 |         2.67 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_38[5]                                                                                 |                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_34[5]                                                                                 | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_34[2]                                                                       |                8 |             16 |         2.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_34[5]                                                                                 |                                                                                                                                                       |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                    |                                                                                                                                                       |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                    |                                                                                                                                                       |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                        |                                                                                                                                                       |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                    |                                                                                                                                                       |                5 |             27 |         5.40 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_1[3]                                                                                  |                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay/D[0]                                       |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_36[7]                                                                                 |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_34[3]                                                                                 |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_33[7]                                                                                 |                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we/WEA                                              |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_36[3]                                                                                 |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_35[3]                                                                                 |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                 |                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_33[3]                                                                                 |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_38[3]                                                                                 |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_35[7]                                                                                 |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_1[7]                                                                                  |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_37[7]                                                                                 |                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_37[3]                                                                                 |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_38[7]                                                                                 |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_34[7]                                                                                 |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                               | design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                      |                                                                                                                                                       |                8 |             45 |         5.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                               |                                                                                                                                                       |                8 |             45 |         5.62 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M |                                                                                                                                                                 | design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                                             |               29 |             88 |         3.03 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                 |                                                                                                                                                       |               35 |            110 |         3.14 |
|  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M |                                                                                                                                                                 |                                                                                                                                                       |              356 |           1351 |         3.79 |
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


