// Seed: 3058169675
module module_0 (
    input wire id_0,
    output wand id_1,
    input supply0 id_2,
    input supply0 id_3
    , id_6,
    output tri1 id_4
);
  assign id_6 = id_3;
  assign module_1.id_4 = 0;
  always @(posedge 1) release id_4;
endmodule
module module_1 (
    output tri0  id_0,
    output tri   id_1,
    output wire  id_2,
    input  wand  id_3,
    input  tri0  id_4,
    output uwire id_5,
    input  tri0  id_6,
    input  logic id_7
);
  supply0 id_9 = id_3;
  assign id_2 = 1'h0;
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13;
  always force id_2 = id_7;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_4,
      id_4,
      id_1
  );
endmodule
