{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735139282272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735139282277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 22:08:00 2024 " "Processing started: Wed Dec 25 22:08:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735139282277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139282277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SHA3 -c SHA3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SHA3 -c SHA3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139282277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735139282856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735139282856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/xor_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/xor_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_state " "Found entity 1: xor_state" {  } { { "../src/xor_state.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/xor_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139291788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139291788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/theta.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/theta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 theta " "Found entity 1: theta" {  } { { "../src/theta.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/theta.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139291791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139291791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/string_to_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/string_to_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 string_to_array " "Found entity 1: string_to_array" {  } { { "../src/string_to_array.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/string_to_array.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139291793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139291793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/step_mapping.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/step_mapping.sv" { { "Info" "ISGN_ENTITY_NAME" "1 step_mapping " "Found entity 1: step_mapping" {  } { { "../src/step_mapping.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/step_mapping.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139291795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139291795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/sha3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/sha3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA3 " "Found entity 1: SHA3" {  } { { "../src/SHA3.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/SHA3.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139291797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139291797 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "serial_to_paralell_pad.sv(92) " "Verilog HDL information at serial_to_paralell_pad.sv(92): always construct contains both blocking and non-blocking assignments" {  } { { "../src/serial_to_paralell_pad.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/serial_to_paralell_pad.sv" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1735139291799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/serial_to_paralell_pad.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/serial_to_paralell_pad.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_to_paralell_pad " "Found entity 1: serial_to_paralell_pad" {  } { { "../src/serial_to_paralell_pad.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/serial_to_paralell_pad.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139291799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139291799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/round_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/round_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 round_counter " "Found entity 1: round_counter" {  } { { "../src/round_counter.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/round_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139291801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139291801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/round.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/round.sv" { { "Info" "ISGN_ENTITY_NAME" "1 round " "Found entity 1: round" {  } { { "../src/round.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/round.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139291803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139291803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/rho.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/rho.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rho " "Found entity 1: rho" {  } { { "../src/rho.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/rho.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139291805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139291805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/pi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/pi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pi " "Found entity 1: pi" {  } { { "../src/pi.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/pi.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139291806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139291806 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "parallel_serial.sv(33) " "Verilog HDL information at parallel_serial.sv(33): always construct contains both blocking and non-blocking assignments" {  } { { "../src/parallel_serial.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/parallel_serial.sv" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1735139291809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/parallel_serial.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/parallel_serial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_serial " "Found entity 1: parallel_serial" {  } { { "../src/parallel_serial.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/parallel_serial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139291809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139291809 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../src/mux.sv " "Entity \"mux\" obtained from \"../src/mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "../src/mux.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1735139291811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../src/mux.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139291811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139291811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/keccak_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /lecture/project_2/sha3/src/keccak_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keccak_pkg (SystemVerilog) " "Found design unit 1: keccak_pkg (SystemVerilog)" {  } { { "../src/keccak_pkg.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/keccak_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139291813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139291813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/iota.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/iota.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iota " "Found entity 1: iota" {  } { { "../src/iota.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/iota.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139291815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139291815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "../src/FIFO.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/FIFO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139291817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139291817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START control_unit.sv(3) " "Verilog HDL Declaration information at control_unit.sv(3): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "../src/control_unit.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/control_unit.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735139291819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../src/control_unit.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139291819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139291819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/chi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/chi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chi " "Found entity 1: chi" {  } { { "../src/chi.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/chi.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139291821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139291821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "../src/cache.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/cache.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139291824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139291824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/project_2/sha3/src/array_to_string.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/array_to_string.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array_to_string " "Found entity 1: array_to_string" {  } { { "../src/array_to_string.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/array_to_string.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735139291826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139291826 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SHA3 " "Elaborating entity \"SHA3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735139291859 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tr_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tr_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139291887 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tr_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tr_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139291887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_to_paralell_pad serial_to_paralell_pad:serial_to_paralell_pad_inst " "Elaborating entity \"serial_to_paralell_pad\" for hierarchy \"serial_to_paralell_pad:serial_to_paralell_pad_inst\"" {  } { { "../src/SHA3.sv" "serial_to_paralell_pad_inst" { Text "E:/Lecture/Project_2/SHA3/src/SHA3.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139291889 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial_to_paralell_pad.sv(118) " "Verilog HDL assignment warning at serial_to_paralell_pad.sv(118): truncated value with size 32 to match size of target (4)" {  } { { "../src/serial_to_paralell_pad.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/serial_to_paralell_pad.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735139291923 "|SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial_to_paralell_pad.sv(125) " "Verilog HDL assignment warning at serial_to_paralell_pad.sv(125): truncated value with size 32 to match size of target (4)" {  } { { "../src/serial_to_paralell_pad.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/serial_to_paralell_pad.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735139291925 "|SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux_sel " "Elaborating entity \"mux\" for hierarchy \"mux:mux_sel\"" {  } { { "../src/SHA3.sv" "mux_sel" { Text "E:/Lecture/Project_2/SHA3/src/SHA3.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139292274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_state xor_state:xor_s " "Elaborating entity \"xor_state\" for hierarchy \"xor_state:xor_s\"" {  } { { "../src/SHA3.sv" "xor_s" { Text "E:/Lecture/Project_2/SHA3/src/SHA3.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139292316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "string_to_array string_to_array:STA " "Elaborating entity \"string_to_array\" for hierarchy \"string_to_array:STA\"" {  } { { "../src/SHA3.sv" "STA" { Text "E:/Lecture/Project_2/SHA3/src/SHA3.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139292384 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292402 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "round round:rnd_keccak " "Elaborating entity \"round\" for hierarchy \"round:rnd_keccak\"" {  } { { "../src/SHA3.sv" "rnd_keccak" { Text "E:/Lecture/Project_2/SHA3/src/SHA3.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139292415 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292510 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292510 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "step_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"step_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292510 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "step_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"step_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292510 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "step_out_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"step_out_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292510 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292511 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_mapping round:rnd_keccak\|step_mapping:sm " "Elaborating entity \"step_mapping\" for hierarchy \"round:rnd_keccak\|step_mapping:sm\"" {  } { { "../src/round.sv" "sm" { Text "E:/Lecture/Project_2/SHA3/src/round.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139292552 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292633 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292633 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_theta " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_theta\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292633 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_rho " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_rho\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292633 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_pi " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_pi\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292633 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_chi " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_chi\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292633 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292634 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "theta round:rnd_keccak\|step_mapping:sm\|theta:theta_inst " "Elaborating entity \"theta\" for hierarchy \"round:rnd_keccak\|step_mapping:sm\|theta:theta_inst\"" {  } { { "../src/step_mapping.sv" "theta_inst" { Text "E:/Lecture/Project_2/SHA3/src/step_mapping.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139292677 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 theta.sv(32) " "Verilog HDL assignment warning at theta.sv(32): truncated value with size 32 to match size of target (3)" {  } { { "../src/theta.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/theta.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735139292727 "|SHA3|round:rnd_keccak|step_mapping:sm|theta:theta_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 theta.sv(30) " "Verilog HDL assignment warning at theta.sv(30): truncated value with size 32 to match size of target (3)" {  } { { "../src/theta.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/theta.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735139292734 "|SHA3|round:rnd_keccak|step_mapping:sm|theta:theta_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292887 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292887 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292888 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139292888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rho round:rnd_keccak\|step_mapping:sm\|rho:rho_inst " "Elaborating entity \"rho\" for hierarchy \"round:rnd_keccak\|step_mapping:sm\|rho:rho_inst\"" {  } { { "../src/step_mapping.sv" "rho_inst" { Text "E:/Lecture/Project_2/SHA3/src/step_mapping.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139292912 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139293002 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139293004 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139293005 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139293005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pi round:rnd_keccak\|step_mapping:sm\|pi:pi_inst " "Elaborating entity \"pi\" for hierarchy \"round:rnd_keccak\|step_mapping:sm\|pi:pi_inst\"" {  } { { "../src/step_mapping.sv" "pi_inst" { Text "E:/Lecture/Project_2/SHA3/src/step_mapping.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139293019 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139293134 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139293135 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139293135 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139293136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chi round:rnd_keccak\|step_mapping:sm\|chi:chi_inst " "Elaborating entity \"chi\" for hierarchy \"round:rnd_keccak\|step_mapping:sm\|chi:chi_inst\"" {  } { { "../src/step_mapping.sv" "chi_inst" { Text "E:/Lecture/Project_2/SHA3/src/step_mapping.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139293148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chi.sv(20) " "Verilog HDL assignment warning at chi.sv(20): truncated value with size 32 to match size of target (3)" {  } { { "../src/chi.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/chi.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735139293150 "|SHA3|round:rnd_keccak|step_mapping:sm|chi:chi_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 chi.sv(21) " "Verilog HDL assignment warning at chi.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "../src/chi.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/chi.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735139293150 "|SHA3|round:rnd_keccak|step_mapping:sm|chi:chi_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139293452 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139293452 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139293453 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139293453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iota round:rnd_keccak\|step_mapping:sm\|iota:iota_inst " "Elaborating entity \"iota\" for hierarchy \"round:rnd_keccak\|step_mapping:sm\|iota:iota_inst\"" {  } { { "../src/step_mapping.sv" "iota_inst" { Text "E:/Lecture/Project_2/SHA3/src/step_mapping.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139293490 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139293540 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139293540 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139293540 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139293540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "round_counter round_counter:counter " "Elaborating entity \"round_counter\" for hierarchy \"round_counter:counter\"" {  } { { "../src/SHA3.sv" "counter" { Text "E:/Lecture/Project_2/SHA3/src/SHA3.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139293559 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 round_counter.sv(14) " "Verilog HDL assignment warning at round_counter.sv(14): truncated value with size 32 to match size of target (5)" {  } { { "../src/round_counter.sv" "" { Text "E:/Lecture/Project_2/SHA3/src/round_counter.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735139293559 "|SHA3|round_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:CU\"" {  } { { "../src/SHA3.sv" "CU" { Text "E:/Lecture/Project_2/SHA3/src/SHA3.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139293563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array_to_string array_to_string:ATS " "Elaborating entity \"array_to_string\" for hierarchy \"array_to_string:ATS\"" {  } { { "../src/SHA3.sv" "ATS" { Text "E:/Lecture/Project_2/SHA3/src/SHA3.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139293571 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139293588 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1735139293589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:reg_buf " "Elaborating entity \"cache\" for hierarchy \"cache:reg_buf\"" {  } { { "../src/SHA3.sv" "reg_buf" { Text "E:/Lecture/Project_2/SHA3/src/SHA3.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139293601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_serial parallel_serial:result " "Elaborating entity \"parallel_serial\" for hierarchy \"parallel_serial:result\"" {  } { { "../src/SHA3.sv" "result" { Text "E:/Lecture/Project_2/SHA3/src/SHA3.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139293710 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "round:rnd_keccak\|step_mapping:sm\|iota:iota_inst\|Ram0 " "RAM logic \"round:rnd_keccak\|step_mapping:sm\|iota:iota_inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../src/iota.sv" "Ram0" { Text "E:/Lecture/Project_2/SHA3/src/iota.sv" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1735139296505 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1735139296505 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1735139317935 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735139347718 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Lecture/Project_2/SHA3/quartus/output_files/SHA3.map.smsg " "Generated suppressed messages file E:/Lecture/Project_2/SHA3/quartus/output_files/SHA3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139348028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735139348643 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735139348643 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11587 " "Implemented 11587 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735139349527 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735139349527 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11452 " "Implemented 11452 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735139349527 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735139349527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4996 " "Peak virtual memory: 4996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735139349564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 25 22:09:09 2024 " "Processing ended: Wed Dec 25 22:09:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735139349564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735139349564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:55 " "Total CPU time (on all processors): 00:01:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735139349564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735139349564 ""}
