
---------- Begin Simulation Statistics ----------
final_tick                                28030119375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    346                       # Simulator instruction rate (inst/s)
host_mem_usage                               10424152                       # Number of bytes of host memory used
host_op_rate                                      355                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 41047.85                       # Real time elapsed on the host
host_tick_rate                                 413768                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14206667                       # Number of instructions simulated
sim_ops                                      14582872                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016984                       # Number of seconds simulated
sim_ticks                                 16984299375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.387480                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   64712                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                82554                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                760                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6354                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             81470                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9488                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11123                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1635                       # Number of indirect misses.
system.cpu.branchPred.lookups                  142247                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   23376                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1246                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      875501                       # Number of instructions committed
system.cpu.committedOps                        938607                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.583650                       # CPI: cycles per instruction
system.cpu.discardedOps                         16656                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             612999                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            145739                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            69312                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1187049                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.387049                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      652                       # number of quiesce instructions executed
system.cpu.numCycles                          2261988                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       652                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  678938     72.33%     72.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2260      0.24%     72.58% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::MemRead                 155705     16.59%     89.16% # Class of committed instruction
system.cpu.op_class_0::MemWrite                101704     10.84%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   938607                       # Class of committed instruction
system.cpu.quiesceCycles                     24912891                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1074939                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           35                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1139                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2497                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              257976                       # Transaction distribution
system.membus.trans_dist::ReadResp             259013                       # Transaction distribution
system.membus.trans_dist::WriteReq             101417                       # Transaction distribution
system.membus.trans_dist::WriteResp            101417                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          609                       # Transaction distribution
system.membus.trans_dist::CleanEvict              515                       # Transaction distribution
system.membus.trans_dist::ReadExReq               331                       # Transaction distribution
system.membus.trans_dist::ReadExResp              332                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            351                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           686                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       705082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       705082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 722647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        22464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        22464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       124180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22562284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22562284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22708928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            360905                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000139                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011770                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  360855     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      50      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              360905                       # Request fanout histogram
system.membus.reqLayer6.occupancy           836426125                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13973375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              827359                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2648750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13342185                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1530140855                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1779750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       243200                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       243200                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       572871                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       572871                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4956                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        11036                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1511424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1632142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24182784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25952104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2731017750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          1771051                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          743                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2276850705                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1303239000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3858623                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19293113                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2893967                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3858623                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29904325                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3858623                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2893967                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6752589                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3858623                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19293113                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6752589                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6752589                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36656914                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2893967                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6752589                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9646556                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2893967                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       995037                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3889004                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2893967                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9646556                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       995037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13535560                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       257309                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       257309                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        95232                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        95232                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       694272                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       705082                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22216704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22562284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       413760                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       413760    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       413760                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    892350875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1381764000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33073984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8067792                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1893306241                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15434490                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38586225                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1947326956                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38586225                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38645103                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     77231328                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1931892466                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     54079593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38586225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2024558284                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38076416                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17432576                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35389440                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       180224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8128512                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       544768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5033984                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34727603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1867573298                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    339558781                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2241859682                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1057262570                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1026393589                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2083656159                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34727603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2924835868                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1365952371                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4325515841                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        22464                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        24000                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        22464                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        22464                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          351                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          375                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1322633                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        90436                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1413070                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1322633                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1322633                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1322633                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        90436                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1413070                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16531052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5767168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6133824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       257024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              258303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          609                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        90112                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              95841                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        58878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    968514252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       995037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3745577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             973313743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2294825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15434490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    339558781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3858623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            361146719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2294825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     15493368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1308073033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3858623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       995037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3745577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1334460463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    346898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006378209750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          275                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          275                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              468159                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101706                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      258302                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      95841                       # Number of write requests accepted
system.mem_ctrls.readBursts                    258302                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    95841                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    239                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5984                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8320370965                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1290315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15094524715                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32241.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58491.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       139                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   240627                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   88980                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                258301                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                95841                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  226221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    285                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.803349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   846.426508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.548784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          679      2.79%      2.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          707      2.91%      5.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          354      1.46%      7.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          331      1.36%      8.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          621      2.55%     11.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          297      1.22%     12.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          280      1.15%     13.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          392      1.61%     15.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20646     84.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24307                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     938.443636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1614.266168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           186     67.64%     67.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.36%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.36%     68.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           21      7.64%     76.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.36%     76.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      2.91%     79.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      1.45%     80.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           35     12.73%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.36%     93.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.73%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      2.18%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            2      0.73%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      2.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           275                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     348.534545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     91.048920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    461.093869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            153     55.64%     55.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      5.82%     61.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      2.91%     64.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.73%     65.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.36%     65.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      1.09%     66.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.09%     67.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.36%     68.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.73%     68.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.36%     69.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.45%     70.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           81     29.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           275                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16516032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6134208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16530988                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6133824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       972.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       361.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    973.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    361.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16984157500                       # Total gap between requests
system.mem_ctrls.avgGap                      47958.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16434304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5766208                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 58877.907055262323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 967617423.429925799370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 995036.629233933287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3738040.563124494161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2373957.212468176614                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15434490.067094685510                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 339502258.685310065746                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3858622.516773671377                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          993                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          609                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        90112                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1060805                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15033872990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19194980                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40395940                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  35400732690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4109352125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 270465915375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2937211325                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53040.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58492.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72433.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40680.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  58129281.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1003259.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3001441.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2868370.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11998615.725000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8373397.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        469379362.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       133225604.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     162591187.499998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     140942731.725006                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     223183729.499997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1149694628.400000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         67.691613                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11649987175                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    918750000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4416864200                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1304                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           652                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23881616.756135                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    145701379.685923                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          652    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       609250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             652                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12459305250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15570814125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       294311                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           294311                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       294311                       # number of overall hits
system.cpu.icache.overall_hits::total          294311                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          351                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            351                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          351                       # number of overall misses
system.cpu.icache.overall_misses::total           351                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     15293750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15293750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     15293750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15293750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       294662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       294662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       294662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       294662                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001191                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001191                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001191                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001191                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43571.937322                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43571.937322                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43571.937322                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43571.937322                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          351                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          351                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     14739375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14739375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     14739375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14739375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001191                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001191                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001191                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001191                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41992.521368                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41992.521368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41992.521368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41992.521368                       # average overall mshr miss latency
system.cpu.icache.replacements                    162                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       294311                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          294311                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          351                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           351                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     15293750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15293750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       294662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       294662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43571.937322                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43571.937322                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     14739375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14739375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41992.521368                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41992.521368                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           426.122045                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1184531                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               162                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7311.919753                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   426.122045                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.832270                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.832270                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            589675                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           589675                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       250381                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           250381                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       250381                       # number of overall hits
system.cpu.dcache.overall_hits::total          250381                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1328                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1328                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1328                       # number of overall misses
system.cpu.dcache.overall_misses::total          1328                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     97982500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97982500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     97982500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97982500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       251709                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       251709                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       251709                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       251709                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005276                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005276                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005276                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005276                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73782.003012                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73782.003012                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73782.003012                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73782.003012                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          609                       # number of writebacks
system.cpu.dcache.writebacks::total               609                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          311                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          311                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          311                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          311                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1017                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1017                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6852                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6852                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73952250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73952250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73952250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73952250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14525125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14525125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004040                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004040                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004040                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004040                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72716.076696                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72716.076696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72716.076696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72716.076696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2119.837274                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2119.837274                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    962                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       156303                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          156303                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          686                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           686                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     51599375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     51599375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       156989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       156989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004370                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004370                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75217.747813                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75217.747813                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          686                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          686                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          667                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          667                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50542250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50542250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14525125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14525125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73676.749271                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73676.749271                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21776.799100                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21776.799100                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        94078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          94078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     46383125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46383125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94720                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94720                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72247.858255                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72247.858255                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          311                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          311                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6185                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6185                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23410000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23410000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003495                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003495                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70725.075529                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70725.075529                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.249545                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              301453                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               962                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            313.360707                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.249545                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979003                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979003                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1007854                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1007854                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28030119375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28030205000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    346                       # Simulator instruction rate (inst/s)
host_mem_usage                               10424152                       # Number of bytes of host memory used
host_op_rate                                      355                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 41047.95                       # Real time elapsed on the host
host_tick_rate                                 413769                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14206676                       # Number of instructions simulated
sim_ops                                      14582887                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016984                       # Number of seconds simulated
sim_ticks                                 16984385000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.386104                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   64714                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                82558                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                761                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6356                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             81470                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9488                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11123                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1635                       # Number of indirect misses.
system.cpu.branchPred.lookups                  142253                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   23378                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1246                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      875510                       # Number of instructions committed
system.cpu.committedOps                        938622                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.583780                       # CPI: cycles per instruction
system.cpu.discardedOps                         16663                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             613016                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            145739                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            69315                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1187142                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.387030                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      652                       # number of quiesce instructions executed
system.cpu.numCycles                          2262125                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       652                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  678946     72.33%     72.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2260      0.24%     72.58% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.58% # Class of committed instruction
system.cpu.op_class_0::MemRead                 155711     16.59%     89.16% # Class of committed instruction
system.cpu.op_class_0::MemWrite                101704     10.84%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   938622                       # Class of committed instruction
system.cpu.quiesceCycles                     24912891                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1074983                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           35                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1140                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2499                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              257976                       # Transaction distribution
system.membus.trans_dist::ReadResp             259014                       # Transaction distribution
system.membus.trans_dist::WriteReq             101417                       # Transaction distribution
system.membus.trans_dist::WriteResp            101417                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          609                       # Transaction distribution
system.membus.trans_dist::CleanEvict              516                       # Transaction distribution
system.membus.trans_dist::ReadExReq               331                       # Transaction distribution
system.membus.trans_dist::ReadExResp              332                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            351                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           687                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       705082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       705082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 722650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        22464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        22464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       124244                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22562284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22562284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22708992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            360906                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000139                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011770                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  360856     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      50      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              360906                       # Request fanout histogram
system.membus.reqLayer6.occupancy           836429375                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13973375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              827359                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2648750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13347935                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1530140855                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1779750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       243200                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       243200                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       572871                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       572871                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4956                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        11036                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1511424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1632142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24182784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25952104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2731017750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          1771051                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          743                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2276850705                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1303239000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3858603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19293015                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2893952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3858603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29904174                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3858603                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2893952                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6752555                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3858603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19293015                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6752555                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6752555                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36656729                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2893952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6752555                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9646508                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2893952                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       995032                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3888984                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2893952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9646508                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       995032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13535492                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       257309                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       257309                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        95232                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        95232                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       694272                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       705082                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22216704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22562284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       413760                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       413760    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       413760                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    892350875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1381764000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33073984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8067792                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1893296696                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15434412                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38586031                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1947317139                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38586031                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38644908                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     77230939                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1931882726                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     54079321                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38586031                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2024548078                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38076416                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17432576                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35389440                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       180224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8128512                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       544768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5033984                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34727428                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1867563883                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    339557070                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2241848380                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1057257240                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1026388415                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2083645655                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34727428                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2924821122                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1365945485                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4325494035                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        22464                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        24000                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        22464                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        22464                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          351                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          375                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1322627                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        90436                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1413063                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1322627                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1322627                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1322627                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        90436                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1413063                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16531116                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5767168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6133824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       257024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              258304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          609                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        90112                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              95841                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        58878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    968509369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       995032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3749326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             973312604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2294814                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15434412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    339557070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3858603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            361144899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2294814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     15493290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1308066439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3858603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       995032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3749326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1334457503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    346898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006378209750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          275                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          275                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              468161                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101706                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      258303                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      95841                       # Number of write requests accepted
system.mem_ctrls.readBursts                    258303                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    95841                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    239                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5984                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8320370965                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1290320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15094550965                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32241.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58491.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       139                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   240628                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   88980                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                258302                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                95841                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  226221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    285                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.803349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   846.426508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.548784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          679      2.79%      2.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          707      2.91%      5.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          354      1.46%      7.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          331      1.36%      8.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          621      2.55%     11.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          297      1.22%     12.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          280      1.15%     13.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          392      1.61%     15.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20646     84.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24307                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     938.443636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1614.266168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           186     67.64%     67.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.36%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.36%     68.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           21      7.64%     76.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.36%     76.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      2.91%     79.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      1.45%     80.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           35     12.73%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.36%     93.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.73%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      2.18%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            2      0.73%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      2.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           275                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     348.534545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     91.048920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    461.093869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            153     55.64%     55.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      5.82%     61.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      2.91%     64.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.73%     65.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.36%     65.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      1.09%     66.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.09%     67.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.36%     68.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.73%     68.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.36%     69.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.45%     70.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           81     29.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           275                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16516096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6134208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16531052                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6133824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       972.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       361.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    973.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    361.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16984354375                       # Total gap between requests
system.mem_ctrls.avgGap                      47958.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16434304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5766208                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 58877.610228453952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 967612545.287921786308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 995031.612860871828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3741789.885238705669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2373945.244411263615                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15434412.255727833137                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 339500547.120193004608                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3858603.063931958284                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          609                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        90112                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1060805                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15033872990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19194980                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40422190                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  35400732690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4109352125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 270465915375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2937211325                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53040.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58492.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72433.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40666.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  58129281.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1003259.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3001441.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2868370.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11998615.725000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8373397.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        469381181.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       133225604.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     162591187.499998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     140945029.275006                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     223183729.499997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1149698744.700000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         67.691515                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11649987175                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    918750000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4416949825                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1304                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           652                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23881616.756135                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    145701379.685923                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          652    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       609250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             652                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12459390875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15570814125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       294323                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           294323                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       294323                       # number of overall hits
system.cpu.icache.overall_hits::total          294323                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          351                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            351                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          351                       # number of overall misses
system.cpu.icache.overall_misses::total           351                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     15293750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15293750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     15293750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15293750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       294674                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       294674                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       294674                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       294674                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001191                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001191                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001191                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001191                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43571.937322                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43571.937322                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43571.937322                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43571.937322                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          351                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          351                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     14739375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14739375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     14739375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14739375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001191                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001191                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001191                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001191                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41992.521368                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41992.521368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41992.521368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41992.521368                       # average overall mshr miss latency
system.cpu.icache.replacements                    162                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       294323                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          294323                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          351                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           351                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     15293750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15293750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       294674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       294674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43571.937322                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43571.937322                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     14739375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14739375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41992.521368                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41992.521368                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           426.122060                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4303189                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               591                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7281.199662                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   426.122060                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.832270                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.832270                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            589699                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           589699                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       250385                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           250385                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       250385                       # number of overall hits
system.cpu.dcache.overall_hits::total          250385                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1329                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1329                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1329                       # number of overall misses
system.cpu.dcache.overall_misses::total          1329                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98042500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98042500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98042500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98042500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       251714                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       251714                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       251714                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       251714                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005280                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005280                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005280                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005280                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73771.632807                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73771.632807                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73771.632807                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73771.632807                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          609                       # number of writebacks
system.cpu.dcache.writebacks::total               609                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          311                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          311                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          311                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          311                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1018                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1018                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6852                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6852                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74011000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74011000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74011000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74011000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14525125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14525125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004044                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004044                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004044                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004044                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72702.357564                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72702.357564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72702.357564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72702.357564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2119.837274                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2119.837274                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    963                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       156307                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          156307                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          687                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           687                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     51659375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     51659375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       156994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       156994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004376                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004376                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75195.596798                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75195.596798                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          687                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          687                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          667                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          667                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50601000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50601000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14525125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14525125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73655.021834                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73655.021834                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21776.799100                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21776.799100                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        94078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          94078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     46383125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46383125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94720                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94720                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72247.858255                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72247.858255                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          311                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          311                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6185                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6185                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23410000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23410000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003495                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003495                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70725.075529                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70725.075529                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.249584                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              533225                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1472                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            362.245245                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.249584                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979003                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979003                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          422                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1007875                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1007875                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28030205000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
