// Seed: 784599972
module module_0 #(
    parameter id_11 = 32'd69,
    parameter id_12 = 32'd52
) (
    output wire id_0,
    input wire id_1,
    input wire id_2,
    output tri1 id_3,
    input supply0 id_4,
    input wor id_5,
    output uwire id_6,
    input tri id_7,
    output tri id_8,
    input uwire id_9
);
  defparam id_11.id_12 = 1;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    output wor id_3,
    input wire id_4,
    input uwire id_5,
    input supply0 id_6,
    output tri0 id_7,
    input supply1 id_8,
    inout supply0 id_9,
    input tri1 id_10,
    output wor id_11,
    input supply0 id_12,
    output tri0 id_13,
    input supply0 id_14,
    input wor id_15,
    input uwire id_16,
    input wor id_17,
    output tri0 id_18
);
  assign id_13 = (id_16);
  module_0(
      id_18, id_10, id_6, id_9, id_1, id_6, id_7, id_9, id_9, id_2
  );
endmodule
