
Lab06.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053ac  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  080055ac  080055ac  000155ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800560c  0800560c  000201b0  2**0
                  CONTENTS
  4 .ARM          00000008  0800560c  0800560c  0001560c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005614  08005614  000201b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005614  08005614  00015614  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005618  08005618  00015618  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800561c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000070  0800568c  00020070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000110  0800572c  00020110  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000750  200001b0  080057cc  000201b0  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000900  080057cc  00020900  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000201b0  2**0
                  CONTENTS, READONLY
 14 .debug_info   00018661  00000000  00000000  000201de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003141  00000000  00000000  0003883f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001348  00000000  00000000  0003b980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000011f0  00000000  00000000  0003ccc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002a363  00000000  00000000  0003deb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00019395  00000000  00000000  0006821b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00103fa1  00000000  00000000  000815b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  00185551  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000054c4  00000000  00000000  001855a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001b0 	.word	0x200001b0
 800021c:	00000000 	.word	0x00000000
 8000220:	08005594 	.word	0x08005594

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001b4 	.word	0x200001b4
 800023c:	08005594 	.word	0x08005594

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b974 	b.w	80005f0 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468e      	mov	lr, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14d      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032e:	428a      	cmp	r2, r1
 8000330:	4694      	mov	ip, r2
 8000332:	d969      	bls.n	8000408 <__udivmoddi4+0xe8>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b152      	cbz	r2, 8000350 <__udivmoddi4+0x30>
 800033a:	fa01 f302 	lsl.w	r3, r1, r2
 800033e:	f1c2 0120 	rsb	r1, r2, #32
 8000342:	fa20 f101 	lsr.w	r1, r0, r1
 8000346:	fa0c fc02 	lsl.w	ip, ip, r2
 800034a:	ea41 0e03 	orr.w	lr, r1, r3
 800034e:	4094      	lsls	r4, r2
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	0c21      	lsrs	r1, r4, #16
 8000356:	fbbe f6f8 	udiv	r6, lr, r8
 800035a:	fa1f f78c 	uxth.w	r7, ip
 800035e:	fb08 e316 	mls	r3, r8, r6, lr
 8000362:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000366:	fb06 f107 	mul.w	r1, r6, r7
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f106 30ff 	add.w	r0, r6, #4294967295
 8000376:	f080 811f 	bcs.w	80005b8 <__udivmoddi4+0x298>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 811c 	bls.w	80005b8 <__udivmoddi4+0x298>
 8000380:	3e02      	subs	r6, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a5b      	subs	r3, r3, r1
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb3 f0f8 	udiv	r0, r3, r8
 800038c:	fb08 3310 	mls	r3, r8, r0, r3
 8000390:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	42a7      	cmp	r7, r4
 800039a:	d90a      	bls.n	80003b2 <__udivmoddi4+0x92>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a4:	f080 810a 	bcs.w	80005bc <__udivmoddi4+0x29c>
 80003a8:	42a7      	cmp	r7, r4
 80003aa:	f240 8107 	bls.w	80005bc <__udivmoddi4+0x29c>
 80003ae:	4464      	add	r4, ip
 80003b0:	3802      	subs	r0, #2
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	1be4      	subs	r4, r4, r7
 80003b8:	2600      	movs	r6, #0
 80003ba:	b11d      	cbz	r5, 80003c4 <__udivmoddi4+0xa4>
 80003bc:	40d4      	lsrs	r4, r2
 80003be:	2300      	movs	r3, #0
 80003c0:	e9c5 4300 	strd	r4, r3, [r5]
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0xc2>
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	f000 80ef 	beq.w	80005b2 <__udivmoddi4+0x292>
 80003d4:	2600      	movs	r6, #0
 80003d6:	e9c5 0100 	strd	r0, r1, [r5]
 80003da:	4630      	mov	r0, r6
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	fab3 f683 	clz	r6, r3
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d14a      	bne.n	8000480 <__udivmoddi4+0x160>
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d302      	bcc.n	80003f4 <__udivmoddi4+0xd4>
 80003ee:	4282      	cmp	r2, r0
 80003f0:	f200 80f9 	bhi.w	80005e6 <__udivmoddi4+0x2c6>
 80003f4:	1a84      	subs	r4, r0, r2
 80003f6:	eb61 0303 	sbc.w	r3, r1, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	469e      	mov	lr, r3
 80003fe:	2d00      	cmp	r5, #0
 8000400:	d0e0      	beq.n	80003c4 <__udivmoddi4+0xa4>
 8000402:	e9c5 4e00 	strd	r4, lr, [r5]
 8000406:	e7dd      	b.n	80003c4 <__udivmoddi4+0xa4>
 8000408:	b902      	cbnz	r2, 800040c <__udivmoddi4+0xec>
 800040a:	deff      	udf	#255	; 0xff
 800040c:	fab2 f282 	clz	r2, r2
 8000410:	2a00      	cmp	r2, #0
 8000412:	f040 8092 	bne.w	800053a <__udivmoddi4+0x21a>
 8000416:	eba1 010c 	sub.w	r1, r1, ip
 800041a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041e:	fa1f fe8c 	uxth.w	lr, ip
 8000422:	2601      	movs	r6, #1
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f3f7 	udiv	r3, r1, r7
 800042a:	fb07 1113 	mls	r1, r7, r3, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb0e f003 	mul.w	r0, lr, r3
 8000436:	4288      	cmp	r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x12c>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x12a>
 8000444:	4288      	cmp	r0, r1
 8000446:	f200 80cb 	bhi.w	80005e0 <__udivmoddi4+0x2c0>
 800044a:	4643      	mov	r3, r8
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f7 	udiv	r0, r1, r7
 8000454:	fb07 1110 	mls	r1, r7, r0, r1
 8000458:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800045c:	fb0e fe00 	mul.w	lr, lr, r0
 8000460:	45a6      	cmp	lr, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x156>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f100 31ff 	add.w	r1, r0, #4294967295
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x154>
 800046e:	45a6      	cmp	lr, r4
 8000470:	f200 80bb 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 8000474:	4608      	mov	r0, r1
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800047e:	e79c      	b.n	80003ba <__udivmoddi4+0x9a>
 8000480:	f1c6 0720 	rsb	r7, r6, #32
 8000484:	40b3      	lsls	r3, r6
 8000486:	fa22 fc07 	lsr.w	ip, r2, r7
 800048a:	ea4c 0c03 	orr.w	ip, ip, r3
 800048e:	fa20 f407 	lsr.w	r4, r0, r7
 8000492:	fa01 f306 	lsl.w	r3, r1, r6
 8000496:	431c      	orrs	r4, r3
 8000498:	40f9      	lsrs	r1, r7
 800049a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800049e:	fa00 f306 	lsl.w	r3, r0, r6
 80004a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004a6:	0c20      	lsrs	r0, r4, #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fb09 1118 	mls	r1, r9, r8, r1
 80004b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004b4:	fb08 f00e 	mul.w	r0, r8, lr
 80004b8:	4288      	cmp	r0, r1
 80004ba:	fa02 f206 	lsl.w	r2, r2, r6
 80004be:	d90b      	bls.n	80004d8 <__udivmoddi4+0x1b8>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c8:	f080 8088 	bcs.w	80005dc <__udivmoddi4+0x2bc>
 80004cc:	4288      	cmp	r0, r1
 80004ce:	f240 8085 	bls.w	80005dc <__udivmoddi4+0x2bc>
 80004d2:	f1a8 0802 	sub.w	r8, r8, #2
 80004d6:	4461      	add	r1, ip
 80004d8:	1a09      	subs	r1, r1, r0
 80004da:	b2a4      	uxth	r4, r4
 80004dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004e0:	fb09 1110 	mls	r1, r9, r0, r1
 80004e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ec:	458e      	cmp	lr, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x1e2>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004f8:	d26c      	bcs.n	80005d4 <__udivmoddi4+0x2b4>
 80004fa:	458e      	cmp	lr, r1
 80004fc:	d96a      	bls.n	80005d4 <__udivmoddi4+0x2b4>
 80004fe:	3802      	subs	r0, #2
 8000500:	4461      	add	r1, ip
 8000502:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000506:	fba0 9402 	umull	r9, r4, r0, r2
 800050a:	eba1 010e 	sub.w	r1, r1, lr
 800050e:	42a1      	cmp	r1, r4
 8000510:	46c8      	mov	r8, r9
 8000512:	46a6      	mov	lr, r4
 8000514:	d356      	bcc.n	80005c4 <__udivmoddi4+0x2a4>
 8000516:	d053      	beq.n	80005c0 <__udivmoddi4+0x2a0>
 8000518:	b15d      	cbz	r5, 8000532 <__udivmoddi4+0x212>
 800051a:	ebb3 0208 	subs.w	r2, r3, r8
 800051e:	eb61 010e 	sbc.w	r1, r1, lr
 8000522:	fa01 f707 	lsl.w	r7, r1, r7
 8000526:	fa22 f306 	lsr.w	r3, r2, r6
 800052a:	40f1      	lsrs	r1, r6
 800052c:	431f      	orrs	r7, r3
 800052e:	e9c5 7100 	strd	r7, r1, [r5]
 8000532:	2600      	movs	r6, #0
 8000534:	4631      	mov	r1, r6
 8000536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	40d8      	lsrs	r0, r3
 8000540:	fa0c fc02 	lsl.w	ip, ip, r2
 8000544:	fa21 f303 	lsr.w	r3, r1, r3
 8000548:	4091      	lsls	r1, r2
 800054a:	4301      	orrs	r1, r0
 800054c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000550:	fa1f fe8c 	uxth.w	lr, ip
 8000554:	fbb3 f0f7 	udiv	r0, r3, r7
 8000558:	fb07 3610 	mls	r6, r7, r0, r3
 800055c:	0c0b      	lsrs	r3, r1, #16
 800055e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000562:	fb00 f60e 	mul.w	r6, r0, lr
 8000566:	429e      	cmp	r6, r3
 8000568:	fa04 f402 	lsl.w	r4, r4, r2
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x260>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f100 38ff 	add.w	r8, r0, #4294967295
 8000576:	d22f      	bcs.n	80005d8 <__udivmoddi4+0x2b8>
 8000578:	429e      	cmp	r6, r3
 800057a:	d92d      	bls.n	80005d8 <__udivmoddi4+0x2b8>
 800057c:	3802      	subs	r0, #2
 800057e:	4463      	add	r3, ip
 8000580:	1b9b      	subs	r3, r3, r6
 8000582:	b289      	uxth	r1, r1
 8000584:	fbb3 f6f7 	udiv	r6, r3, r7
 8000588:	fb07 3316 	mls	r3, r7, r6, r3
 800058c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000590:	fb06 f30e 	mul.w	r3, r6, lr
 8000594:	428b      	cmp	r3, r1
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x28a>
 8000598:	eb1c 0101 	adds.w	r1, ip, r1
 800059c:	f106 38ff 	add.w	r8, r6, #4294967295
 80005a0:	d216      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d914      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 80005a6:	3e02      	subs	r6, #2
 80005a8:	4461      	add	r1, ip
 80005aa:	1ac9      	subs	r1, r1, r3
 80005ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005b0:	e738      	b.n	8000424 <__udivmoddi4+0x104>
 80005b2:	462e      	mov	r6, r5
 80005b4:	4628      	mov	r0, r5
 80005b6:	e705      	b.n	80003c4 <__udivmoddi4+0xa4>
 80005b8:	4606      	mov	r6, r0
 80005ba:	e6e3      	b.n	8000384 <__udivmoddi4+0x64>
 80005bc:	4618      	mov	r0, r3
 80005be:	e6f8      	b.n	80003b2 <__udivmoddi4+0x92>
 80005c0:	454b      	cmp	r3, r9
 80005c2:	d2a9      	bcs.n	8000518 <__udivmoddi4+0x1f8>
 80005c4:	ebb9 0802 	subs.w	r8, r9, r2
 80005c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005cc:	3801      	subs	r0, #1
 80005ce:	e7a3      	b.n	8000518 <__udivmoddi4+0x1f8>
 80005d0:	4646      	mov	r6, r8
 80005d2:	e7ea      	b.n	80005aa <__udivmoddi4+0x28a>
 80005d4:	4620      	mov	r0, r4
 80005d6:	e794      	b.n	8000502 <__udivmoddi4+0x1e2>
 80005d8:	4640      	mov	r0, r8
 80005da:	e7d1      	b.n	8000580 <__udivmoddi4+0x260>
 80005dc:	46d0      	mov	r8, sl
 80005de:	e77b      	b.n	80004d8 <__udivmoddi4+0x1b8>
 80005e0:	3b02      	subs	r3, #2
 80005e2:	4461      	add	r1, ip
 80005e4:	e732      	b.n	800044c <__udivmoddi4+0x12c>
 80005e6:	4630      	mov	r0, r6
 80005e8:	e709      	b.n	80003fe <__udivmoddi4+0xde>
 80005ea:	4464      	add	r4, ip
 80005ec:	3802      	subs	r0, #2
 80005ee:	e742      	b.n	8000476 <__udivmoddi4+0x156>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80005f8:	4b1f      	ldr	r3, [pc, #124]	; (8000678 <MX_ETH_Init+0x84>)
 80005fa:	4a20      	ldr	r2, [pc, #128]	; (800067c <MX_ETH_Init+0x88>)
 80005fc:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80005fe:	4b20      	ldr	r3, [pc, #128]	; (8000680 <MX_ETH_Init+0x8c>)
 8000600:	2200      	movs	r2, #0
 8000602:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000604:	4b1e      	ldr	r3, [pc, #120]	; (8000680 <MX_ETH_Init+0x8c>)
 8000606:	2280      	movs	r2, #128	; 0x80
 8000608:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800060a:	4b1d      	ldr	r3, [pc, #116]	; (8000680 <MX_ETH_Init+0x8c>)
 800060c:	22e1      	movs	r2, #225	; 0xe1
 800060e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000610:	4b1b      	ldr	r3, [pc, #108]	; (8000680 <MX_ETH_Init+0x8c>)
 8000612:	2200      	movs	r2, #0
 8000614:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000616:	4b1a      	ldr	r3, [pc, #104]	; (8000680 <MX_ETH_Init+0x8c>)
 8000618:	2200      	movs	r2, #0
 800061a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 800061c:	4b18      	ldr	r3, [pc, #96]	; (8000680 <MX_ETH_Init+0x8c>)
 800061e:	2200      	movs	r2, #0
 8000620:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000622:	4b15      	ldr	r3, [pc, #84]	; (8000678 <MX_ETH_Init+0x84>)
 8000624:	4a16      	ldr	r2, [pc, #88]	; (8000680 <MX_ETH_Init+0x8c>)
 8000626:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000628:	4b13      	ldr	r3, [pc, #76]	; (8000678 <MX_ETH_Init+0x84>)
 800062a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800062e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000630:	4b11      	ldr	r3, [pc, #68]	; (8000678 <MX_ETH_Init+0x84>)
 8000632:	4a14      	ldr	r2, [pc, #80]	; (8000684 <MX_ETH_Init+0x90>)
 8000634:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000636:	4b10      	ldr	r3, [pc, #64]	; (8000678 <MX_ETH_Init+0x84>)
 8000638:	4a13      	ldr	r2, [pc, #76]	; (8000688 <MX_ETH_Init+0x94>)
 800063a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800063c:	4b0e      	ldr	r3, [pc, #56]	; (8000678 <MX_ETH_Init+0x84>)
 800063e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000642:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000644:	480c      	ldr	r0, [pc, #48]	; (8000678 <MX_ETH_Init+0x84>)
 8000646:	f000 fec3 	bl	80013d0 <HAL_ETH_Init>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000650:	f000 fa30 	bl	8000ab4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000654:	2238      	movs	r2, #56	; 0x38
 8000656:	2100      	movs	r1, #0
 8000658:	480c      	ldr	r0, [pc, #48]	; (800068c <MX_ETH_Init+0x98>)
 800065a:	f004 fb25 	bl	8004ca8 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800065e:	4b0b      	ldr	r3, [pc, #44]	; (800068c <MX_ETH_Init+0x98>)
 8000660:	2221      	movs	r2, #33	; 0x21
 8000662:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000664:	4b09      	ldr	r3, [pc, #36]	; (800068c <MX_ETH_Init+0x98>)
 8000666:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800066a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800066c:	4b07      	ldr	r3, [pc, #28]	; (800068c <MX_ETH_Init+0x98>)
 800066e:	2200      	movs	r2, #0
 8000670:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000672:	bf00      	nop
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	20000204 	.word	0x20000204
 800067c:	40028000 	.word	0x40028000
 8000680:	200002b4 	.word	0x200002b4
 8000684:	20000110 	.word	0x20000110
 8000688:	20000070 	.word	0x20000070
 800068c:	200001cc 	.word	0x200001cc

08000690 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b08e      	sub	sp, #56	; 0x38
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000698:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800069c:	2200      	movs	r2, #0
 800069e:	601a      	str	r2, [r3, #0]
 80006a0:	605a      	str	r2, [r3, #4]
 80006a2:	609a      	str	r2, [r3, #8]
 80006a4:	60da      	str	r2, [r3, #12]
 80006a6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a4e      	ldr	r2, [pc, #312]	; (80007e8 <HAL_ETH_MspInit+0x158>)
 80006ae:	4293      	cmp	r3, r2
 80006b0:	f040 8096 	bne.w	80007e0 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80006b4:	4b4d      	ldr	r3, [pc, #308]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 80006b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b8:	4a4c      	ldr	r2, [pc, #304]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 80006ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006be:	6313      	str	r3, [r2, #48]	; 0x30
 80006c0:	4b4a      	ldr	r3, [pc, #296]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 80006c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80006c8:	623b      	str	r3, [r7, #32]
 80006ca:	6a3b      	ldr	r3, [r7, #32]
 80006cc:	4b47      	ldr	r3, [pc, #284]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 80006ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d0:	4a46      	ldr	r2, [pc, #280]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 80006d2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80006d6:	6313      	str	r3, [r2, #48]	; 0x30
 80006d8:	4b44      	ldr	r3, [pc, #272]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 80006da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006dc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80006e0:	61fb      	str	r3, [r7, #28]
 80006e2:	69fb      	ldr	r3, [r7, #28]
 80006e4:	4b41      	ldr	r3, [pc, #260]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 80006e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e8:	4a40      	ldr	r2, [pc, #256]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 80006ea:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80006ee:	6313      	str	r3, [r2, #48]	; 0x30
 80006f0:	4b3e      	ldr	r3, [pc, #248]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 80006f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80006f8:	61bb      	str	r3, [r7, #24]
 80006fa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80006fc:	4b3b      	ldr	r3, [pc, #236]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 80006fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000700:	4a3a      	ldr	r2, [pc, #232]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 8000702:	f043 0304 	orr.w	r3, r3, #4
 8000706:	6313      	str	r3, [r2, #48]	; 0x30
 8000708:	4b38      	ldr	r3, [pc, #224]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 800070a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070c:	f003 0304 	and.w	r3, r3, #4
 8000710:	617b      	str	r3, [r7, #20]
 8000712:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000714:	4b35      	ldr	r3, [pc, #212]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 8000716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000718:	4a34      	ldr	r2, [pc, #208]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 800071a:	f043 0301 	orr.w	r3, r3, #1
 800071e:	6313      	str	r3, [r2, #48]	; 0x30
 8000720:	4b32      	ldr	r3, [pc, #200]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 8000722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000724:	f003 0301 	and.w	r3, r3, #1
 8000728:	613b      	str	r3, [r7, #16]
 800072a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800072c:	4b2f      	ldr	r3, [pc, #188]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 800072e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000730:	4a2e      	ldr	r2, [pc, #184]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 8000732:	f043 0302 	orr.w	r3, r3, #2
 8000736:	6313      	str	r3, [r2, #48]	; 0x30
 8000738:	4b2c      	ldr	r3, [pc, #176]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 800073a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073c:	f003 0302 	and.w	r3, r3, #2
 8000740:	60fb      	str	r3, [r7, #12]
 8000742:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000744:	4b29      	ldr	r3, [pc, #164]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 8000746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000748:	4a28      	ldr	r2, [pc, #160]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 800074a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800074e:	6313      	str	r3, [r2, #48]	; 0x30
 8000750:	4b26      	ldr	r3, [pc, #152]	; (80007ec <HAL_ETH_MspInit+0x15c>)
 8000752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000754:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000758:	60bb      	str	r3, [r7, #8]
 800075a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800075c:	2332      	movs	r3, #50	; 0x32
 800075e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000760:	2302      	movs	r3, #2
 8000762:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000764:	2300      	movs	r3, #0
 8000766:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000768:	2303      	movs	r3, #3
 800076a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800076c:	230b      	movs	r3, #11
 800076e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000770:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000774:	4619      	mov	r1, r3
 8000776:	481e      	ldr	r0, [pc, #120]	; (80007f0 <HAL_ETH_MspInit+0x160>)
 8000778:	f001 f950 	bl	8001a1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800077c:	2386      	movs	r3, #134	; 0x86
 800077e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000780:	2302      	movs	r3, #2
 8000782:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000784:	2300      	movs	r3, #0
 8000786:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000788:	2303      	movs	r3, #3
 800078a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800078c:	230b      	movs	r3, #11
 800078e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000790:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000794:	4619      	mov	r1, r3
 8000796:	4817      	ldr	r0, [pc, #92]	; (80007f4 <HAL_ETH_MspInit+0x164>)
 8000798:	f001 f940 	bl	8001a1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800079c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007a2:	2302      	movs	r3, #2
 80007a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a6:	2300      	movs	r3, #0
 80007a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007aa:	2303      	movs	r3, #3
 80007ac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007ae:	230b      	movs	r3, #11
 80007b0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80007b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007b6:	4619      	mov	r1, r3
 80007b8:	480f      	ldr	r0, [pc, #60]	; (80007f8 <HAL_ETH_MspInit+0x168>)
 80007ba:	f001 f92f 	bl	8001a1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80007be:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80007c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c4:	2302      	movs	r3, #2
 80007c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c8:	2300      	movs	r3, #0
 80007ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007cc:	2303      	movs	r3, #3
 80007ce:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007d0:	230b      	movs	r3, #11
 80007d2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80007d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007d8:	4619      	mov	r1, r3
 80007da:	4808      	ldr	r0, [pc, #32]	; (80007fc <HAL_ETH_MspInit+0x16c>)
 80007dc:	f001 f91e 	bl	8001a1c <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80007e0:	bf00      	nop
 80007e2:	3738      	adds	r7, #56	; 0x38
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	40028000 	.word	0x40028000
 80007ec:	40023800 	.word	0x40023800
 80007f0:	40020800 	.word	0x40020800
 80007f4:	40020000 	.word	0x40020000
 80007f8:	40020400 	.word	0x40020400
 80007fc:	40021800 	.word	0x40021800

08000800 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b08c      	sub	sp, #48	; 0x30
 8000804:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000806:	f107 031c 	add.w	r3, r7, #28
 800080a:	2200      	movs	r2, #0
 800080c:	601a      	str	r2, [r3, #0]
 800080e:	605a      	str	r2, [r3, #4]
 8000810:	609a      	str	r2, [r3, #8]
 8000812:	60da      	str	r2, [r3, #12]
 8000814:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000816:	4b47      	ldr	r3, [pc, #284]	; (8000934 <MX_GPIO_Init+0x134>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	4a46      	ldr	r2, [pc, #280]	; (8000934 <MX_GPIO_Init+0x134>)
 800081c:	f043 0304 	orr.w	r3, r3, #4
 8000820:	6313      	str	r3, [r2, #48]	; 0x30
 8000822:	4b44      	ldr	r3, [pc, #272]	; (8000934 <MX_GPIO_Init+0x134>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	f003 0304 	and.w	r3, r3, #4
 800082a:	61bb      	str	r3, [r7, #24]
 800082c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800082e:	4b41      	ldr	r3, [pc, #260]	; (8000934 <MX_GPIO_Init+0x134>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	4a40      	ldr	r2, [pc, #256]	; (8000934 <MX_GPIO_Init+0x134>)
 8000834:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000838:	6313      	str	r3, [r2, #48]	; 0x30
 800083a:	4b3e      	ldr	r3, [pc, #248]	; (8000934 <MX_GPIO_Init+0x134>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000842:	617b      	str	r3, [r7, #20]
 8000844:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000846:	4b3b      	ldr	r3, [pc, #236]	; (8000934 <MX_GPIO_Init+0x134>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	4a3a      	ldr	r2, [pc, #232]	; (8000934 <MX_GPIO_Init+0x134>)
 800084c:	f043 0301 	orr.w	r3, r3, #1
 8000850:	6313      	str	r3, [r2, #48]	; 0x30
 8000852:	4b38      	ldr	r3, [pc, #224]	; (8000934 <MX_GPIO_Init+0x134>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	613b      	str	r3, [r7, #16]
 800085c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800085e:	4b35      	ldr	r3, [pc, #212]	; (8000934 <MX_GPIO_Init+0x134>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000862:	4a34      	ldr	r2, [pc, #208]	; (8000934 <MX_GPIO_Init+0x134>)
 8000864:	f043 0302 	orr.w	r3, r3, #2
 8000868:	6313      	str	r3, [r2, #48]	; 0x30
 800086a:	4b32      	ldr	r3, [pc, #200]	; (8000934 <MX_GPIO_Init+0x134>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086e:	f003 0302 	and.w	r3, r3, #2
 8000872:	60fb      	str	r3, [r7, #12]
 8000874:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000876:	4b2f      	ldr	r3, [pc, #188]	; (8000934 <MX_GPIO_Init+0x134>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087a:	4a2e      	ldr	r2, [pc, #184]	; (8000934 <MX_GPIO_Init+0x134>)
 800087c:	f043 0308 	orr.w	r3, r3, #8
 8000880:	6313      	str	r3, [r2, #48]	; 0x30
 8000882:	4b2c      	ldr	r3, [pc, #176]	; (8000934 <MX_GPIO_Init+0x134>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	f003 0308 	and.w	r3, r3, #8
 800088a:	60bb      	str	r3, [r7, #8]
 800088c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800088e:	4b29      	ldr	r3, [pc, #164]	; (8000934 <MX_GPIO_Init+0x134>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	4a28      	ldr	r2, [pc, #160]	; (8000934 <MX_GPIO_Init+0x134>)
 8000894:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000898:	6313      	str	r3, [r2, #48]	; 0x30
 800089a:	4b26      	ldr	r3, [pc, #152]	; (8000934 <MX_GPIO_Init+0x134>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80008a6:	2200      	movs	r2, #0
 80008a8:	f244 0181 	movw	r1, #16513	; 0x4081
 80008ac:	4822      	ldr	r0, [pc, #136]	; (8000938 <MX_GPIO_Init+0x138>)
 80008ae:	f001 fa61 	bl	8001d74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80008b2:	2200      	movs	r2, #0
 80008b4:	2140      	movs	r1, #64	; 0x40
 80008b6:	4821      	ldr	r0, [pc, #132]	; (800093c <MX_GPIO_Init+0x13c>)
 80008b8:	f001 fa5c 	bl	8001d74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80008bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008c2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80008c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	2300      	movs	r3, #0
 80008ca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80008cc:	f107 031c 	add.w	r3, r7, #28
 80008d0:	4619      	mov	r1, r3
 80008d2:	481b      	ldr	r0, [pc, #108]	; (8000940 <MX_GPIO_Init+0x140>)
 80008d4:	f001 f8a2 	bl	8001a1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80008d8:	f244 0381 	movw	r3, #16513	; 0x4081
 80008dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008de:	2301      	movs	r3, #1
 80008e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	2300      	movs	r3, #0
 80008e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e6:	2300      	movs	r3, #0
 80008e8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ea:	f107 031c 	add.w	r3, r7, #28
 80008ee:	4619      	mov	r1, r3
 80008f0:	4811      	ldr	r0, [pc, #68]	; (8000938 <MX_GPIO_Init+0x138>)
 80008f2:	f001 f893 	bl	8001a1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80008f6:	2340      	movs	r3, #64	; 0x40
 80008f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008fa:	2301      	movs	r3, #1
 80008fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	2300      	movs	r3, #0
 8000900:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000902:	2300      	movs	r3, #0
 8000904:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000906:	f107 031c 	add.w	r3, r7, #28
 800090a:	4619      	mov	r1, r3
 800090c:	480b      	ldr	r0, [pc, #44]	; (800093c <MX_GPIO_Init+0x13c>)
 800090e:	f001 f885 	bl	8001a1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000912:	2380      	movs	r3, #128	; 0x80
 8000914:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000916:	2300      	movs	r3, #0
 8000918:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091a:	2300      	movs	r3, #0
 800091c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800091e:	f107 031c 	add.w	r3, r7, #28
 8000922:	4619      	mov	r1, r3
 8000924:	4805      	ldr	r0, [pc, #20]	; (800093c <MX_GPIO_Init+0x13c>)
 8000926:	f001 f879 	bl	8001a1c <HAL_GPIO_Init>

}
 800092a:	bf00      	nop
 800092c:	3730      	adds	r7, #48	; 0x30
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40023800 	.word	0x40023800
 8000938:	40020400 	.word	0x40020400
 800093c:	40021800 	.word	0x40021800
 8000940:	40020800 	.word	0x40020800

08000944 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000948:	f000 fbaf 	bl	80010aa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800094c:	f000 f822 	bl	8000994 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000950:	f7ff ff56 	bl	8000800 <MX_GPIO_Init>
  MX_ETH_Init();
 8000954:	f7ff fe4e 	bl	80005f4 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000958:	f000 fa46 	bl	8000de8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800095c:	f000 fad4 	bl	8000f08 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM1_Init();
 8000960:	f000 f95e 	bl	8000c20 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000964:	f000 f9b0 	bl	8000cc8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
    HAL_TIM_Base_Start_IT(&htim1);
 8000968:	4807      	ldr	r0, [pc, #28]	; (8000988 <main+0x44>)
 800096a:	f002 fd19 	bl	80033a0 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim2);
 800096e:	4807      	ldr	r0, [pc, #28]	; (800098c <main+0x48>)
 8000970:	f002 fd16 	bl	80033a0 <HAL_TIM_Base_Start_IT>
    while (1)
    {
      /* USER CODE END WHILE */

      /* USER CODE BEGIN 3 */
  	displayNumber(count_1);
 8000974:	4b06      	ldr	r3, [pc, #24]	; (8000990 <main+0x4c>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4618      	mov	r0, r3
 800097a:	f000 f87b 	bl	8000a74 <displayNumber>
  	HAL_Delay(400);
 800097e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000982:	f000 fbef 	bl	8001164 <HAL_Delay>
    {
 8000986:	e7f5      	b.n	8000974 <main+0x30>
 8000988:	200002c4 	.word	0x200002c4
 800098c:	20000310 	.word	0x20000310
 8000990:	200002bc 	.word	0x200002bc

08000994 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b094      	sub	sp, #80	; 0x50
 8000998:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800099a:	f107 031c 	add.w	r3, r7, #28
 800099e:	2234      	movs	r2, #52	; 0x34
 80009a0:	2100      	movs	r1, #0
 80009a2:	4618      	mov	r0, r3
 80009a4:	f004 f980 	bl	8004ca8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009a8:	f107 0308 	add.w	r3, r7, #8
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]
 80009b0:	605a      	str	r2, [r3, #4]
 80009b2:	609a      	str	r2, [r3, #8]
 80009b4:	60da      	str	r2, [r3, #12]
 80009b6:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80009b8:	f001 fb3e 	bl	8002038 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009bc:	4b2b      	ldr	r3, [pc, #172]	; (8000a6c <SystemClock_Config+0xd8>)
 80009be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c0:	4a2a      	ldr	r2, [pc, #168]	; (8000a6c <SystemClock_Config+0xd8>)
 80009c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009c6:	6413      	str	r3, [r2, #64]	; 0x40
 80009c8:	4b28      	ldr	r3, [pc, #160]	; (8000a6c <SystemClock_Config+0xd8>)
 80009ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009d0:	607b      	str	r3, [r7, #4]
 80009d2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009d4:	4b26      	ldr	r3, [pc, #152]	; (8000a70 <SystemClock_Config+0xdc>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a25      	ldr	r2, [pc, #148]	; (8000a70 <SystemClock_Config+0xdc>)
 80009da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80009de:	6013      	str	r3, [r2, #0]
 80009e0:	4b23      	ldr	r3, [pc, #140]	; (8000a70 <SystemClock_Config+0xdc>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80009e8:	603b      	str	r3, [r7, #0]
 80009ea:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009ec:	2301      	movs	r3, #1
 80009ee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80009f0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80009f4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009f6:	2302      	movs	r3, #2
 80009f8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009fa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80009fe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a00:	2304      	movs	r3, #4
 8000a02:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000a04:	23d8      	movs	r3, #216	; 0xd8
 8000a06:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000a0c:	2309      	movs	r3, #9
 8000a0e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a10:	2302      	movs	r3, #2
 8000a12:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a14:	f107 031c 	add.w	r3, r7, #28
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f001 fb6d 	bl	80020f8 <HAL_RCC_OscConfig>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a24:	f000 f846 	bl	8000ab4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000a28:	f001 fb16 	bl	8002058 <HAL_PWREx_EnableOverDrive>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000a32:	f000 f83f 	bl	8000ab4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a36:	230f      	movs	r3, #15
 8000a38:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a42:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000a46:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a4c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000a4e:	f107 0308 	add.w	r3, r7, #8
 8000a52:	2107      	movs	r1, #7
 8000a54:	4618      	mov	r0, r3
 8000a56:	f001 fdfd 	bl	8002654 <HAL_RCC_ClockConfig>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000a60:	f000 f828 	bl	8000ab4 <Error_Handler>
  }
}
 8000a64:	bf00      	nop
 8000a66:	3750      	adds	r7, #80	; 0x50
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	40023800 	.word	0x40023800
 8000a70:	40007000 	.word	0x40007000

08000a74 <displayNumber>:

/* USER CODE BEGIN 4 */
void displayNumber (uint32_t c){
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b096      	sub	sp, #88	; 0x58
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
	char str[80];
	sprintf(str, "%d\n\r", c);
 8000a7c:	f107 0308 	add.w	r3, r7, #8
 8000a80:	687a      	ldr	r2, [r7, #4]
 8000a82:	490a      	ldr	r1, [pc, #40]	; (8000aac <displayNumber+0x38>)
 8000a84:	4618      	mov	r0, r3
 8000a86:	f004 f917 	bl	8004cb8 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*) str, strlen(str), 100);
 8000a8a:	f107 0308 	add.w	r3, r7, #8
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f7ff fbd6 	bl	8000240 <strlen>
 8000a94:	4603      	mov	r3, r0
 8000a96:	b29a      	uxth	r2, r3
 8000a98:	f107 0108 	add.w	r1, r7, #8
 8000a9c:	2364      	movs	r3, #100	; 0x64
 8000a9e:	4804      	ldr	r0, [pc, #16]	; (8000ab0 <displayNumber+0x3c>)
 8000aa0:	f003 f946 	bl	8003d30 <HAL_UART_Transmit>
}
 8000aa4:	bf00      	nop
 8000aa6:	3758      	adds	r7, #88	; 0x58
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	080055ac 	.word	0x080055ac
 8000ab0:	2000035c 	.word	0x2000035c

08000ab4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ab8:	b672      	cpsid	i
}
 8000aba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000abc:	e7fe      	b.n	8000abc <Error_Handler+0x8>
	...

08000ac0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac6:	4b0f      	ldr	r3, [pc, #60]	; (8000b04 <HAL_MspInit+0x44>)
 8000ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aca:	4a0e      	ldr	r2, [pc, #56]	; (8000b04 <HAL_MspInit+0x44>)
 8000acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ad0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ad2:	4b0c      	ldr	r3, [pc, #48]	; (8000b04 <HAL_MspInit+0x44>)
 8000ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ada:	607b      	str	r3, [r7, #4]
 8000adc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ade:	4b09      	ldr	r3, [pc, #36]	; (8000b04 <HAL_MspInit+0x44>)
 8000ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ae2:	4a08      	ldr	r2, [pc, #32]	; (8000b04 <HAL_MspInit+0x44>)
 8000ae4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ae8:	6453      	str	r3, [r2, #68]	; 0x44
 8000aea:	4b06      	ldr	r3, [pc, #24]	; (8000b04 <HAL_MspInit+0x44>)
 8000aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000af2:	603b      	str	r3, [r7, #0]
 8000af4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8000af6:	2005      	movs	r0, #5
 8000af8:	f000 fc28 	bl	800134c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000afc:	bf00      	nop
 8000afe:	3708      	adds	r7, #8
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	40023800 	.word	0x40023800

08000b08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b0c:	e7fe      	b.n	8000b0c <NMI_Handler+0x4>

08000b0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b0e:	b480      	push	{r7}
 8000b10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b12:	e7fe      	b.n	8000b12 <HardFault_Handler+0x4>

08000b14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b18:	e7fe      	b.n	8000b18 <MemManage_Handler+0x4>

08000b1a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b1a:	b480      	push	{r7}
 8000b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b1e:	e7fe      	b.n	8000b1e <BusFault_Handler+0x4>

08000b20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b24:	e7fe      	b.n	8000b24 <UsageFault_Handler+0x4>

08000b26 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b26:	b480      	push	{r7}
 8000b28:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b2a:	bf00      	nop
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b32:	4770      	bx	lr

08000b34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b38:	bf00      	nop
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr

08000b42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b42:	b480      	push	{r7}
 8000b44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b46:	bf00      	nop
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr

08000b50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b54:	f000 fae6 	bl	8001124 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b58:	bf00      	nop
 8000b5a:	bd80      	pop	{r7, pc}

08000b5c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000b60:	4804      	ldr	r0, [pc, #16]	; (8000b74 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8000b62:	f002 fc95 	bl	8003490 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
  count_1++;
 8000b66:	4b04      	ldr	r3, [pc, #16]	; (8000b78 <TIM1_UP_TIM10_IRQHandler+0x1c>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	3301      	adds	r3, #1
 8000b6c:	4a02      	ldr	r2, [pc, #8]	; (8000b78 <TIM1_UP_TIM10_IRQHandler+0x1c>)
 8000b6e:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000b70:	bf00      	nop
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	200002c4 	.word	0x200002c4
 8000b78:	200002bc 	.word	0x200002bc

08000b7c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000b80:	4802      	ldr	r0, [pc, #8]	; (8000b8c <TIM2_IRQHandler+0x10>)
 8000b82:	f002 fc85 	bl	8003490 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  //displayTime(count_1/1000);
  /* USER CODE END TIM2_IRQn 1 */
}
 8000b86:	bf00      	nop
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	20000310 	.word	0x20000310

08000b90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b086      	sub	sp, #24
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b98:	4a14      	ldr	r2, [pc, #80]	; (8000bec <_sbrk+0x5c>)
 8000b9a:	4b15      	ldr	r3, [pc, #84]	; (8000bf0 <_sbrk+0x60>)
 8000b9c:	1ad3      	subs	r3, r2, r3
 8000b9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ba0:	697b      	ldr	r3, [r7, #20]
 8000ba2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ba4:	4b13      	ldr	r3, [pc, #76]	; (8000bf4 <_sbrk+0x64>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d102      	bne.n	8000bb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bac:	4b11      	ldr	r3, [pc, #68]	; (8000bf4 <_sbrk+0x64>)
 8000bae:	4a12      	ldr	r2, [pc, #72]	; (8000bf8 <_sbrk+0x68>)
 8000bb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bb2:	4b10      	ldr	r3, [pc, #64]	; (8000bf4 <_sbrk+0x64>)
 8000bb4:	681a      	ldr	r2, [r3, #0]
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	4413      	add	r3, r2
 8000bba:	693a      	ldr	r2, [r7, #16]
 8000bbc:	429a      	cmp	r2, r3
 8000bbe:	d207      	bcs.n	8000bd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bc0:	f004 f848 	bl	8004c54 <__errno>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	220c      	movs	r2, #12
 8000bc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bca:	f04f 33ff 	mov.w	r3, #4294967295
 8000bce:	e009      	b.n	8000be4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bd0:	4b08      	ldr	r3, [pc, #32]	; (8000bf4 <_sbrk+0x64>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bd6:	4b07      	ldr	r3, [pc, #28]	; (8000bf4 <_sbrk+0x64>)
 8000bd8:	681a      	ldr	r2, [r3, #0]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	4413      	add	r3, r2
 8000bde:	4a05      	ldr	r2, [pc, #20]	; (8000bf4 <_sbrk+0x64>)
 8000be0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000be2:	68fb      	ldr	r3, [r7, #12]
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	3718      	adds	r7, #24
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	20080000 	.word	0x20080000
 8000bf0:	00000400 	.word	0x00000400
 8000bf4:	200002c0 	.word	0x200002c0
 8000bf8:	20000900 	.word	0x20000900

08000bfc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c00:	4b06      	ldr	r3, [pc, #24]	; (8000c1c <SystemInit+0x20>)
 8000c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c06:	4a05      	ldr	r2, [pc, #20]	; (8000c1c <SystemInit+0x20>)
 8000c08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c10:	bf00      	nop
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	e000ed00 	.word	0xe000ed00

08000c20 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b088      	sub	sp, #32
 8000c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c26:	f107 0310 	add.w	r3, r7, #16
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	601a      	str	r2, [r3, #0]
 8000c2e:	605a      	str	r2, [r3, #4]
 8000c30:	609a      	str	r2, [r3, #8]
 8000c32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c34:	1d3b      	adds	r3, r7, #4
 8000c36:	2200      	movs	r2, #0
 8000c38:	601a      	str	r2, [r3, #0]
 8000c3a:	605a      	str	r2, [r3, #4]
 8000c3c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000c3e:	4b20      	ldr	r3, [pc, #128]	; (8000cc0 <MX_TIM1_Init+0xa0>)
 8000c40:	4a20      	ldr	r2, [pc, #128]	; (8000cc4 <MX_TIM1_Init+0xa4>)
 8000c42:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 216-1;
 8000c44:	4b1e      	ldr	r3, [pc, #120]	; (8000cc0 <MX_TIM1_Init+0xa0>)
 8000c46:	22d7      	movs	r2, #215	; 0xd7
 8000c48:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c4a:	4b1d      	ldr	r3, [pc, #116]	; (8000cc0 <MX_TIM1_Init+0xa0>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8000c50:	4b1b      	ldr	r3, [pc, #108]	; (8000cc0 <MX_TIM1_Init+0xa0>)
 8000c52:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c56:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c58:	4b19      	ldr	r3, [pc, #100]	; (8000cc0 <MX_TIM1_Init+0xa0>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000c5e:	4b18      	ldr	r3, [pc, #96]	; (8000cc0 <MX_TIM1_Init+0xa0>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c64:	4b16      	ldr	r3, [pc, #88]	; (8000cc0 <MX_TIM1_Init+0xa0>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000c6a:	4815      	ldr	r0, [pc, #84]	; (8000cc0 <MX_TIM1_Init+0xa0>)
 8000c6c:	f002 fb40 	bl	80032f0 <HAL_TIM_Base_Init>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000c76:	f7ff ff1d 	bl	8000ab4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c7e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000c80:	f107 0310 	add.w	r3, r7, #16
 8000c84:	4619      	mov	r1, r3
 8000c86:	480e      	ldr	r0, [pc, #56]	; (8000cc0 <MX_TIM1_Init+0xa0>)
 8000c88:	f002 fd22 	bl	80036d0 <HAL_TIM_ConfigClockSource>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000c92:	f7ff ff0f 	bl	8000ab4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c96:	2300      	movs	r3, #0
 8000c98:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ca2:	1d3b      	adds	r3, r7, #4
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4806      	ldr	r0, [pc, #24]	; (8000cc0 <MX_TIM1_Init+0xa0>)
 8000ca8:	f002 ff48 	bl	8003b3c <HAL_TIMEx_MasterConfigSynchronization>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000cb2:	f7ff feff 	bl	8000ab4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000cb6:	bf00      	nop
 8000cb8:	3720      	adds	r7, #32
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	200002c4 	.word	0x200002c4
 8000cc4:	40010000 	.word	0x40010000

08000cc8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b088      	sub	sp, #32
 8000ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cce:	f107 0310 	add.w	r3, r7, #16
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	605a      	str	r2, [r3, #4]
 8000cd8:	609a      	str	r2, [r3, #8]
 8000cda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cdc:	1d3b      	adds	r3, r7, #4
 8000cde:	2200      	movs	r2, #0
 8000ce0:	601a      	str	r2, [r3, #0]
 8000ce2:	605a      	str	r2, [r3, #4]
 8000ce4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ce6:	4b1e      	ldr	r3, [pc, #120]	; (8000d60 <MX_TIM2_Init+0x98>)
 8000ce8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000cec:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 432-1;
 8000cee:	4b1c      	ldr	r3, [pc, #112]	; (8000d60 <MX_TIM2_Init+0x98>)
 8000cf0:	f240 12af 	movw	r2, #431	; 0x1af
 8000cf4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cf6:	4b1a      	ldr	r3, [pc, #104]	; (8000d60 <MX_TIM2_Init+0x98>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100000-1;
 8000cfc:	4b18      	ldr	r3, [pc, #96]	; (8000d60 <MX_TIM2_Init+0x98>)
 8000cfe:	4a19      	ldr	r2, [pc, #100]	; (8000d64 <MX_TIM2_Init+0x9c>)
 8000d00:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d02:	4b17      	ldr	r3, [pc, #92]	; (8000d60 <MX_TIM2_Init+0x98>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d08:	4b15      	ldr	r3, [pc, #84]	; (8000d60 <MX_TIM2_Init+0x98>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d0e:	4814      	ldr	r0, [pc, #80]	; (8000d60 <MX_TIM2_Init+0x98>)
 8000d10:	f002 faee 	bl	80032f0 <HAL_TIM_Base_Init>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000d1a:	f7ff fecb 	bl	8000ab4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d22:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d24:	f107 0310 	add.w	r3, r7, #16
 8000d28:	4619      	mov	r1, r3
 8000d2a:	480d      	ldr	r0, [pc, #52]	; (8000d60 <MX_TIM2_Init+0x98>)
 8000d2c:	f002 fcd0 	bl	80036d0 <HAL_TIM_ConfigClockSource>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000d36:	f7ff febd 	bl	8000ab4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d42:	1d3b      	adds	r3, r7, #4
 8000d44:	4619      	mov	r1, r3
 8000d46:	4806      	ldr	r0, [pc, #24]	; (8000d60 <MX_TIM2_Init+0x98>)
 8000d48:	f002 fef8 	bl	8003b3c <HAL_TIMEx_MasterConfigSynchronization>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000d52:	f7ff feaf 	bl	8000ab4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d56:	bf00      	nop
 8000d58:	3720      	adds	r7, #32
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	20000310 	.word	0x20000310
 8000d64:	0001869f 	.word	0x0001869f

08000d68 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b084      	sub	sp, #16
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a1a      	ldr	r2, [pc, #104]	; (8000de0 <HAL_TIM_Base_MspInit+0x78>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d114      	bne.n	8000da4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000d7a:	4b1a      	ldr	r3, [pc, #104]	; (8000de4 <HAL_TIM_Base_MspInit+0x7c>)
 8000d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d7e:	4a19      	ldr	r2, [pc, #100]	; (8000de4 <HAL_TIM_Base_MspInit+0x7c>)
 8000d80:	f043 0301 	orr.w	r3, r3, #1
 8000d84:	6453      	str	r3, [r2, #68]	; 0x44
 8000d86:	4b17      	ldr	r3, [pc, #92]	; (8000de4 <HAL_TIM_Base_MspInit+0x7c>)
 8000d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	60fb      	str	r3, [r7, #12]
 8000d90:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8000d92:	2200      	movs	r2, #0
 8000d94:	2101      	movs	r1, #1
 8000d96:	2019      	movs	r0, #25
 8000d98:	f000 fae3 	bl	8001362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000d9c:	2019      	movs	r0, #25
 8000d9e:	f000 fafc 	bl	800139a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000da2:	e018      	b.n	8000dd6 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM2)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000dac:	d113      	bne.n	8000dd6 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000dae:	4b0d      	ldr	r3, [pc, #52]	; (8000de4 <HAL_TIM_Base_MspInit+0x7c>)
 8000db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000db2:	4a0c      	ldr	r2, [pc, #48]	; (8000de4 <HAL_TIM_Base_MspInit+0x7c>)
 8000db4:	f043 0301 	orr.w	r3, r3, #1
 8000db8:	6413      	str	r3, [r2, #64]	; 0x40
 8000dba:	4b0a      	ldr	r3, [pc, #40]	; (8000de4 <HAL_TIM_Base_MspInit+0x7c>)
 8000dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dbe:	f003 0301 	and.w	r3, r3, #1
 8000dc2:	60bb      	str	r3, [r7, #8]
 8000dc4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	2102      	movs	r1, #2
 8000dca:	201c      	movs	r0, #28
 8000dcc:	f000 fac9 	bl	8001362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000dd0:	201c      	movs	r0, #28
 8000dd2:	f000 fae2 	bl	800139a <HAL_NVIC_EnableIRQ>
}
 8000dd6:	bf00      	nop
 8000dd8:	3710      	adds	r7, #16
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	40010000 	.word	0x40010000
 8000de4:	40023800 	.word	0x40023800

08000de8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000dec:	4b14      	ldr	r3, [pc, #80]	; (8000e40 <MX_USART3_UART_Init+0x58>)
 8000dee:	4a15      	ldr	r2, [pc, #84]	; (8000e44 <MX_USART3_UART_Init+0x5c>)
 8000df0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000df2:	4b13      	ldr	r3, [pc, #76]	; (8000e40 <MX_USART3_UART_Init+0x58>)
 8000df4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000df8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000dfa:	4b11      	ldr	r3, [pc, #68]	; (8000e40 <MX_USART3_UART_Init+0x58>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e00:	4b0f      	ldr	r3, [pc, #60]	; (8000e40 <MX_USART3_UART_Init+0x58>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e06:	4b0e      	ldr	r3, [pc, #56]	; (8000e40 <MX_USART3_UART_Init+0x58>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e0c:	4b0c      	ldr	r3, [pc, #48]	; (8000e40 <MX_USART3_UART_Init+0x58>)
 8000e0e:	220c      	movs	r2, #12
 8000e10:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e12:	4b0b      	ldr	r3, [pc, #44]	; (8000e40 <MX_USART3_UART_Init+0x58>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e18:	4b09      	ldr	r3, [pc, #36]	; (8000e40 <MX_USART3_UART_Init+0x58>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e1e:	4b08      	ldr	r3, [pc, #32]	; (8000e40 <MX_USART3_UART_Init+0x58>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e24:	4b06      	ldr	r3, [pc, #24]	; (8000e40 <MX_USART3_UART_Init+0x58>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e2a:	4805      	ldr	r0, [pc, #20]	; (8000e40 <MX_USART3_UART_Init+0x58>)
 8000e2c:	f002 ff32 	bl	8003c94 <HAL_UART_Init>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000e36:	f7ff fe3d 	bl	8000ab4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e3a:	bf00      	nop
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	2000035c 	.word	0x2000035c
 8000e44:	40004800 	.word	0x40004800

08000e48 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b0ae      	sub	sp, #184	; 0xb8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e50:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000e54:	2200      	movs	r2, #0
 8000e56:	601a      	str	r2, [r3, #0]
 8000e58:	605a      	str	r2, [r3, #4]
 8000e5a:	609a      	str	r2, [r3, #8]
 8000e5c:	60da      	str	r2, [r3, #12]
 8000e5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e60:	f107 0314 	add.w	r3, r7, #20
 8000e64:	2290      	movs	r2, #144	; 0x90
 8000e66:	2100      	movs	r1, #0
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f003 ff1d 	bl	8004ca8 <memset>
  if(uartHandle->Instance==USART3)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4a22      	ldr	r2, [pc, #136]	; (8000efc <HAL_UART_MspInit+0xb4>)
 8000e74:	4293      	cmp	r3, r2
 8000e76:	d13c      	bne.n	8000ef2 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000e78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e7c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e82:	f107 0314 	add.w	r3, r7, #20
 8000e86:	4618      	mov	r0, r3
 8000e88:	f001 fe0a 	bl	8002aa0 <HAL_RCCEx_PeriphCLKConfig>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000e92:	f7ff fe0f 	bl	8000ab4 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e96:	4b1a      	ldr	r3, [pc, #104]	; (8000f00 <HAL_UART_MspInit+0xb8>)
 8000e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e9a:	4a19      	ldr	r2, [pc, #100]	; (8000f00 <HAL_UART_MspInit+0xb8>)
 8000e9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ea0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ea2:	4b17      	ldr	r3, [pc, #92]	; (8000f00 <HAL_UART_MspInit+0xb8>)
 8000ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000eaa:	613b      	str	r3, [r7, #16]
 8000eac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eae:	4b14      	ldr	r3, [pc, #80]	; (8000f00 <HAL_UART_MspInit+0xb8>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb2:	4a13      	ldr	r2, [pc, #76]	; (8000f00 <HAL_UART_MspInit+0xb8>)
 8000eb4:	f043 0308 	orr.w	r3, r3, #8
 8000eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eba:	4b11      	ldr	r3, [pc, #68]	; (8000f00 <HAL_UART_MspInit+0xb8>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ebe:	f003 0308 	and.w	r3, r3, #8
 8000ec2:	60fb      	str	r3, [r7, #12]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000ec6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000eca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ece:	2302      	movs	r3, #2
 8000ed0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eda:	2303      	movs	r3, #3
 8000edc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ee0:	2307      	movs	r3, #7
 8000ee2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ee6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000eea:	4619      	mov	r1, r3
 8000eec:	4805      	ldr	r0, [pc, #20]	; (8000f04 <HAL_UART_MspInit+0xbc>)
 8000eee:	f000 fd95 	bl	8001a1c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000ef2:	bf00      	nop
 8000ef4:	37b8      	adds	r7, #184	; 0xb8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40004800 	.word	0x40004800
 8000f00:	40023800 	.word	0x40023800
 8000f04:	40020c00 	.word	0x40020c00

08000f08 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000f0c:	4b14      	ldr	r3, [pc, #80]	; (8000f60 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f0e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000f12:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000f14:	4b12      	ldr	r3, [pc, #72]	; (8000f60 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f16:	2206      	movs	r2, #6
 8000f18:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000f1a:	4b11      	ldr	r3, [pc, #68]	; (8000f60 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f1c:	2202      	movs	r2, #2
 8000f1e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000f20:	4b0f      	ldr	r3, [pc, #60]	; (8000f60 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000f26:	4b0e      	ldr	r3, [pc, #56]	; (8000f60 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f28:	2202      	movs	r2, #2
 8000f2a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000f2c:	4b0c      	ldr	r3, [pc, #48]	; (8000f60 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f2e:	2201      	movs	r2, #1
 8000f30:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000f32:	4b0b      	ldr	r3, [pc, #44]	; (8000f60 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000f38:	4b09      	ldr	r3, [pc, #36]	; (8000f60 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000f3e:	4b08      	ldr	r3, [pc, #32]	; (8000f60 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f40:	2201      	movs	r2, #1
 8000f42:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000f44:	4b06      	ldr	r3, [pc, #24]	; (8000f60 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000f4a:	4805      	ldr	r0, [pc, #20]	; (8000f60 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f4c:	f000 ff2b 	bl	8001da6 <HAL_PCD_Init>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000f56:	f7ff fdad 	bl	8000ab4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000f5a:	bf00      	nop
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	200003e4 	.word	0x200003e4

08000f64 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b0ae      	sub	sp, #184	; 0xb8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f6c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000f70:	2200      	movs	r2, #0
 8000f72:	601a      	str	r2, [r3, #0]
 8000f74:	605a      	str	r2, [r3, #4]
 8000f76:	609a      	str	r2, [r3, #8]
 8000f78:	60da      	str	r2, [r3, #12]
 8000f7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f7c:	f107 0314 	add.w	r3, r7, #20
 8000f80:	2290      	movs	r2, #144	; 0x90
 8000f82:	2100      	movs	r1, #0
 8000f84:	4618      	mov	r0, r3
 8000f86:	f003 fe8f 	bl	8004ca8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f92:	d159      	bne.n	8001048 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000f94:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000f98:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fa0:	f107 0314 	add.w	r3, r7, #20
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f001 fd7b 	bl	8002aa0 <HAL_RCCEx_PeriphCLKConfig>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8000fb0:	f7ff fd80 	bl	8000ab4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb4:	4b26      	ldr	r3, [pc, #152]	; (8001050 <HAL_PCD_MspInit+0xec>)
 8000fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb8:	4a25      	ldr	r2, [pc, #148]	; (8001050 <HAL_PCD_MspInit+0xec>)
 8000fba:	f043 0301 	orr.w	r3, r3, #1
 8000fbe:	6313      	str	r3, [r2, #48]	; 0x30
 8000fc0:	4b23      	ldr	r3, [pc, #140]	; (8001050 <HAL_PCD_MspInit+0xec>)
 8000fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc4:	f003 0301 	and.w	r3, r3, #1
 8000fc8:	613b      	str	r3, [r7, #16]
 8000fca:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000fcc:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000fd0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd4:	2302      	movs	r3, #2
 8000fd6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000fe6:	230a      	movs	r3, #10
 8000fe8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fec:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	4818      	ldr	r0, [pc, #96]	; (8001054 <HAL_PCD_MspInit+0xf0>)
 8000ff4:	f000 fd12 	bl	8001a1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000ff8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ffc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001000:	2300      	movs	r3, #0
 8001002:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001006:	2300      	movs	r3, #0
 8001008:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800100c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001010:	4619      	mov	r1, r3
 8001012:	4810      	ldr	r0, [pc, #64]	; (8001054 <HAL_PCD_MspInit+0xf0>)
 8001014:	f000 fd02 	bl	8001a1c <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001018:	4b0d      	ldr	r3, [pc, #52]	; (8001050 <HAL_PCD_MspInit+0xec>)
 800101a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800101c:	4a0c      	ldr	r2, [pc, #48]	; (8001050 <HAL_PCD_MspInit+0xec>)
 800101e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001022:	6353      	str	r3, [r2, #52]	; 0x34
 8001024:	4b0a      	ldr	r3, [pc, #40]	; (8001050 <HAL_PCD_MspInit+0xec>)
 8001026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001028:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800102c:	60fb      	str	r3, [r7, #12]
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	4b07      	ldr	r3, [pc, #28]	; (8001050 <HAL_PCD_MspInit+0xec>)
 8001032:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001034:	4a06      	ldr	r2, [pc, #24]	; (8001050 <HAL_PCD_MspInit+0xec>)
 8001036:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800103a:	6453      	str	r3, [r2, #68]	; 0x44
 800103c:	4b04      	ldr	r3, [pc, #16]	; (8001050 <HAL_PCD_MspInit+0xec>)
 800103e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001040:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001044:	60bb      	str	r3, [r7, #8]
 8001046:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001048:	bf00      	nop
 800104a:	37b8      	adds	r7, #184	; 0xb8
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	40023800 	.word	0x40023800
 8001054:	40020000 	.word	0x40020000

08001058 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001058:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001090 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800105c:	480d      	ldr	r0, [pc, #52]	; (8001094 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800105e:	490e      	ldr	r1, [pc, #56]	; (8001098 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001060:	4a0e      	ldr	r2, [pc, #56]	; (800109c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001062:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001064:	e002      	b.n	800106c <LoopCopyDataInit>

08001066 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001066:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001068:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800106a:	3304      	adds	r3, #4

0800106c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800106c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800106e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001070:	d3f9      	bcc.n	8001066 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001072:	4a0b      	ldr	r2, [pc, #44]	; (80010a0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001074:	4c0b      	ldr	r4, [pc, #44]	; (80010a4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001076:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001078:	e001      	b.n	800107e <LoopFillZerobss>

0800107a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800107a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800107c:	3204      	adds	r2, #4

0800107e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800107e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001080:	d3fb      	bcc.n	800107a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001082:	f7ff fdbb 	bl	8000bfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001086:	f003 fdeb 	bl	8004c60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800108a:	f7ff fc5b 	bl	8000944 <main>
  bx  lr    
 800108e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001090:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001094:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001098:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800109c:	0800561c 	.word	0x0800561c
  ldr r2, =_sbss
 80010a0:	200001b0 	.word	0x200001b0
  ldr r4, =_ebss
 80010a4:	20000900 	.word	0x20000900

080010a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010a8:	e7fe      	b.n	80010a8 <ADC_IRQHandler>

080010aa <HAL_Init>:
 * @note   SysTick is used as time base for the HAL_Delay() function, the application
 *         need to ensure that the SysTick time base is always set to 1 millisecond
 *         to have correct HAL operation.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_Init(void) {
 80010aa:	b580      	push	{r7, lr}
 80010ac:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

	/* Set Interrupt Group Priority */
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010ae:	2003      	movs	r0, #3
 80010b0:	f000 f94c 	bl	800134c <HAL_NVIC_SetPriorityGrouping>

	/* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
	HAL_InitTick(TICK_INT_PRIORITY);
 80010b4:	2000      	movs	r0, #0
 80010b6:	f000 f805 	bl	80010c4 <HAL_InitTick>

	/* Init the low level hardware */
	HAL_MspInit();
 80010ba:	f7ff fd01 	bl	8000ac0 <HAL_MspInit>

	/* Return function status */
	return HAL_OK;
 80010be:	2300      	movs	r3, #0
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <HAL_InitTick>:
 *       The function is declared as __weak  to be overwritten  in case of other
 *       implementation  in user file.
 * @param TickPriority Tick interrupt priority.
 * @retval HAL status
 */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority) {
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
	/* Configure the SysTick to have interrupt in 1ms time basis*/
	if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U) {
 80010cc:	4b12      	ldr	r3, [pc, #72]	; (8001118 <HAL_InitTick+0x54>)
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	4b12      	ldr	r3, [pc, #72]	; (800111c <HAL_InitTick+0x58>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	4619      	mov	r1, r3
 80010d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010da:	fbb3 f3f1 	udiv	r3, r3, r1
 80010de:	fbb2 f3f3 	udiv	r3, r2, r3
 80010e2:	4618      	mov	r0, r3
 80010e4:	f000 f967 	bl	80013b6 <HAL_SYSTICK_Config>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <HAL_InitTick+0x2e>
		return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	e00e      	b.n	8001110 <HAL_InitTick+0x4c>
	}

	/* Configure the SysTick IRQ priority */
	if (TickPriority < (1UL << __NVIC_PRIO_BITS)) {
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2b0f      	cmp	r3, #15
 80010f6:	d80a      	bhi.n	800110e <HAL_InitTick+0x4a>
		HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010f8:	2200      	movs	r2, #0
 80010fa:	6879      	ldr	r1, [r7, #4]
 80010fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001100:	f000 f92f 	bl	8001362 <HAL_NVIC_SetPriority>
		uwTickPrio = TickPriority;
 8001104:	4a06      	ldr	r2, [pc, #24]	; (8001120 <HAL_InitTick+0x5c>)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	6013      	str	r3, [r2, #0]
	} else {
		return HAL_ERROR;
	}

	/* Return function status */
	return HAL_OK;
 800110a:	2300      	movs	r3, #0
 800110c:	e000      	b.n	8001110 <HAL_InitTick+0x4c>
		return HAL_ERROR;
 800110e:	2301      	movs	r3, #1
}
 8001110:	4618      	mov	r0, r3
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20000000 	.word	0x20000000
 800111c:	20000008 	.word	0x20000008
 8001120:	20000004 	.word	0x20000004

08001124 <HAL_IncTick>:
 *       in SysTick ISR.
 * @note This function is declared as __weak to be overwritten in case of other 
 *      implementations in user file.
 * @retval None
 */
__weak void HAL_IncTick(void) {
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
	uwTick += uwTickFreq;
 8001128:	4b06      	ldr	r3, [pc, #24]	; (8001144 <HAL_IncTick+0x20>)
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	461a      	mov	r2, r3
 800112e:	4b06      	ldr	r3, [pc, #24]	; (8001148 <HAL_IncTick+0x24>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4413      	add	r3, r2
 8001134:	4a04      	ldr	r2, [pc, #16]	; (8001148 <HAL_IncTick+0x24>)
 8001136:	6013      	str	r3, [r2, #0]
}
 8001138:	bf00      	nop
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	20000008 	.word	0x20000008
 8001148:	200008ec 	.word	0x200008ec

0800114c <HAL_GetTick>:
 * @brief Provides a tick value in millisecond.
 * @note This function is declared as __weak to be overwritten in case of other 
 *       implementations in user file.
 * @retval tick value
 */
__weak uint32_t HAL_GetTick(void) {
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
	return uwTick;
 8001150:	4b03      	ldr	r3, [pc, #12]	; (8001160 <HAL_GetTick+0x14>)
 8001152:	681b      	ldr	r3, [r3, #0]
}
 8001154:	4618      	mov	r0, r3
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	200008ec 	.word	0x200008ec

08001164 <HAL_Delay>:
 * @note This function is declared as __weak to be overwritten in case of other
 *       implementations in user file.
 * @param Delay  specifies the delay time length, in milliseconds.
 * @retval None
 */
__weak void HAL_Delay(uint32_t Delay) {
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = HAL_GetTick();
 800116c:	f7ff ffee 	bl	800114c <HAL_GetTick>
 8001170:	60b8      	str	r0, [r7, #8]
	uint32_t wait = Delay;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	60fb      	str	r3, [r7, #12]

	/* Add a freq to guarantee minimum wait */
	if (wait < HAL_MAX_DELAY) {
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800117c:	d005      	beq.n	800118a <HAL_Delay+0x26>
		wait += (uint32_t) (uwTickFreq);
 800117e:	4b0a      	ldr	r3, [pc, #40]	; (80011a8 <HAL_Delay+0x44>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	461a      	mov	r2, r3
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	4413      	add	r3, r2
 8001188:	60fb      	str	r3, [r7, #12]
	}

	while ((HAL_GetTick() - tickstart) < wait) {
 800118a:	bf00      	nop
 800118c:	f7ff ffde 	bl	800114c <HAL_GetTick>
 8001190:	4602      	mov	r2, r0
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	68fa      	ldr	r2, [r7, #12]
 8001198:	429a      	cmp	r2, r3
 800119a:	d8f7      	bhi.n	800118c <HAL_Delay+0x28>
	}
}
 800119c:	bf00      	nop
 800119e:	bf00      	nop
 80011a0:	3710      	adds	r7, #16
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	20000008 	.word	0x20000008

080011ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b085      	sub	sp, #20
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	f003 0307 	and.w	r3, r3, #7
 80011ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011bc:	4b0b      	ldr	r3, [pc, #44]	; (80011ec <__NVIC_SetPriorityGrouping+0x40>)
 80011be:	68db      	ldr	r3, [r3, #12]
 80011c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011c2:	68ba      	ldr	r2, [r7, #8]
 80011c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011c8:	4013      	ands	r3, r2
 80011ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80011d4:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <__NVIC_SetPriorityGrouping+0x44>)
 80011d6:	4313      	orrs	r3, r2
 80011d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011da:	4a04      	ldr	r2, [pc, #16]	; (80011ec <__NVIC_SetPriorityGrouping+0x40>)
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	60d3      	str	r3, [r2, #12]
}
 80011e0:	bf00      	nop
 80011e2:	3714      	adds	r7, #20
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	e000ed00 	.word	0xe000ed00
 80011f0:	05fa0000 	.word	0x05fa0000

080011f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011f8:	4b04      	ldr	r3, [pc, #16]	; (800120c <__NVIC_GetPriorityGrouping+0x18>)
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	0a1b      	lsrs	r3, r3, #8
 80011fe:	f003 0307 	and.w	r3, r3, #7
}
 8001202:	4618      	mov	r0, r3
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr
 800120c:	e000ed00 	.word	0xe000ed00

08001210 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	4603      	mov	r3, r0
 8001218:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800121a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121e:	2b00      	cmp	r3, #0
 8001220:	db0b      	blt.n	800123a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	f003 021f 	and.w	r2, r3, #31
 8001228:	4907      	ldr	r1, [pc, #28]	; (8001248 <__NVIC_EnableIRQ+0x38>)
 800122a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122e:	095b      	lsrs	r3, r3, #5
 8001230:	2001      	movs	r0, #1
 8001232:	fa00 f202 	lsl.w	r2, r0, r2
 8001236:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800123a:	bf00      	nop
 800123c:	370c      	adds	r7, #12
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	e000e100 	.word	0xe000e100

0800124c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	6039      	str	r1, [r7, #0]
 8001256:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125c:	2b00      	cmp	r3, #0
 800125e:	db0a      	blt.n	8001276 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	b2da      	uxtb	r2, r3
 8001264:	490c      	ldr	r1, [pc, #48]	; (8001298 <__NVIC_SetPriority+0x4c>)
 8001266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126a:	0112      	lsls	r2, r2, #4
 800126c:	b2d2      	uxtb	r2, r2
 800126e:	440b      	add	r3, r1
 8001270:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001274:	e00a      	b.n	800128c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	b2da      	uxtb	r2, r3
 800127a:	4908      	ldr	r1, [pc, #32]	; (800129c <__NVIC_SetPriority+0x50>)
 800127c:	79fb      	ldrb	r3, [r7, #7]
 800127e:	f003 030f 	and.w	r3, r3, #15
 8001282:	3b04      	subs	r3, #4
 8001284:	0112      	lsls	r2, r2, #4
 8001286:	b2d2      	uxtb	r2, r2
 8001288:	440b      	add	r3, r1
 800128a:	761a      	strb	r2, [r3, #24]
}
 800128c:	bf00      	nop
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr
 8001298:	e000e100 	.word	0xe000e100
 800129c:	e000ed00 	.word	0xe000ed00

080012a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b089      	sub	sp, #36	; 0x24
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	60f8      	str	r0, [r7, #12]
 80012a8:	60b9      	str	r1, [r7, #8]
 80012aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	f003 0307 	and.w	r3, r3, #7
 80012b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012b4:	69fb      	ldr	r3, [r7, #28]
 80012b6:	f1c3 0307 	rsb	r3, r3, #7
 80012ba:	2b04      	cmp	r3, #4
 80012bc:	bf28      	it	cs
 80012be:	2304      	movcs	r3, #4
 80012c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	3304      	adds	r3, #4
 80012c6:	2b06      	cmp	r3, #6
 80012c8:	d902      	bls.n	80012d0 <NVIC_EncodePriority+0x30>
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	3b03      	subs	r3, #3
 80012ce:	e000      	b.n	80012d2 <NVIC_EncodePriority+0x32>
 80012d0:	2300      	movs	r3, #0
 80012d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d4:	f04f 32ff 	mov.w	r2, #4294967295
 80012d8:	69bb      	ldr	r3, [r7, #24]
 80012da:	fa02 f303 	lsl.w	r3, r2, r3
 80012de:	43da      	mvns	r2, r3
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	401a      	ands	r2, r3
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012e8:	f04f 31ff 	mov.w	r1, #4294967295
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	fa01 f303 	lsl.w	r3, r1, r3
 80012f2:	43d9      	mvns	r1, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012f8:	4313      	orrs	r3, r2
         );
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3724      	adds	r7, #36	; 0x24
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
	...

08001308 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	3b01      	subs	r3, #1
 8001314:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001318:	d301      	bcc.n	800131e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800131a:	2301      	movs	r3, #1
 800131c:	e00f      	b.n	800133e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800131e:	4a0a      	ldr	r2, [pc, #40]	; (8001348 <SysTick_Config+0x40>)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	3b01      	subs	r3, #1
 8001324:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001326:	210f      	movs	r1, #15
 8001328:	f04f 30ff 	mov.w	r0, #4294967295
 800132c:	f7ff ff8e 	bl	800124c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001330:	4b05      	ldr	r3, [pc, #20]	; (8001348 <SysTick_Config+0x40>)
 8001332:	2200      	movs	r2, #0
 8001334:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001336:	4b04      	ldr	r3, [pc, #16]	; (8001348 <SysTick_Config+0x40>)
 8001338:	2207      	movs	r2, #7
 800133a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800133c:	2300      	movs	r3, #0
}
 800133e:	4618      	mov	r0, r3
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	e000e010 	.word	0xe000e010

0800134c <HAL_NVIC_SetPriorityGrouping>:
 *                                    0 bits for subpriority
 * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
 *         The pending IRQ priority will be managed only by the subpriority. 
 * @retval None
 */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
	/* Check the parameters */
	assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

	/* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
	NVIC_SetPriorityGrouping(PriorityGroup);
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	f7ff ff29 	bl	80011ac <__NVIC_SetPriorityGrouping>
}
 800135a:	bf00      	nop
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <HAL_NVIC_SetPriority>:
 *         This parameter can be a value between 0 and 15
 *         A lower priority value indicates a higher priority.          
 * @retval None
 */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority,
		uint32_t SubPriority) {
 8001362:	b580      	push	{r7, lr}
 8001364:	b086      	sub	sp, #24
 8001366:	af00      	add	r7, sp, #0
 8001368:	4603      	mov	r3, r0
 800136a:	60b9      	str	r1, [r7, #8]
 800136c:	607a      	str	r2, [r7, #4]
 800136e:	73fb      	strb	r3, [r7, #15]
	uint32_t prioritygroup = 0x00;
 8001370:	2300      	movs	r3, #0
 8001372:	617b      	str	r3, [r7, #20]

	/* Check the parameters */
	assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
	assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

	prioritygroup = NVIC_GetPriorityGrouping();
 8001374:	f7ff ff3e 	bl	80011f4 <__NVIC_GetPriorityGrouping>
 8001378:	6178      	str	r0, [r7, #20]

	NVIC_SetPriority(IRQn,
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	68b9      	ldr	r1, [r7, #8]
 800137e:	6978      	ldr	r0, [r7, #20]
 8001380:	f7ff ff8e 	bl	80012a0 <NVIC_EncodePriority>
 8001384:	4602      	mov	r2, r0
 8001386:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800138a:	4611      	mov	r1, r2
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff ff5d 	bl	800124c <__NVIC_SetPriority>
			NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001392:	bf00      	nop
 8001394:	3718      	adds	r7, #24
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <HAL_NVIC_EnableIRQ>:
 * @param  IRQn External interrupt number.
 *         This parameter can be an enumerator of IRQn_Type enumeration
 *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
 * @retval None
 */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn) {
 800139a:	b580      	push	{r7, lr}
 800139c:	b082      	sub	sp, #8
 800139e:	af00      	add	r7, sp, #0
 80013a0:	4603      	mov	r3, r0
 80013a2:	71fb      	strb	r3, [r7, #7]
	/* Check the parameters */
	assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

	/* Enable interrupt */
	NVIC_EnableIRQ(IRQn);
 80013a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff ff31 	bl	8001210 <__NVIC_EnableIRQ>
}
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <HAL_SYSTICK_Config>:
 *         Counter is in free running mode to generate periodic interrupts.
 * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
 * @retval status:  - 0  Function succeeded.
 *                  - 1  Function failed.
 */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb) {
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b082      	sub	sp, #8
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	6078      	str	r0, [r7, #4]
	return SysTick_Config(TicksNumb);
 80013be:	6878      	ldr	r0, [r7, #4]
 80013c0:	f7ff ffa2 	bl	8001308 <SysTick_Config>
 80013c4:	4603      	mov	r3, r0
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
	...

080013d0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d101      	bne.n	80013e2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	e06a      	b.n	80014b8 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d106      	bne.n	80013fa <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2223      	movs	r2, #35	; 0x23
 80013f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f7ff f94b 	bl	8000690 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013fa:	4b31      	ldr	r3, [pc, #196]	; (80014c0 <HAL_ETH_Init+0xf0>)
 80013fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013fe:	4a30      	ldr	r2, [pc, #192]	; (80014c0 <HAL_ETH_Init+0xf0>)
 8001400:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001404:	6453      	str	r3, [r2, #68]	; 0x44
 8001406:	4b2e      	ldr	r3, [pc, #184]	; (80014c0 <HAL_ETH_Init+0xf0>)
 8001408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800140a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800140e:	60bb      	str	r3, [r7, #8]
 8001410:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001412:	4b2c      	ldr	r3, [pc, #176]	; (80014c4 <HAL_ETH_Init+0xf4>)
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	4a2b      	ldr	r2, [pc, #172]	; (80014c4 <HAL_ETH_Init+0xf4>)
 8001418:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800141c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800141e:	4b29      	ldr	r3, [pc, #164]	; (80014c4 <HAL_ETH_Init+0xf4>)
 8001420:	685a      	ldr	r2, [r3, #4]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	689b      	ldr	r3, [r3, #8]
 8001426:	4927      	ldr	r1, [pc, #156]	; (80014c4 <HAL_ETH_Init+0xf4>)
 8001428:	4313      	orrs	r3, r2
 800142a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800142c:	4b25      	ldr	r3, [pc, #148]	; (80014c4 <HAL_ETH_Init+0xf4>)
 800142e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	6812      	ldr	r2, [r2, #0]
 800143e:	f043 0301 	orr.w	r3, r3, #1
 8001442:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001446:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001448:	f7ff fe80 	bl	800114c <HAL_GetTick>
 800144c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800144e:	e011      	b.n	8001474 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001450:	f7ff fe7c 	bl	800114c <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800145e:	d909      	bls.n	8001474 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2204      	movs	r2, #4
 8001464:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	22e0      	movs	r2, #224	; 0xe0
 800146c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001470:	2301      	movs	r3, #1
 8001472:	e021      	b.n	80014b8 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f003 0301 	and.w	r3, r3, #1
 8001482:	2b00      	cmp	r3, #0
 8001484:	d1e4      	bne.n	8001450 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f000 f958 	bl	800173c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f000 f9ff 	bl	8001890 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f000 fa55 	bl	8001942 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	461a      	mov	r2, r3
 800149e:	2100      	movs	r1, #0
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f000 f9bd 	bl	8001820 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2200      	movs	r2, #0
 80014aa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2210      	movs	r2, #16
 80014b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80014b6:	2300      	movs	r3, #0
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3710      	adds	r7, #16
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40023800 	.word	0x40023800
 80014c4:	40013800 	.word	0x40013800

080014c8 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80014da:	68fa      	ldr	r2, [r7, #12]
 80014dc:	4b51      	ldr	r3, [pc, #324]	; (8001624 <ETH_SetMACConfig+0x15c>)
 80014de:	4013      	ands	r3, r2
 80014e0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	7c1b      	ldrb	r3, [r3, #16]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d102      	bne.n	80014f0 <ETH_SetMACConfig+0x28>
 80014ea:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80014ee:	e000      	b.n	80014f2 <ETH_SetMACConfig+0x2a>
 80014f0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	7c5b      	ldrb	r3, [r3, #17]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d102      	bne.n	8001500 <ETH_SetMACConfig+0x38>
 80014fa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80014fe:	e000      	b.n	8001502 <ETH_SetMACConfig+0x3a>
 8001500:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001502:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001508:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	7fdb      	ldrb	r3, [r3, #31]
 800150e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001510:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001516:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001518:	683a      	ldr	r2, [r7, #0]
 800151a:	7f92      	ldrb	r2, [r2, #30]
 800151c:	2a00      	cmp	r2, #0
 800151e:	d102      	bne.n	8001526 <ETH_SetMACConfig+0x5e>
 8001520:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001524:	e000      	b.n	8001528 <ETH_SetMACConfig+0x60>
 8001526:	2200      	movs	r2, #0
                        macconf->Speed |
 8001528:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	7f1b      	ldrb	r3, [r3, #28]
 800152e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001530:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001536:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	791b      	ldrb	r3, [r3, #4]
 800153c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800153e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001540:	683a      	ldr	r2, [r7, #0]
 8001542:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001546:	2a00      	cmp	r2, #0
 8001548:	d102      	bne.n	8001550 <ETH_SetMACConfig+0x88>
 800154a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800154e:	e000      	b.n	8001552 <ETH_SetMACConfig+0x8a>
 8001550:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001552:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	7bdb      	ldrb	r3, [r3, #15]
 8001558:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800155a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001560:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001568:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800156a:	4313      	orrs	r3, r2
 800156c:	68fa      	ldr	r2, [r7, #12]
 800156e:	4313      	orrs	r3, r2
 8001570:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	68fa      	ldr	r2, [r7, #12]
 8001578:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001582:	2001      	movs	r0, #1
 8001584:	f7ff fdee 	bl	8001164 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	68fa      	ldr	r2, [r7, #12]
 800158e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	699b      	ldr	r3, [r3, #24]
 8001596:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001598:	68fa      	ldr	r2, [r7, #12]
 800159a:	f64f 7341 	movw	r3, #65345	; 0xff41
 800159e:	4013      	ands	r3, r2
 80015a0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015a6:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80015a8:	683a      	ldr	r2, [r7, #0]
 80015aa:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80015ae:	2a00      	cmp	r2, #0
 80015b0:	d101      	bne.n	80015b6 <ETH_SetMACConfig+0xee>
 80015b2:	2280      	movs	r2, #128	; 0x80
 80015b4:	e000      	b.n	80015b8 <ETH_SetMACConfig+0xf0>
 80015b6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80015b8:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80015be:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80015c0:	683a      	ldr	r2, [r7, #0]
 80015c2:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 80015c6:	2a01      	cmp	r2, #1
 80015c8:	d101      	bne.n	80015ce <ETH_SetMACConfig+0x106>
 80015ca:	2208      	movs	r2, #8
 80015cc:	e000      	b.n	80015d0 <ETH_SetMACConfig+0x108>
 80015ce:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80015d0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80015d2:	683a      	ldr	r2, [r7, #0]
 80015d4:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 80015d8:	2a01      	cmp	r2, #1
 80015da:	d101      	bne.n	80015e0 <ETH_SetMACConfig+0x118>
 80015dc:	2204      	movs	r2, #4
 80015de:	e000      	b.n	80015e2 <ETH_SetMACConfig+0x11a>
 80015e0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80015e2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80015e4:	683a      	ldr	r2, [r7, #0]
 80015e6:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 80015ea:	2a01      	cmp	r2, #1
 80015ec:	d101      	bne.n	80015f2 <ETH_SetMACConfig+0x12a>
 80015ee:	2202      	movs	r2, #2
 80015f0:	e000      	b.n	80015f4 <ETH_SetMACConfig+0x12c>
 80015f2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80015f4:	4313      	orrs	r3, r2
 80015f6:	68fa      	ldr	r2, [r7, #12]
 80015f8:	4313      	orrs	r3, r2
 80015fa:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	68fa      	ldr	r2, [r7, #12]
 8001602:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	699b      	ldr	r3, [r3, #24]
 800160a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800160c:	2001      	movs	r0, #1
 800160e:	f7ff fda9 	bl	8001164 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	68fa      	ldr	r2, [r7, #12]
 8001618:	619a      	str	r2, [r3, #24]
}
 800161a:	bf00      	nop
 800161c:	3710      	adds	r7, #16
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	ff20810f 	.word	0xff20810f

08001628 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800163e:	68fa      	ldr	r2, [r7, #12]
 8001640:	4b3d      	ldr	r3, [pc, #244]	; (8001738 <ETH_SetDMAConfig+0x110>)
 8001642:	4013      	ands	r3, r2
 8001644:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	7b1b      	ldrb	r3, [r3, #12]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d102      	bne.n	8001654 <ETH_SetDMAConfig+0x2c>
 800164e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001652:	e000      	b.n	8001656 <ETH_SetDMAConfig+0x2e>
 8001654:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	7b5b      	ldrb	r3, [r3, #13]
 800165a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800165c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800165e:	683a      	ldr	r2, [r7, #0]
 8001660:	7f52      	ldrb	r2, [r2, #29]
 8001662:	2a00      	cmp	r2, #0
 8001664:	d102      	bne.n	800166c <ETH_SetDMAConfig+0x44>
 8001666:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800166a:	e000      	b.n	800166e <ETH_SetDMAConfig+0x46>
 800166c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800166e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	7b9b      	ldrb	r3, [r3, #14]
 8001674:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001676:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800167c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	7f1b      	ldrb	r3, [r3, #28]
 8001682:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001684:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	7f9b      	ldrb	r3, [r3, #30]
 800168a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800168c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001692:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800169a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800169c:	4313      	orrs	r3, r2
 800169e:	68fa      	ldr	r2, [r7, #12]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80016ac:	461a      	mov	r2, r3
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80016ba:	699b      	ldr	r3, [r3, #24]
 80016bc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80016be:	2001      	movs	r0, #1
 80016c0:	f7ff fd50 	bl	8001164 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80016cc:	461a      	mov	r2, r3
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	791b      	ldrb	r3, [r3, #4]
 80016d6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80016dc:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80016e2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80016e8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80016f0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80016f2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016f8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80016fa:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001700:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	6812      	ldr	r2, [r2, #0]
 8001706:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800170a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800170e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800171c:	2001      	movs	r0, #1
 800171e:	f7ff fd21 	bl	8001164 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800172a:	461a      	mov	r2, r3
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	6013      	str	r3, [r2, #0]
}
 8001730:	bf00      	nop
 8001732:	3710      	adds	r7, #16
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	f8de3f23 	.word	0xf8de3f23

0800173c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b0a6      	sub	sp, #152	; 0x98
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001744:	2301      	movs	r3, #1
 8001746:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 800174a:	2301      	movs	r3, #1
 800174c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001750:	2300      	movs	r3, #0
 8001752:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001754:	2300      	movs	r3, #0
 8001756:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800175a:	2301      	movs	r3, #1
 800175c:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001760:	2300      	movs	r3, #0
 8001762:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8001766:	2301      	movs	r3, #1
 8001768:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800176c:	2300      	movs	r3, #0
 800176e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001772:	2300      	movs	r3, #0
 8001774:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001778:	2300      	movs	r3, #0
 800177a:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800177c:	2300      	movs	r3, #0
 800177e:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001782:	2300      	movs	r3, #0
 8001784:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001786:	2300      	movs	r3, #0
 8001788:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800178c:	2300      	movs	r3, #0
 800178e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001792:	2300      	movs	r3, #0
 8001794:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001798:	2300      	movs	r3, #0
 800179a:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800179e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80017a2:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80017a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80017a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80017aa:	2300      	movs	r3, #0
 80017ac:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80017b0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80017b4:	4619      	mov	r1, r3
 80017b6:	6878      	ldr	r0, [r7, #4]
 80017b8:	f7ff fe86 	bl	80014c8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80017bc:	2301      	movs	r3, #1
 80017be:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80017c0:	2301      	movs	r3, #1
 80017c2:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80017c4:	2301      	movs	r3, #1
 80017c6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80017ca:	2301      	movs	r3, #1
 80017cc:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80017ce:	2300      	movs	r3, #0
 80017d0:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80017d2:	2300      	movs	r3, #0
 80017d4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80017d8:	2300      	movs	r3, #0
 80017da:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80017de:	2300      	movs	r3, #0
 80017e0:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80017e2:	2301      	movs	r3, #1
 80017e4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80017e8:	2301      	movs	r3, #1
 80017ea:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80017ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017f0:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80017f2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80017f6:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80017f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017fc:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80017fe:	2301      	movs	r3, #1
 8001800:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001804:	2300      	movs	r3, #0
 8001806:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001808:	2300      	movs	r3, #0
 800180a:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800180c:	f107 0308 	add.w	r3, r7, #8
 8001810:	4619      	mov	r1, r3
 8001812:	6878      	ldr	r0, [r7, #4]
 8001814:	f7ff ff08 	bl	8001628 <ETH_SetDMAConfig>
}
 8001818:	bf00      	nop
 800181a:	3798      	adds	r7, #152	; 0x98
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}

08001820 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001820:	b480      	push	{r7}
 8001822:	b087      	sub	sp, #28
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	60b9      	str	r1, [r7, #8]
 800182a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	3305      	adds	r3, #5
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	021b      	lsls	r3, r3, #8
 8001834:	687a      	ldr	r2, [r7, #4]
 8001836:	3204      	adds	r2, #4
 8001838:	7812      	ldrb	r2, [r2, #0]
 800183a:	4313      	orrs	r3, r2
 800183c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800183e:	68ba      	ldr	r2, [r7, #8]
 8001840:	4b11      	ldr	r3, [pc, #68]	; (8001888 <ETH_MACAddressConfig+0x68>)
 8001842:	4413      	add	r3, r2
 8001844:	461a      	mov	r2, r3
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	3303      	adds	r3, #3
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	061a      	lsls	r2, r3, #24
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	3302      	adds	r3, #2
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	041b      	lsls	r3, r3, #16
 800185a:	431a      	orrs	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3301      	adds	r3, #1
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	021b      	lsls	r3, r3, #8
 8001864:	4313      	orrs	r3, r2
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	7812      	ldrb	r2, [r2, #0]
 800186a:	4313      	orrs	r3, r2
 800186c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800186e:	68ba      	ldr	r2, [r7, #8]
 8001870:	4b06      	ldr	r3, [pc, #24]	; (800188c <ETH_MACAddressConfig+0x6c>)
 8001872:	4413      	add	r3, r2
 8001874:	461a      	mov	r2, r3
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	6013      	str	r3, [r2, #0]
}
 800187a:	bf00      	nop
 800187c:	371c      	adds	r7, #28
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	40028040 	.word	0x40028040
 800188c:	40028044 	.word	0x40028044

08001890 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001890:	b480      	push	{r7}
 8001892:	b085      	sub	sp, #20
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001898:	2300      	movs	r3, #0
 800189a:	60fb      	str	r3, [r7, #12]
 800189c:	e03e      	b.n	800191c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	68d9      	ldr	r1, [r3, #12]
 80018a2:	68fa      	ldr	r2, [r7, #12]
 80018a4:	4613      	mov	r3, r2
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	4413      	add	r3, r2
 80018aa:	00db      	lsls	r3, r3, #3
 80018ac:	440b      	add	r3, r1
 80018ae:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	2200      	movs	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	2200      	movs	r2, #0
 80018ba:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	2200      	movs	r2, #0
 80018c0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	2200      	movs	r2, #0
 80018c6:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80018c8:	68b9      	ldr	r1, [r7, #8]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	68fa      	ldr	r2, [r7, #12]
 80018ce:	3206      	adds	r2, #6
 80018d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d80c      	bhi.n	8001900 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	68d9      	ldr	r1, [r3, #12]
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	1c5a      	adds	r2, r3, #1
 80018ee:	4613      	mov	r3, r2
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	4413      	add	r3, r2
 80018f4:	00db      	lsls	r3, r3, #3
 80018f6:	440b      	add	r3, r1
 80018f8:	461a      	mov	r2, r3
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	60da      	str	r2, [r3, #12]
 80018fe:	e004      	b.n	800190a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	461a      	mov	r2, r3
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8001912:	68bb      	ldr	r3, [r7, #8]
 8001914:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	3301      	adds	r3, #1
 800191a:	60fb      	str	r3, [r7, #12]
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2b03      	cmp	r3, #3
 8001920:	d9bd      	bls.n	800189e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2200      	movs	r2, #0
 8001926:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	68da      	ldr	r2, [r3, #12]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001934:	611a      	str	r2, [r3, #16]
}
 8001936:	bf00      	nop
 8001938:	3714      	adds	r7, #20
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr

08001942 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001942:	b480      	push	{r7}
 8001944:	b085      	sub	sp, #20
 8001946:	af00      	add	r7, sp, #0
 8001948:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800194a:	2300      	movs	r3, #0
 800194c:	60fb      	str	r3, [r7, #12]
 800194e:	e046      	b.n	80019de <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6919      	ldr	r1, [r3, #16]
 8001954:	68fa      	ldr	r2, [r7, #12]
 8001956:	4613      	mov	r3, r2
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	4413      	add	r3, r2
 800195c:	00db      	lsls	r3, r3, #3
 800195e:	440b      	add	r3, r1
 8001960:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	2200      	movs	r2, #0
 8001966:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	2200      	movs	r2, #0
 800196c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	2200      	movs	r2, #0
 8001972:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	2200      	movs	r2, #0
 8001978:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	2200      	movs	r2, #0
 800197e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	2200      	movs	r2, #0
 8001984:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800198c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	f244 52f8 	movw	r2, #17912	; 0x45f8
 8001994:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80019a2:	68b9      	ldr	r1, [r7, #8]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	68fa      	ldr	r2, [r7, #12]
 80019a8:	3212      	adds	r2, #18
 80019aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	2b02      	cmp	r3, #2
 80019b2:	d80c      	bhi.n	80019ce <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6919      	ldr	r1, [r3, #16]
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	1c5a      	adds	r2, r3, #1
 80019bc:	4613      	mov	r3, r2
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	4413      	add	r3, r2
 80019c2:	00db      	lsls	r3, r3, #3
 80019c4:	440b      	add	r3, r1
 80019c6:	461a      	mov	r2, r3
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	60da      	str	r2, [r3, #12]
 80019cc:	e004      	b.n	80019d8 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	691b      	ldr	r3, [r3, #16]
 80019d2:	461a      	mov	r2, r3
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	3301      	adds	r3, #1
 80019dc:	60fb      	str	r3, [r7, #12]
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	2b03      	cmp	r3, #3
 80019e2:	d9b5      	bls.n	8001950 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2200      	movs	r2, #0
 80019e8:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2200      	movs	r2, #0
 80019ee:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2200      	movs	r2, #0
 80019f4:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2200      	movs	r2, #0
 80019fa:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2200      	movs	r2, #0
 8001a00:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	691a      	ldr	r2, [r3, #16]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a0e:	60da      	str	r2, [r3, #12]
}
 8001a10:	bf00      	nop
 8001a12:	3714      	adds	r7, #20
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b089      	sub	sp, #36	; 0x24
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001a26:	2300      	movs	r3, #0
 8001a28:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001a32:	2300      	movs	r3, #0
 8001a34:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001a36:	2300      	movs	r3, #0
 8001a38:	61fb      	str	r3, [r7, #28]
 8001a3a:	e175      	b.n	8001d28 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	fa02 f303 	lsl.w	r3, r2, r3
 8001a44:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	697a      	ldr	r2, [r7, #20]
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a50:	693a      	ldr	r2, [r7, #16]
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	f040 8164 	bne.w	8001d22 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f003 0303 	and.w	r3, r3, #3
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d005      	beq.n	8001a72 <HAL_GPIO_Init+0x56>
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	f003 0303 	and.w	r3, r3, #3
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d130      	bne.n	8001ad4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001a78:	69fb      	ldr	r3, [r7, #28]
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	2203      	movs	r2, #3
 8001a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a82:	43db      	mvns	r3, r3
 8001a84:	69ba      	ldr	r2, [r7, #24]
 8001a86:	4013      	ands	r3, r2
 8001a88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	68da      	ldr	r2, [r3, #12]
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	fa02 f303 	lsl.w	r3, r2, r3
 8001a96:	69ba      	ldr	r2, [r7, #24]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	69ba      	ldr	r2, [r7, #24]
 8001aa0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	69ba      	ldr	r2, [r7, #24]
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	091b      	lsrs	r3, r3, #4
 8001abe:	f003 0201 	and.w	r2, r3, #1
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac8:	69ba      	ldr	r2, [r7, #24]
 8001aca:	4313      	orrs	r3, r2
 8001acc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	69ba      	ldr	r2, [r7, #24]
 8001ad2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f003 0303 	and.w	r3, r3, #3
 8001adc:	2b03      	cmp	r3, #3
 8001ade:	d017      	beq.n	8001b10 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	2203      	movs	r2, #3
 8001aec:	fa02 f303 	lsl.w	r3, r2, r3
 8001af0:	43db      	mvns	r3, r3
 8001af2:	69ba      	ldr	r2, [r7, #24]
 8001af4:	4013      	ands	r3, r2
 8001af6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	689a      	ldr	r2, [r3, #8]
 8001afc:	69fb      	ldr	r3, [r7, #28]
 8001afe:	005b      	lsls	r3, r3, #1
 8001b00:	fa02 f303 	lsl.w	r3, r2, r3
 8001b04:	69ba      	ldr	r2, [r7, #24]
 8001b06:	4313      	orrs	r3, r2
 8001b08:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	69ba      	ldr	r2, [r7, #24]
 8001b0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f003 0303 	and.w	r3, r3, #3
 8001b18:	2b02      	cmp	r3, #2
 8001b1a:	d123      	bne.n	8001b64 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001b1c:	69fb      	ldr	r3, [r7, #28]
 8001b1e:	08da      	lsrs	r2, r3, #3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	3208      	adds	r2, #8
 8001b24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	f003 0307 	and.w	r3, r3, #7
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	220f      	movs	r2, #15
 8001b34:	fa02 f303 	lsl.w	r3, r2, r3
 8001b38:	43db      	mvns	r3, r3
 8001b3a:	69ba      	ldr	r2, [r7, #24]
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	691a      	ldr	r2, [r3, #16]
 8001b44:	69fb      	ldr	r3, [r7, #28]
 8001b46:	f003 0307 	and.w	r3, r3, #7
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b50:	69ba      	ldr	r2, [r7, #24]
 8001b52:	4313      	orrs	r3, r2
 8001b54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	08da      	lsrs	r2, r3, #3
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	3208      	adds	r2, #8
 8001b5e:	69b9      	ldr	r1, [r7, #24]
 8001b60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	2203      	movs	r2, #3
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	43db      	mvns	r3, r3
 8001b76:	69ba      	ldr	r2, [r7, #24]
 8001b78:	4013      	ands	r3, r2
 8001b7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f003 0203 	and.w	r2, r3, #3
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	69ba      	ldr	r2, [r7, #24]
 8001b96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	f000 80be 	beq.w	8001d22 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ba6:	4b66      	ldr	r3, [pc, #408]	; (8001d40 <HAL_GPIO_Init+0x324>)
 8001ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001baa:	4a65      	ldr	r2, [pc, #404]	; (8001d40 <HAL_GPIO_Init+0x324>)
 8001bac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bb0:	6453      	str	r3, [r2, #68]	; 0x44
 8001bb2:	4b63      	ldr	r3, [pc, #396]	; (8001d40 <HAL_GPIO_Init+0x324>)
 8001bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001bbe:	4a61      	ldr	r2, [pc, #388]	; (8001d44 <HAL_GPIO_Init+0x328>)
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	089b      	lsrs	r3, r3, #2
 8001bc4:	3302      	adds	r3, #2
 8001bc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bca:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	f003 0303 	and.w	r3, r3, #3
 8001bd2:	009b      	lsls	r3, r3, #2
 8001bd4:	220f      	movs	r2, #15
 8001bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bda:	43db      	mvns	r3, r3
 8001bdc:	69ba      	ldr	r2, [r7, #24]
 8001bde:	4013      	ands	r3, r2
 8001be0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4a58      	ldr	r2, [pc, #352]	; (8001d48 <HAL_GPIO_Init+0x32c>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d037      	beq.n	8001c5a <HAL_GPIO_Init+0x23e>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4a57      	ldr	r2, [pc, #348]	; (8001d4c <HAL_GPIO_Init+0x330>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d031      	beq.n	8001c56 <HAL_GPIO_Init+0x23a>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	4a56      	ldr	r2, [pc, #344]	; (8001d50 <HAL_GPIO_Init+0x334>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d02b      	beq.n	8001c52 <HAL_GPIO_Init+0x236>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4a55      	ldr	r2, [pc, #340]	; (8001d54 <HAL_GPIO_Init+0x338>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d025      	beq.n	8001c4e <HAL_GPIO_Init+0x232>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4a54      	ldr	r2, [pc, #336]	; (8001d58 <HAL_GPIO_Init+0x33c>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d01f      	beq.n	8001c4a <HAL_GPIO_Init+0x22e>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4a53      	ldr	r2, [pc, #332]	; (8001d5c <HAL_GPIO_Init+0x340>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d019      	beq.n	8001c46 <HAL_GPIO_Init+0x22a>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4a52      	ldr	r2, [pc, #328]	; (8001d60 <HAL_GPIO_Init+0x344>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d013      	beq.n	8001c42 <HAL_GPIO_Init+0x226>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4a51      	ldr	r2, [pc, #324]	; (8001d64 <HAL_GPIO_Init+0x348>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d00d      	beq.n	8001c3e <HAL_GPIO_Init+0x222>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4a50      	ldr	r2, [pc, #320]	; (8001d68 <HAL_GPIO_Init+0x34c>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d007      	beq.n	8001c3a <HAL_GPIO_Init+0x21e>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4a4f      	ldr	r2, [pc, #316]	; (8001d6c <HAL_GPIO_Init+0x350>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d101      	bne.n	8001c36 <HAL_GPIO_Init+0x21a>
 8001c32:	2309      	movs	r3, #9
 8001c34:	e012      	b.n	8001c5c <HAL_GPIO_Init+0x240>
 8001c36:	230a      	movs	r3, #10
 8001c38:	e010      	b.n	8001c5c <HAL_GPIO_Init+0x240>
 8001c3a:	2308      	movs	r3, #8
 8001c3c:	e00e      	b.n	8001c5c <HAL_GPIO_Init+0x240>
 8001c3e:	2307      	movs	r3, #7
 8001c40:	e00c      	b.n	8001c5c <HAL_GPIO_Init+0x240>
 8001c42:	2306      	movs	r3, #6
 8001c44:	e00a      	b.n	8001c5c <HAL_GPIO_Init+0x240>
 8001c46:	2305      	movs	r3, #5
 8001c48:	e008      	b.n	8001c5c <HAL_GPIO_Init+0x240>
 8001c4a:	2304      	movs	r3, #4
 8001c4c:	e006      	b.n	8001c5c <HAL_GPIO_Init+0x240>
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e004      	b.n	8001c5c <HAL_GPIO_Init+0x240>
 8001c52:	2302      	movs	r3, #2
 8001c54:	e002      	b.n	8001c5c <HAL_GPIO_Init+0x240>
 8001c56:	2301      	movs	r3, #1
 8001c58:	e000      	b.n	8001c5c <HAL_GPIO_Init+0x240>
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	69fa      	ldr	r2, [r7, #28]
 8001c5e:	f002 0203 	and.w	r2, r2, #3
 8001c62:	0092      	lsls	r2, r2, #2
 8001c64:	4093      	lsls	r3, r2
 8001c66:	69ba      	ldr	r2, [r7, #24]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001c6c:	4935      	ldr	r1, [pc, #212]	; (8001d44 <HAL_GPIO_Init+0x328>)
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	089b      	lsrs	r3, r3, #2
 8001c72:	3302      	adds	r3, #2
 8001c74:	69ba      	ldr	r2, [r7, #24]
 8001c76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c7a:	4b3d      	ldr	r3, [pc, #244]	; (8001d70 <HAL_GPIO_Init+0x354>)
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	43db      	mvns	r3, r3
 8001c84:	69ba      	ldr	r2, [r7, #24]
 8001c86:	4013      	ands	r3, r2
 8001c88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d003      	beq.n	8001c9e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c9e:	4a34      	ldr	r2, [pc, #208]	; (8001d70 <HAL_GPIO_Init+0x354>)
 8001ca0:	69bb      	ldr	r3, [r7, #24]
 8001ca2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ca4:	4b32      	ldr	r3, [pc, #200]	; (8001d70 <HAL_GPIO_Init+0x354>)
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	43db      	mvns	r3, r3
 8001cae:	69ba      	ldr	r2, [r7, #24]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d003      	beq.n	8001cc8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001cc0:	69ba      	ldr	r2, [r7, #24]
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001cc8:	4a29      	ldr	r2, [pc, #164]	; (8001d70 <HAL_GPIO_Init+0x354>)
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001cce:	4b28      	ldr	r3, [pc, #160]	; (8001d70 <HAL_GPIO_Init+0x354>)
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	43db      	mvns	r3, r3
 8001cd8:	69ba      	ldr	r2, [r7, #24]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d003      	beq.n	8001cf2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001cf2:	4a1f      	ldr	r2, [pc, #124]	; (8001d70 <HAL_GPIO_Init+0x354>)
 8001cf4:	69bb      	ldr	r3, [r7, #24]
 8001cf6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001cf8:	4b1d      	ldr	r3, [pc, #116]	; (8001d70 <HAL_GPIO_Init+0x354>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	43db      	mvns	r3, r3
 8001d02:	69ba      	ldr	r2, [r7, #24]
 8001d04:	4013      	ands	r3, r2
 8001d06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d003      	beq.n	8001d1c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d1c:	4a14      	ldr	r2, [pc, #80]	; (8001d70 <HAL_GPIO_Init+0x354>)
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	3301      	adds	r3, #1
 8001d26:	61fb      	str	r3, [r7, #28]
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	2b0f      	cmp	r3, #15
 8001d2c:	f67f ae86 	bls.w	8001a3c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001d30:	bf00      	nop
 8001d32:	bf00      	nop
 8001d34:	3724      	adds	r7, #36	; 0x24
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	40023800 	.word	0x40023800
 8001d44:	40013800 	.word	0x40013800
 8001d48:	40020000 	.word	0x40020000
 8001d4c:	40020400 	.word	0x40020400
 8001d50:	40020800 	.word	0x40020800
 8001d54:	40020c00 	.word	0x40020c00
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	40021400 	.word	0x40021400
 8001d60:	40021800 	.word	0x40021800
 8001d64:	40021c00 	.word	0x40021c00
 8001d68:	40022000 	.word	0x40022000
 8001d6c:	40022400 	.word	0x40022400
 8001d70:	40013c00 	.word	0x40013c00

08001d74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	807b      	strh	r3, [r7, #2]
 8001d80:	4613      	mov	r3, r2
 8001d82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d84:	787b      	ldrb	r3, [r7, #1]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d003      	beq.n	8001d92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d8a:	887a      	ldrh	r2, [r7, #2]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001d90:	e003      	b.n	8001d9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001d92:	887b      	ldrh	r3, [r7, #2]
 8001d94:	041a      	lsls	r2, r3, #16
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	619a      	str	r2, [r3, #24]
}
 8001d9a:	bf00      	nop
 8001d9c:	370c      	adds	r7, #12
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr

08001da6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001da6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001da8:	b08f      	sub	sp, #60	; 0x3c
 8001daa:	af0a      	add	r7, sp, #40	; 0x28
 8001dac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d101      	bne.n	8001db8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001db4:	2301      	movs	r3, #1
 8001db6:	e116      	b.n	8001fe6 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d106      	bne.n	8001dd8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f7ff f8c6 	bl	8000f64 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2203      	movs	r2, #3
 8001ddc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001de4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d102      	bne.n	8001df2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2200      	movs	r2, #0
 8001df0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4618      	mov	r0, r3
 8001df8:	f002 fc90 	bl	800471c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	603b      	str	r3, [r7, #0]
 8001e02:	687e      	ldr	r6, [r7, #4]
 8001e04:	466d      	mov	r5, sp
 8001e06:	f106 0410 	add.w	r4, r6, #16
 8001e0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e0c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e0e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e10:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e12:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001e16:	e885 0003 	stmia.w	r5, {r0, r1}
 8001e1a:	1d33      	adds	r3, r6, #4
 8001e1c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e1e:	6838      	ldr	r0, [r7, #0]
 8001e20:	f002 fc24 	bl	800466c <USB_CoreInit>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d005      	beq.n	8001e36 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2202      	movs	r2, #2
 8001e2e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e0d7      	b.n	8001fe6 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	2100      	movs	r1, #0
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f002 fc7e 	bl	800473e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e42:	2300      	movs	r3, #0
 8001e44:	73fb      	strb	r3, [r7, #15]
 8001e46:	e04a      	b.n	8001ede <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001e48:	7bfa      	ldrb	r2, [r7, #15]
 8001e4a:	6879      	ldr	r1, [r7, #4]
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	00db      	lsls	r3, r3, #3
 8001e50:	4413      	add	r3, r2
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	440b      	add	r3, r1
 8001e56:	333d      	adds	r3, #61	; 0x3d
 8001e58:	2201      	movs	r2, #1
 8001e5a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001e5c:	7bfa      	ldrb	r2, [r7, #15]
 8001e5e:	6879      	ldr	r1, [r7, #4]
 8001e60:	4613      	mov	r3, r2
 8001e62:	00db      	lsls	r3, r3, #3
 8001e64:	4413      	add	r3, r2
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	440b      	add	r3, r1
 8001e6a:	333c      	adds	r3, #60	; 0x3c
 8001e6c:	7bfa      	ldrb	r2, [r7, #15]
 8001e6e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001e70:	7bfa      	ldrb	r2, [r7, #15]
 8001e72:	7bfb      	ldrb	r3, [r7, #15]
 8001e74:	b298      	uxth	r0, r3
 8001e76:	6879      	ldr	r1, [r7, #4]
 8001e78:	4613      	mov	r3, r2
 8001e7a:	00db      	lsls	r3, r3, #3
 8001e7c:	4413      	add	r3, r2
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	440b      	add	r3, r1
 8001e82:	3344      	adds	r3, #68	; 0x44
 8001e84:	4602      	mov	r2, r0
 8001e86:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001e88:	7bfa      	ldrb	r2, [r7, #15]
 8001e8a:	6879      	ldr	r1, [r7, #4]
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	00db      	lsls	r3, r3, #3
 8001e90:	4413      	add	r3, r2
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	440b      	add	r3, r1
 8001e96:	3340      	adds	r3, #64	; 0x40
 8001e98:	2200      	movs	r2, #0
 8001e9a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001e9c:	7bfa      	ldrb	r2, [r7, #15]
 8001e9e:	6879      	ldr	r1, [r7, #4]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	00db      	lsls	r3, r3, #3
 8001ea4:	4413      	add	r3, r2
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	440b      	add	r3, r1
 8001eaa:	3348      	adds	r3, #72	; 0x48
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001eb0:	7bfa      	ldrb	r2, [r7, #15]
 8001eb2:	6879      	ldr	r1, [r7, #4]
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	00db      	lsls	r3, r3, #3
 8001eb8:	4413      	add	r3, r2
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	440b      	add	r3, r1
 8001ebe:	334c      	adds	r3, #76	; 0x4c
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001ec4:	7bfa      	ldrb	r2, [r7, #15]
 8001ec6:	6879      	ldr	r1, [r7, #4]
 8001ec8:	4613      	mov	r3, r2
 8001eca:	00db      	lsls	r3, r3, #3
 8001ecc:	4413      	add	r3, r2
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	440b      	add	r3, r1
 8001ed2:	3354      	adds	r3, #84	; 0x54
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ed8:	7bfb      	ldrb	r3, [r7, #15]
 8001eda:	3301      	adds	r3, #1
 8001edc:	73fb      	strb	r3, [r7, #15]
 8001ede:	7bfa      	ldrb	r2, [r7, #15]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d3af      	bcc.n	8001e48 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ee8:	2300      	movs	r3, #0
 8001eea:	73fb      	strb	r3, [r7, #15]
 8001eec:	e044      	b.n	8001f78 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001eee:	7bfa      	ldrb	r2, [r7, #15]
 8001ef0:	6879      	ldr	r1, [r7, #4]
 8001ef2:	4613      	mov	r3, r2
 8001ef4:	00db      	lsls	r3, r3, #3
 8001ef6:	4413      	add	r3, r2
 8001ef8:	009b      	lsls	r3, r3, #2
 8001efa:	440b      	add	r3, r1
 8001efc:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8001f00:	2200      	movs	r2, #0
 8001f02:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001f04:	7bfa      	ldrb	r2, [r7, #15]
 8001f06:	6879      	ldr	r1, [r7, #4]
 8001f08:	4613      	mov	r3, r2
 8001f0a:	00db      	lsls	r3, r3, #3
 8001f0c:	4413      	add	r3, r2
 8001f0e:	009b      	lsls	r3, r3, #2
 8001f10:	440b      	add	r3, r1
 8001f12:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8001f16:	7bfa      	ldrb	r2, [r7, #15]
 8001f18:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001f1a:	7bfa      	ldrb	r2, [r7, #15]
 8001f1c:	6879      	ldr	r1, [r7, #4]
 8001f1e:	4613      	mov	r3, r2
 8001f20:	00db      	lsls	r3, r3, #3
 8001f22:	4413      	add	r3, r2
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	440b      	add	r3, r1
 8001f28:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001f30:	7bfa      	ldrb	r2, [r7, #15]
 8001f32:	6879      	ldr	r1, [r7, #4]
 8001f34:	4613      	mov	r3, r2
 8001f36:	00db      	lsls	r3, r3, #3
 8001f38:	4413      	add	r3, r2
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	440b      	add	r3, r1
 8001f3e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8001f42:	2200      	movs	r2, #0
 8001f44:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001f46:	7bfa      	ldrb	r2, [r7, #15]
 8001f48:	6879      	ldr	r1, [r7, #4]
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	00db      	lsls	r3, r3, #3
 8001f4e:	4413      	add	r3, r2
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	440b      	add	r3, r1
 8001f54:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001f5c:	7bfa      	ldrb	r2, [r7, #15]
 8001f5e:	6879      	ldr	r1, [r7, #4]
 8001f60:	4613      	mov	r3, r2
 8001f62:	00db      	lsls	r3, r3, #3
 8001f64:	4413      	add	r3, r2
 8001f66:	009b      	lsls	r3, r3, #2
 8001f68:	440b      	add	r3, r1
 8001f6a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8001f6e:	2200      	movs	r2, #0
 8001f70:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f72:	7bfb      	ldrb	r3, [r7, #15]
 8001f74:	3301      	adds	r3, #1
 8001f76:	73fb      	strb	r3, [r7, #15]
 8001f78:	7bfa      	ldrb	r2, [r7, #15]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d3b5      	bcc.n	8001eee <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	603b      	str	r3, [r7, #0]
 8001f88:	687e      	ldr	r6, [r7, #4]
 8001f8a:	466d      	mov	r5, sp
 8001f8c:	f106 0410 	add.w	r4, r6, #16
 8001f90:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f92:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f94:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f96:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f98:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001f9c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001fa0:	1d33      	adds	r3, r6, #4
 8001fa2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fa4:	6838      	ldr	r0, [r7, #0]
 8001fa6:	f002 fc17 	bl	80047d8 <USB_DevInit>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d005      	beq.n	8001fbc <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2202      	movs	r2, #2
 8001fb4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e014      	b.n	8001fe6 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d102      	bne.n	8001fda <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001fd4:	6878      	ldr	r0, [r7, #4]
 8001fd6:	f000 f80b 	bl	8001ff0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f002 fdd5 	bl	8004b8e <USB_DevDisconnect>

  return HAL_OK;
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3714      	adds	r7, #20
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001ff0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b085      	sub	sp, #20
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2201      	movs	r2, #1
 8002002:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2200      	movs	r2, #0
 800200a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	699b      	ldr	r3, [r3, #24]
 8002012:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800201e:	4b05      	ldr	r3, [pc, #20]	; (8002034 <HAL_PCDEx_ActivateLPM+0x44>)
 8002020:	4313      	orrs	r3, r2
 8002022:	68fa      	ldr	r2, [r7, #12]
 8002024:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8002026:	2300      	movs	r3, #0
}
 8002028:	4618      	mov	r0, r3
 800202a:	3714      	adds	r7, #20
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr
 8002034:	10000003 	.word	0x10000003

08002038 <HAL_PWR_EnableBkUpAccess>:
 *         backup data registers and backup SRAM).
 * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
 *         Backup Domain Access should be kept enabled.
 * @retval None
 */
void HAL_PWR_EnableBkUpAccess(void) {
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
	/* Enable access to RTC and backup registers */
	SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800203c:	4b05      	ldr	r3, [pc, #20]	; (8002054 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a04      	ldr	r2, [pc, #16]	; (8002054 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002042:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002046:	6013      	str	r3, [r2, #0]
}
 8002048:	bf00      	nop
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	40007000 	.word	0x40007000

08002058 <HAL_PWREx_EnableOverDrive>:
 *         critical tasks and when the system clock source is either HSI or HSE. 
 *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
 *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void) {
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
	uint32_t tickstart = 0;
 800205e:	2300      	movs	r3, #0
 8002060:	607b      	str	r3, [r7, #4]

	__HAL_RCC_PWR_CLK_ENABLE();
 8002062:	4b23      	ldr	r3, [pc, #140]	; (80020f0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002066:	4a22      	ldr	r2, [pc, #136]	; (80020f0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002068:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800206c:	6413      	str	r3, [r2, #64]	; 0x40
 800206e:	4b20      	ldr	r3, [pc, #128]	; (80020f0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002076:	603b      	str	r3, [r7, #0]
 8002078:	683b      	ldr	r3, [r7, #0]

	/* Enable the Over-drive to extend the clock frequency to 216 MHz */
	__HAL_PWR_OVERDRIVE_ENABLE();
 800207a:	4b1e      	ldr	r3, [pc, #120]	; (80020f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a1d      	ldr	r2, [pc, #116]	; (80020f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002080:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002084:	6013      	str	r3, [r2, #0]

	/* Get tick */
	tickstart = HAL_GetTick();
 8002086:	f7ff f861 	bl	800114c <HAL_GetTick>
 800208a:	6078      	str	r0, [r7, #4]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY)) {
 800208c:	e009      	b.n	80020a2 <HAL_PWREx_EnableOverDrive+0x4a>
		if ((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE) {
 800208e:	f7ff f85d 	bl	800114c <HAL_GetTick>
 8002092:	4602      	mov	r2, r0
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	1ad3      	subs	r3, r2, r3
 8002098:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800209c:	d901      	bls.n	80020a2 <HAL_PWREx_EnableOverDrive+0x4a>
			return HAL_TIMEOUT;
 800209e:	2303      	movs	r3, #3
 80020a0:	e022      	b.n	80020e8 <HAL_PWREx_EnableOverDrive+0x90>
	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY)) {
 80020a2:	4b14      	ldr	r3, [pc, #80]	; (80020f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020ae:	d1ee      	bne.n	800208e <HAL_PWREx_EnableOverDrive+0x36>
		}
	}

	/* Enable the Over-drive switch */
	__HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80020b0:	4b10      	ldr	r3, [pc, #64]	; (80020f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a0f      	ldr	r2, [pc, #60]	; (80020f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80020b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020ba:	6013      	str	r3, [r2, #0]

	/* Get tick */
	tickstart = HAL_GetTick();
 80020bc:	f7ff f846 	bl	800114c <HAL_GetTick>
 80020c0:	6078      	str	r0, [r7, #4]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY)) {
 80020c2:	e009      	b.n	80020d8 <HAL_PWREx_EnableOverDrive+0x80>
		if ((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE) {
 80020c4:	f7ff f842 	bl	800114c <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80020d2:	d901      	bls.n	80020d8 <HAL_PWREx_EnableOverDrive+0x80>
			return HAL_TIMEOUT;
 80020d4:	2303      	movs	r3, #3
 80020d6:	e007      	b.n	80020e8 <HAL_PWREx_EnableOverDrive+0x90>
	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY)) {
 80020d8:	4b06      	ldr	r3, [pc, #24]	; (80020f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80020e4:	d1ee      	bne.n	80020c4 <HAL_PWREx_EnableOverDrive+0x6c>
		}
	}
	return HAL_OK;
 80020e6:	2300      	movs	r3, #0
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3708      	adds	r7, #8
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	40023800 	.word	0x40023800
 80020f4:	40007000 	.word	0x40007000

080020f8 <HAL_RCC_OscConfig>:
 * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 *         supported by this function. User should request a transition to HSE Off
 *         first and then HSE On or HSE Bypass.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct) {
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b086      	sub	sp, #24
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
	uint32_t tickstart;
	uint32_t pll_config;
	FlagStatus pwrclkchanged = RESET;
 8002100:	2300      	movs	r3, #0
 8002102:	75fb      	strb	r3, [r7, #23]

	/* Check Null pointer */
	if (RCC_OscInitStruct == NULL) {
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d101      	bne.n	800210e <HAL_RCC_OscConfig+0x16>
		return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e29b      	b.n	8002646 <HAL_RCC_OscConfig+0x54e>

	/* Check the parameters */
	assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

	/*------------------------------- HSE Configuration ------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	2b00      	cmp	r3, #0
 8002118:	f000 8087 	beq.w	800222a <HAL_RCC_OscConfig+0x132>
			== RCC_OSCILLATORTYPE_HSE) {
		/* Check the parameters */
		assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
		/* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800211c:	4b96      	ldr	r3, [pc, #600]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f003 030c 	and.w	r3, r3, #12
 8002124:	2b04      	cmp	r3, #4
 8002126:	d00c      	beq.n	8002142 <HAL_RCC_OscConfig+0x4a>
				|| ((__HAL_RCC_GET_SYSCLK_SOURCE()
 8002128:	4b93      	ldr	r3, [pc, #588]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	f003 030c 	and.w	r3, r3, #12
 8002130:	2b08      	cmp	r3, #8
 8002132:	d112      	bne.n	800215a <HAL_RCC_OscConfig+0x62>
						== RCC_SYSCLKSOURCE_STATUS_PLLCLK)
						&& ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 8002134:	4b90      	ldr	r3, [pc, #576]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800213c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002140:	d10b      	bne.n	800215a <HAL_RCC_OscConfig+0x62>
								== RCC_PLLCFGR_PLLSRC_HSE))) {
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002142:	4b8d      	ldr	r3, [pc, #564]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800214a:	2b00      	cmp	r3, #0
 800214c:	d06c      	beq.n	8002228 <HAL_RCC_OscConfig+0x130>
					&& (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) {
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d168      	bne.n	8002228 <HAL_RCC_OscConfig+0x130>
				return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e275      	b.n	8002646 <HAL_RCC_OscConfig+0x54e>
			}
		} else {
			/* Set the new HSE configuration ---------------------------------------*/
			__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002162:	d106      	bne.n	8002172 <HAL_RCC_OscConfig+0x7a>
 8002164:	4b84      	ldr	r3, [pc, #528]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a83      	ldr	r2, [pc, #524]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 800216a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800216e:	6013      	str	r3, [r2, #0]
 8002170:	e02e      	b.n	80021d0 <HAL_RCC_OscConfig+0xd8>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d10c      	bne.n	8002194 <HAL_RCC_OscConfig+0x9c>
 800217a:	4b7f      	ldr	r3, [pc, #508]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a7e      	ldr	r2, [pc, #504]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 8002180:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002184:	6013      	str	r3, [r2, #0]
 8002186:	4b7c      	ldr	r3, [pc, #496]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a7b      	ldr	r2, [pc, #492]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 800218c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002190:	6013      	str	r3, [r2, #0]
 8002192:	e01d      	b.n	80021d0 <HAL_RCC_OscConfig+0xd8>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800219c:	d10c      	bne.n	80021b8 <HAL_RCC_OscConfig+0xc0>
 800219e:	4b76      	ldr	r3, [pc, #472]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a75      	ldr	r2, [pc, #468]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 80021a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021a8:	6013      	str	r3, [r2, #0]
 80021aa:	4b73      	ldr	r3, [pc, #460]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a72      	ldr	r2, [pc, #456]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 80021b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021b4:	6013      	str	r3, [r2, #0]
 80021b6:	e00b      	b.n	80021d0 <HAL_RCC_OscConfig+0xd8>
 80021b8:	4b6f      	ldr	r3, [pc, #444]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a6e      	ldr	r2, [pc, #440]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 80021be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021c2:	6013      	str	r3, [r2, #0]
 80021c4:	4b6c      	ldr	r3, [pc, #432]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a6b      	ldr	r2, [pc, #428]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 80021ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021ce:	6013      	str	r3, [r2, #0]

			/* Check the HSE State */
			if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF) {
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d013      	beq.n	8002200 <HAL_RCC_OscConfig+0x108>
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 80021d8:	f7fe ffb8 	bl	800114c <HAL_GetTick>
 80021dc:	6138      	str	r0, [r7, #16]

				/* Wait till HSE is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 80021de:	e008      	b.n	80021f2 <HAL_RCC_OscConfig+0xfa>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 80021e0:	f7fe ffb4 	bl	800114c <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b64      	cmp	r3, #100	; 0x64
 80021ec:	d901      	bls.n	80021f2 <HAL_RCC_OscConfig+0xfa>
						return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e229      	b.n	8002646 <HAL_RCC_OscConfig+0x54e>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 80021f2:	4b61      	ldr	r3, [pc, #388]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d0f0      	beq.n	80021e0 <HAL_RCC_OscConfig+0xe8>
 80021fe:	e014      	b.n	800222a <HAL_RCC_OscConfig+0x132>
					}
				}
			} else {
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8002200:	f7fe ffa4 	bl	800114c <HAL_GetTick>
 8002204:	6138      	str	r0, [r7, #16]

				/* Wait till HSE is bypassed or disabled */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8002206:	e008      	b.n	800221a <HAL_RCC_OscConfig+0x122>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8002208:	f7fe ffa0 	bl	800114c <HAL_GetTick>
 800220c:	4602      	mov	r2, r0
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	2b64      	cmp	r3, #100	; 0x64
 8002214:	d901      	bls.n	800221a <HAL_RCC_OscConfig+0x122>
						return HAL_TIMEOUT;
 8002216:	2303      	movs	r3, #3
 8002218:	e215      	b.n	8002646 <HAL_RCC_OscConfig+0x54e>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 800221a:	4b57      	ldr	r3, [pc, #348]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d1f0      	bne.n	8002208 <HAL_RCC_OscConfig+0x110>
 8002226:	e000      	b.n	800222a <HAL_RCC_OscConfig+0x132>
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002228:	bf00      	nop
				}
			}
		}
	}
	/*----------------------------- HSI Configuration --------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 0302 	and.w	r3, r3, #2
 8002232:	2b00      	cmp	r3, #0
 8002234:	d069      	beq.n	800230a <HAL_RCC_OscConfig+0x212>
		assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
		assert_param(
				IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

		/* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002236:	4b50      	ldr	r3, [pc, #320]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	f003 030c 	and.w	r3, r3, #12
 800223e:	2b00      	cmp	r3, #0
 8002240:	d00b      	beq.n	800225a <HAL_RCC_OscConfig+0x162>
				|| ((__HAL_RCC_GET_SYSCLK_SOURCE()
 8002242:	4b4d      	ldr	r3, [pc, #308]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	f003 030c 	and.w	r3, r3, #12
 800224a:	2b08      	cmp	r3, #8
 800224c:	d11c      	bne.n	8002288 <HAL_RCC_OscConfig+0x190>
						== RCC_SYSCLKSOURCE_STATUS_PLLCLK)
						&& ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 800224e:	4b4a      	ldr	r3, [pc, #296]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d116      	bne.n	8002288 <HAL_RCC_OscConfig+0x190>
								== RCC_PLLCFGR_PLLSRC_HSI))) {
			/* When HSI is used as system clock it will not disabled */
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800225a:	4b47      	ldr	r3, [pc, #284]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0302 	and.w	r3, r3, #2
 8002262:	2b00      	cmp	r3, #0
 8002264:	d005      	beq.n	8002272 <HAL_RCC_OscConfig+0x17a>
					&& (RCC_OscInitStruct->HSIState != RCC_HSI_ON)) {
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	2b01      	cmp	r3, #1
 800226c:	d001      	beq.n	8002272 <HAL_RCC_OscConfig+0x17a>
				return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e1e9      	b.n	8002646 <HAL_RCC_OscConfig+0x54e>
			}
			/* Otherwise, just the calibration is allowed */
			else {
				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 8002272:	4b41      	ldr	r3, [pc, #260]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	691b      	ldr	r3, [r3, #16]
 800227e:	00db      	lsls	r3, r3, #3
 8002280:	493d      	ldr	r1, [pc, #244]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 8002282:	4313      	orrs	r3, r2
 8002284:	600b      	str	r3, [r1, #0]
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002286:	e040      	b.n	800230a <HAL_RCC_OscConfig+0x212>
						RCC_OscInitStruct->HSICalibrationValue);
			}
		} else {
			/* Check the HSI State */
			if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF) {
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d023      	beq.n	80022d8 <HAL_RCC_OscConfig+0x1e0>
				/* Enable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_ENABLE();
 8002290:	4b39      	ldr	r3, [pc, #228]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a38      	ldr	r2, [pc, #224]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 8002296:	f043 0301 	orr.w	r3, r3, #1
 800229a:	6013      	str	r3, [r2, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 800229c:	f7fe ff56 	bl	800114c <HAL_GetTick>
 80022a0:	6138      	str	r0, [r7, #16]

				/* Wait till HSI is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 80022a2:	e008      	b.n	80022b6 <HAL_RCC_OscConfig+0x1be>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 80022a4:	f7fe ff52 	bl	800114c <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	d901      	bls.n	80022b6 <HAL_RCC_OscConfig+0x1be>
						return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e1c7      	b.n	8002646 <HAL_RCC_OscConfig+0x54e>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 80022b6:	4b30      	ldr	r3, [pc, #192]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0302 	and.w	r3, r3, #2
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d0f0      	beq.n	80022a4 <HAL_RCC_OscConfig+0x1ac>
					}
				}

				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 80022c2:	4b2d      	ldr	r3, [pc, #180]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	691b      	ldr	r3, [r3, #16]
 80022ce:	00db      	lsls	r3, r3, #3
 80022d0:	4929      	ldr	r1, [pc, #164]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 80022d2:	4313      	orrs	r3, r2
 80022d4:	600b      	str	r3, [r1, #0]
 80022d6:	e018      	b.n	800230a <HAL_RCC_OscConfig+0x212>
						RCC_OscInitStruct->HSICalibrationValue);
			} else {
				/* Disable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_DISABLE();
 80022d8:	4b27      	ldr	r3, [pc, #156]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a26      	ldr	r2, [pc, #152]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 80022de:	f023 0301 	bic.w	r3, r3, #1
 80022e2:	6013      	str	r3, [r2, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 80022e4:	f7fe ff32 	bl	800114c <HAL_GetTick>
 80022e8:	6138      	str	r0, [r7, #16]

				/* Wait till HSI is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 80022ea:	e008      	b.n	80022fe <HAL_RCC_OscConfig+0x206>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 80022ec:	f7fe ff2e 	bl	800114c <HAL_GetTick>
 80022f0:	4602      	mov	r2, r0
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	2b02      	cmp	r3, #2
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_OscConfig+0x206>
						return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e1a3      	b.n	8002646 <HAL_RCC_OscConfig+0x54e>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 80022fe:	4b1e      	ldr	r3, [pc, #120]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 0302 	and.w	r3, r3, #2
 8002306:	2b00      	cmp	r3, #0
 8002308:	d1f0      	bne.n	80022ec <HAL_RCC_OscConfig+0x1f4>
				}
			}
		}
	}
	/*------------------------------ LSI Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0308 	and.w	r3, r3, #8
 8002312:	2b00      	cmp	r3, #0
 8002314:	d038      	beq.n	8002388 <HAL_RCC_OscConfig+0x290>
			== RCC_OSCILLATORTYPE_LSI) {
		/* Check the parameters */
		assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

		/* Check the LSI State */
		if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF) {
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	695b      	ldr	r3, [r3, #20]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d019      	beq.n	8002352 <HAL_RCC_OscConfig+0x25a>
			/* Enable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_ENABLE();
 800231e:	4b16      	ldr	r3, [pc, #88]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 8002320:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002322:	4a15      	ldr	r2, [pc, #84]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 8002324:	f043 0301 	orr.w	r3, r3, #1
 8002328:	6753      	str	r3, [r2, #116]	; 0x74

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 800232a:	f7fe ff0f 	bl	800114c <HAL_GetTick>
 800232e:	6138      	str	r0, [r7, #16]

			/* Wait till LSI is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 8002330:	e008      	b.n	8002344 <HAL_RCC_OscConfig+0x24c>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 8002332:	f7fe ff0b 	bl	800114c <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	2b02      	cmp	r3, #2
 800233e:	d901      	bls.n	8002344 <HAL_RCC_OscConfig+0x24c>
					return HAL_TIMEOUT;
 8002340:	2303      	movs	r3, #3
 8002342:	e180      	b.n	8002646 <HAL_RCC_OscConfig+0x54e>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 8002344:	4b0c      	ldr	r3, [pc, #48]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 8002346:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002348:	f003 0302 	and.w	r3, r3, #2
 800234c:	2b00      	cmp	r3, #0
 800234e:	d0f0      	beq.n	8002332 <HAL_RCC_OscConfig+0x23a>
 8002350:	e01a      	b.n	8002388 <HAL_RCC_OscConfig+0x290>
				}
			}
		} else {
			/* Disable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_DISABLE();
 8002352:	4b09      	ldr	r3, [pc, #36]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 8002354:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002356:	4a08      	ldr	r2, [pc, #32]	; (8002378 <HAL_RCC_OscConfig+0x280>)
 8002358:	f023 0301 	bic.w	r3, r3, #1
 800235c:	6753      	str	r3, [r2, #116]	; 0x74

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 800235e:	f7fe fef5 	bl	800114c <HAL_GetTick>
 8002362:	6138      	str	r0, [r7, #16]

			/* Wait till LSI is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 8002364:	e00a      	b.n	800237c <HAL_RCC_OscConfig+0x284>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 8002366:	f7fe fef1 	bl	800114c <HAL_GetTick>
 800236a:	4602      	mov	r2, r0
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	2b02      	cmp	r3, #2
 8002372:	d903      	bls.n	800237c <HAL_RCC_OscConfig+0x284>
					return HAL_TIMEOUT;
 8002374:	2303      	movs	r3, #3
 8002376:	e166      	b.n	8002646 <HAL_RCC_OscConfig+0x54e>
 8002378:	40023800 	.word	0x40023800
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 800237c:	4b92      	ldr	r3, [pc, #584]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 800237e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002380:	f003 0302 	and.w	r3, r3, #2
 8002384:	2b00      	cmp	r3, #0
 8002386:	d1ee      	bne.n	8002366 <HAL_RCC_OscConfig+0x26e>
				}
			}
		}
	}
	/*------------------------------ LSE Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0304 	and.w	r3, r3, #4
 8002390:	2b00      	cmp	r3, #0
 8002392:	f000 80a4 	beq.w	80024de <HAL_RCC_OscConfig+0x3e6>
		/* Check the parameters */
		assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

		/* Update LSE configuration in Backup Domain control register    */
		/* Requires to enable write access to Backup Domain of necessary */
		if (__HAL_RCC_PWR_IS_CLK_DISABLED()) {
 8002396:	4b8c      	ldr	r3, [pc, #560]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d10d      	bne.n	80023be <HAL_RCC_OscConfig+0x2c6>
			/* Enable Power Clock*/
			__HAL_RCC_PWR_CLK_ENABLE();
 80023a2:	4b89      	ldr	r3, [pc, #548]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 80023a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a6:	4a88      	ldr	r2, [pc, #544]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 80023a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023ac:	6413      	str	r3, [r2, #64]	; 0x40
 80023ae:	4b86      	ldr	r3, [pc, #536]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 80023b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023b6:	60bb      	str	r3, [r7, #8]
 80023b8:	68bb      	ldr	r3, [r7, #8]
			pwrclkchanged = SET;
 80023ba:	2301      	movs	r3, #1
 80023bc:	75fb      	strb	r3, [r7, #23]
		}

		if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) {
 80023be:	4b83      	ldr	r3, [pc, #524]	; (80025cc <HAL_RCC_OscConfig+0x4d4>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d118      	bne.n	80023fc <HAL_RCC_OscConfig+0x304>
			/* Enable write access to Backup domain */
			PWR->CR1 |= PWR_CR1_DBP;
 80023ca:	4b80      	ldr	r3, [pc, #512]	; (80025cc <HAL_RCC_OscConfig+0x4d4>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a7f      	ldr	r2, [pc, #508]	; (80025cc <HAL_RCC_OscConfig+0x4d4>)
 80023d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023d4:	6013      	str	r3, [r2, #0]

			/* Wait for Backup domain Write protection disable */
			tickstart = HAL_GetTick();
 80023d6:	f7fe feb9 	bl	800114c <HAL_GetTick>
 80023da:	6138      	str	r0, [r7, #16]

			while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) {
 80023dc:	e008      	b.n	80023f0 <HAL_RCC_OscConfig+0x2f8>
				if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) {
 80023de:	f7fe feb5 	bl	800114c <HAL_GetTick>
 80023e2:	4602      	mov	r2, r0
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	1ad3      	subs	r3, r2, r3
 80023e8:	2b64      	cmp	r3, #100	; 0x64
 80023ea:	d901      	bls.n	80023f0 <HAL_RCC_OscConfig+0x2f8>
					return HAL_TIMEOUT;
 80023ec:	2303      	movs	r3, #3
 80023ee:	e12a      	b.n	8002646 <HAL_RCC_OscConfig+0x54e>
			while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) {
 80023f0:	4b76      	ldr	r3, [pc, #472]	; (80025cc <HAL_RCC_OscConfig+0x4d4>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d0f0      	beq.n	80023de <HAL_RCC_OscConfig+0x2e6>
				}
			}
		}

		/* Set the new LSE configuration -----------------------------------------*/
		__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	2b01      	cmp	r3, #1
 8002402:	d106      	bne.n	8002412 <HAL_RCC_OscConfig+0x31a>
 8002404:	4b70      	ldr	r3, [pc, #448]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 8002406:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002408:	4a6f      	ldr	r2, [pc, #444]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 800240a:	f043 0301 	orr.w	r3, r3, #1
 800240e:	6713      	str	r3, [r2, #112]	; 0x70
 8002410:	e02d      	b.n	800246e <HAL_RCC_OscConfig+0x376>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d10c      	bne.n	8002434 <HAL_RCC_OscConfig+0x33c>
 800241a:	4b6b      	ldr	r3, [pc, #428]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 800241c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800241e:	4a6a      	ldr	r2, [pc, #424]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 8002420:	f023 0301 	bic.w	r3, r3, #1
 8002424:	6713      	str	r3, [r2, #112]	; 0x70
 8002426:	4b68      	ldr	r3, [pc, #416]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 8002428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800242a:	4a67      	ldr	r2, [pc, #412]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 800242c:	f023 0304 	bic.w	r3, r3, #4
 8002430:	6713      	str	r3, [r2, #112]	; 0x70
 8002432:	e01c      	b.n	800246e <HAL_RCC_OscConfig+0x376>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	2b05      	cmp	r3, #5
 800243a:	d10c      	bne.n	8002456 <HAL_RCC_OscConfig+0x35e>
 800243c:	4b62      	ldr	r3, [pc, #392]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 800243e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002440:	4a61      	ldr	r2, [pc, #388]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 8002442:	f043 0304 	orr.w	r3, r3, #4
 8002446:	6713      	str	r3, [r2, #112]	; 0x70
 8002448:	4b5f      	ldr	r3, [pc, #380]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 800244a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800244c:	4a5e      	ldr	r2, [pc, #376]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 800244e:	f043 0301 	orr.w	r3, r3, #1
 8002452:	6713      	str	r3, [r2, #112]	; 0x70
 8002454:	e00b      	b.n	800246e <HAL_RCC_OscConfig+0x376>
 8002456:	4b5c      	ldr	r3, [pc, #368]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 8002458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800245a:	4a5b      	ldr	r2, [pc, #364]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 800245c:	f023 0301 	bic.w	r3, r3, #1
 8002460:	6713      	str	r3, [r2, #112]	; 0x70
 8002462:	4b59      	ldr	r3, [pc, #356]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 8002464:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002466:	4a58      	ldr	r2, [pc, #352]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 8002468:	f023 0304 	bic.w	r3, r3, #4
 800246c:	6713      	str	r3, [r2, #112]	; 0x70
		/* Check the LSE State */
		if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF) {
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d015      	beq.n	80024a2 <HAL_RCC_OscConfig+0x3aa>
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8002476:	f7fe fe69 	bl	800114c <HAL_GetTick>
 800247a:	6138      	str	r0, [r7, #16]

			/* Wait till LSE is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 800247c:	e00a      	b.n	8002494 <HAL_RCC_OscConfig+0x39c>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 800247e:	f7fe fe65 	bl	800114c <HAL_GetTick>
 8002482:	4602      	mov	r2, r0
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	1ad3      	subs	r3, r2, r3
 8002488:	f241 3288 	movw	r2, #5000	; 0x1388
 800248c:	4293      	cmp	r3, r2
 800248e:	d901      	bls.n	8002494 <HAL_RCC_OscConfig+0x39c>
					return HAL_TIMEOUT;
 8002490:	2303      	movs	r3, #3
 8002492:	e0d8      	b.n	8002646 <HAL_RCC_OscConfig+0x54e>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 8002494:	4b4c      	ldr	r3, [pc, #304]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 8002496:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002498:	f003 0302 	and.w	r3, r3, #2
 800249c:	2b00      	cmp	r3, #0
 800249e:	d0ee      	beq.n	800247e <HAL_RCC_OscConfig+0x386>
 80024a0:	e014      	b.n	80024cc <HAL_RCC_OscConfig+0x3d4>
				}
			}
		} else {
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 80024a2:	f7fe fe53 	bl	800114c <HAL_GetTick>
 80024a6:	6138      	str	r0, [r7, #16]

			/* Wait till LSE is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 80024a8:	e00a      	b.n	80024c0 <HAL_RCC_OscConfig+0x3c8>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 80024aa:	f7fe fe4f 	bl	800114c <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d901      	bls.n	80024c0 <HAL_RCC_OscConfig+0x3c8>
					return HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	e0c2      	b.n	8002646 <HAL_RCC_OscConfig+0x54e>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 80024c0:	4b41      	ldr	r3, [pc, #260]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 80024c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024c4:	f003 0302 	and.w	r3, r3, #2
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d1ee      	bne.n	80024aa <HAL_RCC_OscConfig+0x3b2>
				}
			}
		}

		/* Restore clock configuration if changed */
		if (pwrclkchanged == SET) {
 80024cc:	7dfb      	ldrb	r3, [r7, #23]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d105      	bne.n	80024de <HAL_RCC_OscConfig+0x3e6>
			__HAL_RCC_PWR_CLK_DISABLE();
 80024d2:	4b3d      	ldr	r3, [pc, #244]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 80024d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d6:	4a3c      	ldr	r2, [pc, #240]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 80024d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024dc:	6413      	str	r3, [r2, #64]	; 0x40
		}
	}
	/*-------------------------------- PLL Configuration -----------------------*/
	/* Check the parameters */
	assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
	if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE) {
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	699b      	ldr	r3, [r3, #24]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	f000 80ae 	beq.w	8002644 <HAL_RCC_OscConfig+0x54c>
		/* Check if the PLL is used as system clock or not */
		if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK) {
 80024e8:	4b37      	ldr	r3, [pc, #220]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	f003 030c 	and.w	r3, r3, #12
 80024f0:	2b08      	cmp	r3, #8
 80024f2:	d06d      	beq.n	80025d0 <HAL_RCC_OscConfig+0x4d8>
			if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON) {
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	699b      	ldr	r3, [r3, #24]
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d14b      	bne.n	8002594 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
				assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 80024fc:	4b32      	ldr	r3, [pc, #200]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a31      	ldr	r2, [pc, #196]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 8002502:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002506:	6013      	str	r3, [r2, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8002508:	f7fe fe20 	bl	800114c <HAL_GetTick>
 800250c:	6138      	str	r0, [r7, #16]

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 800250e:	e008      	b.n	8002522 <HAL_RCC_OscConfig+0x42a>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8002510:	f7fe fe1c 	bl	800114c <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	2b02      	cmp	r3, #2
 800251c:	d901      	bls.n	8002522 <HAL_RCC_OscConfig+0x42a>
						return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e091      	b.n	8002646 <HAL_RCC_OscConfig+0x54e>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8002522:	4b29      	ldr	r3, [pc, #164]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800252a:	2b00      	cmp	r3, #0
 800252c:	d1f0      	bne.n	8002510 <HAL_RCC_OscConfig+0x418>
					}
				}

				/* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
				__HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	69da      	ldr	r2, [r3, #28]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6a1b      	ldr	r3, [r3, #32]
 8002536:	431a      	orrs	r2, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800253c:	019b      	lsls	r3, r3, #6
 800253e:	431a      	orrs	r2, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002544:	085b      	lsrs	r3, r3, #1
 8002546:	3b01      	subs	r3, #1
 8002548:	041b      	lsls	r3, r3, #16
 800254a:	431a      	orrs	r2, r3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002550:	061b      	lsls	r3, r3, #24
 8002552:	431a      	orrs	r2, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002558:	071b      	lsls	r3, r3, #28
 800255a:	491b      	ldr	r1, [pc, #108]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 800255c:	4313      	orrs	r3, r2
 800255e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

				/* Enable the main PLL. */
				__HAL_RCC_PLL_ENABLE();
 8002560:	4b19      	ldr	r3, [pc, #100]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a18      	ldr	r2, [pc, #96]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 8002566:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800256a:	6013      	str	r3, [r2, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 800256c:	f7fe fdee 	bl	800114c <HAL_GetTick>
 8002570:	6138      	str	r0, [r7, #16]

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8002572:	e008      	b.n	8002586 <HAL_RCC_OscConfig+0x48e>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8002574:	f7fe fdea 	bl	800114c <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	2b02      	cmp	r3, #2
 8002580:	d901      	bls.n	8002586 <HAL_RCC_OscConfig+0x48e>
						return HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	e05f      	b.n	8002646 <HAL_RCC_OscConfig+0x54e>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8002586:	4b10      	ldr	r3, [pc, #64]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d0f0      	beq.n	8002574 <HAL_RCC_OscConfig+0x47c>
 8002592:	e057      	b.n	8002644 <HAL_RCC_OscConfig+0x54c>
					}
				}
			} else {
				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 8002594:	4b0c      	ldr	r3, [pc, #48]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a0b      	ldr	r2, [pc, #44]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 800259a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800259e:	6013      	str	r3, [r2, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 80025a0:	f7fe fdd4 	bl	800114c <HAL_GetTick>
 80025a4:	6138      	str	r0, [r7, #16]

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 80025a6:	e008      	b.n	80025ba <HAL_RCC_OscConfig+0x4c2>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 80025a8:	f7fe fdd0 	bl	800114c <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_OscConfig+0x4c2>
						return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e045      	b.n	8002646 <HAL_RCC_OscConfig+0x54e>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 80025ba:	4b03      	ldr	r3, [pc, #12]	; (80025c8 <HAL_RCC_OscConfig+0x4d0>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d1f0      	bne.n	80025a8 <HAL_RCC_OscConfig+0x4b0>
 80025c6:	e03d      	b.n	8002644 <HAL_RCC_OscConfig+0x54c>
 80025c8:	40023800 	.word	0x40023800
 80025cc:	40007000 	.word	0x40007000
					}
				}
			}
		} else {
			/* Do not return HAL_ERROR if request repeats the current configuration */
			pll_config = RCC->PLLCFGR;
 80025d0:	4b1f      	ldr	r3, [pc, #124]	; (8002650 <HAL_RCC_OscConfig+0x558>)
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
			if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	699b      	ldr	r3, [r3, #24]
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d030      	beq.n	8002640 <HAL_RCC_OscConfig+0x548>
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
							!= RCC_OscInitStruct->PLL.PLLSource)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	69db      	ldr	r3, [r3, #28]
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d129      	bne.n	8002640 <HAL_RCC_OscConfig+0x548>
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
							!= RCC_OscInitStruct->PLL.PLLM)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6a1b      	ldr	r3, [r3, #32]
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)
 80025f6:	429a      	cmp	r2, r3
 80025f8:	d122      	bne.n	8002640 <HAL_RCC_OscConfig+0x548>
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)
 80025fa:	68fa      	ldr	r2, [r7, #12]
 80025fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002600:	4013      	ands	r3, r2
							!= (RCC_OscInitStruct->PLL.PLLN
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	6a52      	ldr	r2, [r2, #36]	; 0x24
									<< RCC_PLLCFGR_PLLN_Pos))
 8002606:	0192      	lsls	r2, r2, #6
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)
 8002608:	4293      	cmp	r3, r2
 800260a:	d119      	bne.n	8002640 <HAL_RCC_OscConfig+0x548>
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
							!= ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002616:	085b      	lsrs	r3, r3, #1
 8002618:	3b01      	subs	r3, #1
									<< RCC_PLLCFGR_PLLP_Pos))
 800261a:	041b      	lsls	r3, r3, #16
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)
 800261c:	429a      	cmp	r2, r3
 800261e:	d10f      	bne.n	8002640 <HAL_RCC_OscConfig+0x548>
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
							!= (RCC_OscInitStruct->PLL.PLLQ
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
									<< RCC_PLLCFGR_PLLQ_Pos))
 800262a:	061b      	lsls	r3, r3, #24
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)
 800262c:	429a      	cmp	r2, r3
 800262e:	d107      	bne.n	8002640 <HAL_RCC_OscConfig+0x548>
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
							!= (RCC_OscInitStruct->PLL.PLLR
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
									<< RCC_PLLCFGR_PLLR_Pos)))
 800263a:	071b      	lsls	r3, r3, #28
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)
 800263c:	429a      	cmp	r2, r3
 800263e:	d001      	beq.n	8002644 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
					{
				return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e000      	b.n	8002646 <HAL_RCC_OscConfig+0x54e>
			}
		}
	}
	return HAL_OK;
 8002644:	2300      	movs	r3, #0
}
 8002646:	4618      	mov	r0, r3
 8002648:	3718      	adds	r7, #24
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	40023800 	.word	0x40023800

08002654 <HAL_RCC_ClockConfig>:
 *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 *         (for more details refer to section above "Initialization/de-initialization functions")
 * @retval None
 */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct,
		uint32_t FLatency) {
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	6039      	str	r1, [r7, #0]
	uint32_t tickstart = 0;
 800265e:	2300      	movs	r3, #0
 8002660:	60fb      	str	r3, [r7, #12]

	/* Check Null pointer */
	if (RCC_ClkInitStruct == NULL) {
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d101      	bne.n	800266c <HAL_RCC_ClockConfig+0x18>
		return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e0d0      	b.n	800280e <HAL_RCC_ClockConfig+0x1ba>
	/* To correctly read data from FLASH memory, the number of wait states (LATENCY)
	 must be correctly programmed according to the frequency of the CPU clock
	 (HCLK) and the supply voltage of the device. */

	/* Increasing the CPU frequency */
	if (FLatency > __HAL_FLASH_GET_LATENCY()) {
 800266c:	4b6a      	ldr	r3, [pc, #424]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 030f 	and.w	r3, r3, #15
 8002674:	683a      	ldr	r2, [r7, #0]
 8002676:	429a      	cmp	r2, r3
 8002678:	d910      	bls.n	800269c <HAL_RCC_ClockConfig+0x48>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		__HAL_FLASH_SET_LATENCY(FLatency);
 800267a:	4b67      	ldr	r3, [pc, #412]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f023 020f 	bic.w	r2, r3, #15
 8002682:	4965      	ldr	r1, [pc, #404]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	4313      	orrs	r3, r2
 8002688:	600b      	str	r3, [r1, #0]

		/* Check that the new number of wait states is taken into account to access the Flash
		 memory by reading the FLASH_ACR register */
		if (__HAL_FLASH_GET_LATENCY() != FLatency) {
 800268a:	4b63      	ldr	r3, [pc, #396]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 030f 	and.w	r3, r3, #15
 8002692:	683a      	ldr	r2, [r7, #0]
 8002694:	429a      	cmp	r2, r3
 8002696:	d001      	beq.n	800269c <HAL_RCC_ClockConfig+0x48>
			return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e0b8      	b.n	800280e <HAL_RCC_ClockConfig+0x1ba>
		}
	}

	/*-------------------------- HCLK Configuration --------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0302 	and.w	r3, r3, #2
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d020      	beq.n	80026ea <HAL_RCC_ClockConfig+0x96>
			== RCC_CLOCKTYPE_HCLK) {
		/* Set the highest APBx dividers in order to ensure that we do not go through
		 a non-spec phase whatever we decrease or increase HCLK. */
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0304 	and.w	r3, r3, #4
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d005      	beq.n	80026c0 <HAL_RCC_ClockConfig+0x6c>
				== RCC_CLOCKTYPE_PCLK1) {
			MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026b4:	4b59      	ldr	r3, [pc, #356]	; (800281c <HAL_RCC_ClockConfig+0x1c8>)
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	4a58      	ldr	r2, [pc, #352]	; (800281c <HAL_RCC_ClockConfig+0x1c8>)
 80026ba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80026be:	6093      	str	r3, [r2, #8]
		}

		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 0308 	and.w	r3, r3, #8
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d005      	beq.n	80026d8 <HAL_RCC_ClockConfig+0x84>
				== RCC_CLOCKTYPE_PCLK2) {
			MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026cc:	4b53      	ldr	r3, [pc, #332]	; (800281c <HAL_RCC_ClockConfig+0x1c8>)
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	4a52      	ldr	r2, [pc, #328]	; (800281c <HAL_RCC_ClockConfig+0x1c8>)
 80026d2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80026d6:	6093      	str	r3, [r2, #8]
		}

		/* Set the new HCLK clock divider */
		assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026d8:	4b50      	ldr	r3, [pc, #320]	; (800281c <HAL_RCC_ClockConfig+0x1c8>)
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	494d      	ldr	r1, [pc, #308]	; (800281c <HAL_RCC_ClockConfig+0x1c8>)
 80026e6:	4313      	orrs	r3, r2
 80026e8:	608b      	str	r3, [r1, #8]
	}

	/*------------------------- SYSCLK Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0301 	and.w	r3, r3, #1
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d040      	beq.n	8002778 <HAL_RCC_ClockConfig+0x124>
			== RCC_CLOCKTYPE_SYSCLK) {
		assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

		/* HSE is selected as System Clock Source */
		if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d107      	bne.n	800270e <HAL_RCC_ClockConfig+0xba>
			/* Check the HSE ready flag */
			if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 80026fe:	4b47      	ldr	r3, [pc, #284]	; (800281c <HAL_RCC_ClockConfig+0x1c8>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d115      	bne.n	8002736 <HAL_RCC_ClockConfig+0xe2>
				return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e07f      	b.n	800280e <HAL_RCC_ClockConfig+0x1ba>
			}
		}
		/* PLL is selected as System Clock Source */
		else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK) {
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	2b02      	cmp	r3, #2
 8002714:	d107      	bne.n	8002726 <HAL_RCC_ClockConfig+0xd2>
			/* Check the PLL ready flag */
			if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8002716:	4b41      	ldr	r3, [pc, #260]	; (800281c <HAL_RCC_ClockConfig+0x1c8>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d109      	bne.n	8002736 <HAL_RCC_ClockConfig+0xe2>
				return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e073      	b.n	800280e <HAL_RCC_ClockConfig+0x1ba>
			}
		}
		/* HSI is selected as System Clock Source */
		else {
			/* Check the HSI ready flag */
			if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 8002726:	4b3d      	ldr	r3, [pc, #244]	; (800281c <HAL_RCC_ClockConfig+0x1c8>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	2b00      	cmp	r3, #0
 8002730:	d101      	bne.n	8002736 <HAL_RCC_ClockConfig+0xe2>
				return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e06b      	b.n	800280e <HAL_RCC_ClockConfig+0x1ba>
			}
		}

		__HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002736:	4b39      	ldr	r3, [pc, #228]	; (800281c <HAL_RCC_ClockConfig+0x1c8>)
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	f023 0203 	bic.w	r2, r3, #3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	4936      	ldr	r1, [pc, #216]	; (800281c <HAL_RCC_ClockConfig+0x1c8>)
 8002744:	4313      	orrs	r3, r2
 8002746:	608b      	str	r3, [r1, #8]

		/* Get Start Tick*/
		tickstart = HAL_GetTick();
 8002748:	f7fe fd00 	bl	800114c <HAL_GetTick>
 800274c:	60f8      	str	r0, [r7, #12]

		while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800274e:	e00a      	b.n	8002766 <HAL_RCC_ClockConfig+0x112>
				!= (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)) {
			if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 8002750:	f7fe fcfc 	bl	800114c <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	f241 3288 	movw	r2, #5000	; 0x1388
 800275e:	4293      	cmp	r3, r2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_ClockConfig+0x112>
				return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e053      	b.n	800280e <HAL_RCC_ClockConfig+0x1ba>
		while (__HAL_RCC_GET_SYSCLK_SOURCE()
 8002766:	4b2d      	ldr	r3, [pc, #180]	; (800281c <HAL_RCC_ClockConfig+0x1c8>)
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	f003 020c 	and.w	r2, r3, #12
				!= (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)) {
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	009b      	lsls	r3, r3, #2
		while (__HAL_RCC_GET_SYSCLK_SOURCE()
 8002774:	429a      	cmp	r2, r3
 8002776:	d1eb      	bne.n	8002750 <HAL_RCC_ClockConfig+0xfc>
			}
		}
	}

	/* Decreasing the number of wait states because of lower CPU frequency */
	if (FLatency < __HAL_FLASH_GET_LATENCY()) {
 8002778:	4b27      	ldr	r3, [pc, #156]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 030f 	and.w	r3, r3, #15
 8002780:	683a      	ldr	r2, [r7, #0]
 8002782:	429a      	cmp	r2, r3
 8002784:	d210      	bcs.n	80027a8 <HAL_RCC_ClockConfig+0x154>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		__HAL_FLASH_SET_LATENCY(FLatency);
 8002786:	4b24      	ldr	r3, [pc, #144]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f023 020f 	bic.w	r2, r3, #15
 800278e:	4922      	ldr	r1, [pc, #136]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	4313      	orrs	r3, r2
 8002794:	600b      	str	r3, [r1, #0]

		/* Check that the new number of wait states is taken into account to access the Flash
		 memory by reading the FLASH_ACR register */
		if (__HAL_FLASH_GET_LATENCY() != FLatency) {
 8002796:	4b20      	ldr	r3, [pc, #128]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 030f 	and.w	r3, r3, #15
 800279e:	683a      	ldr	r2, [r7, #0]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d001      	beq.n	80027a8 <HAL_RCC_ClockConfig+0x154>
			return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e032      	b.n	800280e <HAL_RCC_ClockConfig+0x1ba>
		}
	}

	/*-------------------------- PCLK1 Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0304 	and.w	r3, r3, #4
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d008      	beq.n	80027c6 <HAL_RCC_ClockConfig+0x172>
			== RCC_CLOCKTYPE_PCLK1) {
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1,
 80027b4:	4b19      	ldr	r3, [pc, #100]	; (800281c <HAL_RCC_ClockConfig+0x1c8>)
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	4916      	ldr	r1, [pc, #88]	; (800281c <HAL_RCC_ClockConfig+0x1c8>)
 80027c2:	4313      	orrs	r3, r2
 80027c4:	608b      	str	r3, [r1, #8]
				RCC_ClkInitStruct->APB1CLKDivider);
	}

	/*-------------------------- PCLK2 Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0308 	and.w	r3, r3, #8
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d009      	beq.n	80027e6 <HAL_RCC_ClockConfig+0x192>
			== RCC_CLOCKTYPE_PCLK2) {
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2,
 80027d2:	4b12      	ldr	r3, [pc, #72]	; (800281c <HAL_RCC_ClockConfig+0x1c8>)
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	00db      	lsls	r3, r3, #3
 80027e0:	490e      	ldr	r1, [pc, #56]	; (800281c <HAL_RCC_ClockConfig+0x1c8>)
 80027e2:	4313      	orrs	r3, r2
 80027e4:	608b      	str	r3, [r1, #8]
				((RCC_ClkInitStruct->APB2CLKDivider) << 3));
	}

	/* Update the SystemCoreClock global variable */
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 80027e6:	f000 f821 	bl	800282c <HAL_RCC_GetSysClockFreq>
 80027ea:	4602      	mov	r2, r0
			>> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027ec:	4b0b      	ldr	r3, [pc, #44]	; (800281c <HAL_RCC_ClockConfig+0x1c8>)
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	091b      	lsrs	r3, r3, #4
 80027f2:	f003 030f 	and.w	r3, r3, #15
 80027f6:	490a      	ldr	r1, [pc, #40]	; (8002820 <HAL_RCC_ClockConfig+0x1cc>)
 80027f8:	5ccb      	ldrb	r3, [r1, r3]
 80027fa:	fa22 f303 	lsr.w	r3, r2, r3
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 80027fe:	4a09      	ldr	r2, [pc, #36]	; (8002824 <HAL_RCC_ClockConfig+0x1d0>)
 8002800:	6013      	str	r3, [r2, #0]

	/* Configure the source of time base considering new system clocks settings*/
	HAL_InitTick(uwTickPrio);
 8002802:	4b09      	ldr	r3, [pc, #36]	; (8002828 <HAL_RCC_ClockConfig+0x1d4>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4618      	mov	r0, r3
 8002808:	f7fe fc5c 	bl	80010c4 <HAL_InitTick>

	return HAL_OK;
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	40023c00 	.word	0x40023c00
 800281c:	40023800 	.word	0x40023800
 8002820:	080055c0 	.word	0x080055c0
 8002824:	20000000 	.word	0x20000000
 8002828:	20000004 	.word	0x20000004

0800282c <HAL_RCC_GetSysClockFreq>:
 *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
 *
 *
 * @retval SYSCLK frequency
 */
uint32_t HAL_RCC_GetSysClockFreq(void) {
 800282c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002830:	b094      	sub	sp, #80	; 0x50
 8002832:	af00      	add	r7, sp, #0
	uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002834:	2300      	movs	r3, #0
 8002836:	647b      	str	r3, [r7, #68]	; 0x44
 8002838:	2300      	movs	r3, #0
 800283a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800283c:	2300      	movs	r3, #0
 800283e:	643b      	str	r3, [r7, #64]	; 0x40
	uint32_t sysclockfreq = 0;
 8002840:	2300      	movs	r3, #0
 8002842:	64bb      	str	r3, [r7, #72]	; 0x48

	/* Get SYSCLK source -------------------------------------------------------*/
	switch (RCC->CFGR & RCC_CFGR_SWS) {
 8002844:	4b79      	ldr	r3, [pc, #484]	; (8002a2c <HAL_RCC_GetSysClockFreq+0x200>)
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	f003 030c 	and.w	r3, r3, #12
 800284c:	2b08      	cmp	r3, #8
 800284e:	d00d      	beq.n	800286c <HAL_RCC_GetSysClockFreq+0x40>
 8002850:	2b08      	cmp	r3, #8
 8002852:	f200 80e1 	bhi.w	8002a18 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002856:	2b00      	cmp	r3, #0
 8002858:	d002      	beq.n	8002860 <HAL_RCC_GetSysClockFreq+0x34>
 800285a:	2b04      	cmp	r3, #4
 800285c:	d003      	beq.n	8002866 <HAL_RCC_GetSysClockFreq+0x3a>
 800285e:	e0db      	b.n	8002a18 <HAL_RCC_GetSysClockFreq+0x1ec>
	case RCC_SYSCLKSOURCE_STATUS_HSI: /* HSI used as system clock source */
	{
		sysclockfreq = HSI_VALUE;
 8002860:	4b73      	ldr	r3, [pc, #460]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x204>)
 8002862:	64bb      	str	r3, [r7, #72]	; 0x48
		break;
 8002864:	e0db      	b.n	8002a1e <HAL_RCC_GetSysClockFreq+0x1f2>
	}
	case RCC_SYSCLKSOURCE_STATUS_HSE: /* HSE used as system clock  source */
	{
		sysclockfreq = HSE_VALUE;
 8002866:	4b73      	ldr	r3, [pc, #460]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x208>)
 8002868:	64bb      	str	r3, [r7, #72]	; 0x48
		break;
 800286a:	e0d8      	b.n	8002a1e <HAL_RCC_GetSysClockFreq+0x1f2>
	}
	case RCC_SYSCLKSOURCE_STATUS_PLLCLK: /* PLL used as system clock  source */
	{
		/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
		 SYSCLK = PLL_VCO / PLLP */
		pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800286c:	4b6f      	ldr	r3, [pc, #444]	; (8002a2c <HAL_RCC_GetSysClockFreq+0x200>)
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002874:	647b      	str	r3, [r7, #68]	; 0x44
		if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI) {
 8002876:	4b6d      	ldr	r3, [pc, #436]	; (8002a2c <HAL_RCC_GetSysClockFreq+0x200>)
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d063      	beq.n	800294a <HAL_RCC_GetSysClockFreq+0x11e>
			/* HSE used as PLL clock source */
			pllvco = (uint32_t) ((((uint64_t) HSE_VALUE
					* ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
 8002882:	4b6a      	ldr	r3, [pc, #424]	; (8002a2c <HAL_RCC_GetSysClockFreq+0x200>)
 8002884:	685b      	ldr	r3, [r3, #4]
							>> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t) pllm);
 8002886:	099b      	lsrs	r3, r3, #6
					* ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
 8002888:	2200      	movs	r2, #0
 800288a:	63bb      	str	r3, [r7, #56]	; 0x38
 800288c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800288e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002890:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002894:	633b      	str	r3, [r7, #48]	; 0x30
 8002896:	2300      	movs	r3, #0
 8002898:	637b      	str	r3, [r7, #52]	; 0x34
 800289a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800289e:	4622      	mov	r2, r4
 80028a0:	462b      	mov	r3, r5
 80028a2:	f04f 0000 	mov.w	r0, #0
 80028a6:	f04f 0100 	mov.w	r1, #0
 80028aa:	0159      	lsls	r1, r3, #5
 80028ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028b0:	0150      	lsls	r0, r2, #5
 80028b2:	4602      	mov	r2, r0
 80028b4:	460b      	mov	r3, r1
 80028b6:	4621      	mov	r1, r4
 80028b8:	1a51      	subs	r1, r2, r1
 80028ba:	6139      	str	r1, [r7, #16]
 80028bc:	4629      	mov	r1, r5
 80028be:	eb63 0301 	sbc.w	r3, r3, r1
 80028c2:	617b      	str	r3, [r7, #20]
 80028c4:	f04f 0200 	mov.w	r2, #0
 80028c8:	f04f 0300 	mov.w	r3, #0
 80028cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80028d0:	4659      	mov	r1, fp
 80028d2:	018b      	lsls	r3, r1, #6
 80028d4:	4651      	mov	r1, sl
 80028d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80028da:	4651      	mov	r1, sl
 80028dc:	018a      	lsls	r2, r1, #6
 80028de:	4651      	mov	r1, sl
 80028e0:	ebb2 0801 	subs.w	r8, r2, r1
 80028e4:	4659      	mov	r1, fp
 80028e6:	eb63 0901 	sbc.w	r9, r3, r1
 80028ea:	f04f 0200 	mov.w	r2, #0
 80028ee:	f04f 0300 	mov.w	r3, #0
 80028f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80028f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80028fe:	4690      	mov	r8, r2
 8002900:	4699      	mov	r9, r3
 8002902:	4623      	mov	r3, r4
 8002904:	eb18 0303 	adds.w	r3, r8, r3
 8002908:	60bb      	str	r3, [r7, #8]
 800290a:	462b      	mov	r3, r5
 800290c:	eb49 0303 	adc.w	r3, r9, r3
 8002910:	60fb      	str	r3, [r7, #12]
 8002912:	f04f 0200 	mov.w	r2, #0
 8002916:	f04f 0300 	mov.w	r3, #0
 800291a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800291e:	4629      	mov	r1, r5
 8002920:	024b      	lsls	r3, r1, #9
 8002922:	4621      	mov	r1, r4
 8002924:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002928:	4621      	mov	r1, r4
 800292a:	024a      	lsls	r2, r1, #9
 800292c:	4610      	mov	r0, r2
 800292e:	4619      	mov	r1, r3
							>> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t) pllm);
 8002930:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002932:	2200      	movs	r2, #0
 8002934:	62bb      	str	r3, [r7, #40]	; 0x28
 8002936:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002938:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800293c:	f7fd fcd8 	bl	80002f0 <__aeabi_uldivmod>
 8002940:	4602      	mov	r2, r0
 8002942:	460b      	mov	r3, r1
			pllvco = (uint32_t) ((((uint64_t) HSE_VALUE
 8002944:	4613      	mov	r3, r2
 8002946:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002948:	e058      	b.n	80029fc <HAL_RCC_GetSysClockFreq+0x1d0>
		} else {
			/* HSI used as PLL clock source */
			pllvco = (uint32_t) ((((uint64_t) HSI_VALUE
					* ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
 800294a:	4b38      	ldr	r3, [pc, #224]	; (8002a2c <HAL_RCC_GetSysClockFreq+0x200>)
 800294c:	685b      	ldr	r3, [r3, #4]
							>> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t) pllm);
 800294e:	099b      	lsrs	r3, r3, #6
					* ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
 8002950:	2200      	movs	r2, #0
 8002952:	4618      	mov	r0, r3
 8002954:	4611      	mov	r1, r2
 8002956:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800295a:	623b      	str	r3, [r7, #32]
 800295c:	2300      	movs	r3, #0
 800295e:	627b      	str	r3, [r7, #36]	; 0x24
 8002960:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002964:	4642      	mov	r2, r8
 8002966:	464b      	mov	r3, r9
 8002968:	f04f 0000 	mov.w	r0, #0
 800296c:	f04f 0100 	mov.w	r1, #0
 8002970:	0159      	lsls	r1, r3, #5
 8002972:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002976:	0150      	lsls	r0, r2, #5
 8002978:	4602      	mov	r2, r0
 800297a:	460b      	mov	r3, r1
 800297c:	4641      	mov	r1, r8
 800297e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002982:	4649      	mov	r1, r9
 8002984:	eb63 0b01 	sbc.w	fp, r3, r1
 8002988:	f04f 0200 	mov.w	r2, #0
 800298c:	f04f 0300 	mov.w	r3, #0
 8002990:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002994:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002998:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800299c:	ebb2 040a 	subs.w	r4, r2, sl
 80029a0:	eb63 050b 	sbc.w	r5, r3, fp
 80029a4:	f04f 0200 	mov.w	r2, #0
 80029a8:	f04f 0300 	mov.w	r3, #0
 80029ac:	00eb      	lsls	r3, r5, #3
 80029ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029b2:	00e2      	lsls	r2, r4, #3
 80029b4:	4614      	mov	r4, r2
 80029b6:	461d      	mov	r5, r3
 80029b8:	4643      	mov	r3, r8
 80029ba:	18e3      	adds	r3, r4, r3
 80029bc:	603b      	str	r3, [r7, #0]
 80029be:	464b      	mov	r3, r9
 80029c0:	eb45 0303 	adc.w	r3, r5, r3
 80029c4:	607b      	str	r3, [r7, #4]
 80029c6:	f04f 0200 	mov.w	r2, #0
 80029ca:	f04f 0300 	mov.w	r3, #0
 80029ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80029d2:	4629      	mov	r1, r5
 80029d4:	028b      	lsls	r3, r1, #10
 80029d6:	4621      	mov	r1, r4
 80029d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80029dc:	4621      	mov	r1, r4
 80029de:	028a      	lsls	r2, r1, #10
 80029e0:	4610      	mov	r0, r2
 80029e2:	4619      	mov	r1, r3
							>> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t) pllm);
 80029e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80029e6:	2200      	movs	r2, #0
 80029e8:	61bb      	str	r3, [r7, #24]
 80029ea:	61fa      	str	r2, [r7, #28]
 80029ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80029f0:	f7fd fc7e 	bl	80002f0 <__aeabi_uldivmod>
 80029f4:	4602      	mov	r2, r0
 80029f6:	460b      	mov	r3, r1
			pllvco = (uint32_t) ((((uint64_t) HSI_VALUE
 80029f8:	4613      	mov	r3, r2
 80029fa:	64fb      	str	r3, [r7, #76]	; 0x4c
		}
		pllp =
				((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos)
 80029fc:	4b0b      	ldr	r3, [pc, #44]	; (8002a2c <HAL_RCC_GetSysClockFreq+0x200>)
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	0c1b      	lsrs	r3, r3, #16
 8002a02:	f003 0303 	and.w	r3, r3, #3
						+ 1) * 2);
 8002a06:	3301      	adds	r3, #1
		pllp =
 8002a08:	005b      	lsls	r3, r3, #1
 8002a0a:	643b      	str	r3, [r7, #64]	; 0x40

		sysclockfreq = pllvco / pllp;
 8002a0c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002a0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a10:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a14:	64bb      	str	r3, [r7, #72]	; 0x48
		break;
 8002a16:	e002      	b.n	8002a1e <HAL_RCC_GetSysClockFreq+0x1f2>
	}
	default: {
		sysclockfreq = HSI_VALUE;
 8002a18:	4b05      	ldr	r3, [pc, #20]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x204>)
 8002a1a:	64bb      	str	r3, [r7, #72]	; 0x48
		break;
 8002a1c:	bf00      	nop
	}
	}
	return sysclockfreq;
 8002a1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	3750      	adds	r7, #80	; 0x50
 8002a24:	46bd      	mov	sp, r7
 8002a26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a2a:	bf00      	nop
 8002a2c:	40023800 	.word	0x40023800
 8002a30:	00f42400 	.word	0x00f42400
 8002a34:	007a1200 	.word	0x007a1200

08002a38 <HAL_RCC_GetHCLKFreq>:
 * @note   Each time HCLK changes, this function must be called to update the
 *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
 * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
 * @retval HCLK frequency
 */
uint32_t HAL_RCC_GetHCLKFreq(void) {
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0
	return SystemCoreClock;
 8002a3c:	4b03      	ldr	r3, [pc, #12]	; (8002a4c <HAL_RCC_GetHCLKFreq+0x14>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	20000000 	.word	0x20000000

08002a50 <HAL_RCC_GetPCLK1Freq>:
 * @brief  Returns the PCLK1 frequency
 * @note   Each time PCLK1 changes, this function must be called to update the
 *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK1 frequency
 */
uint32_t HAL_RCC_GetPCLK1Freq(void) {
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 8002a54:	f7ff fff0 	bl	8002a38 <HAL_RCC_GetHCLKFreq>
 8002a58:	4602      	mov	r2, r0
			>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a5a:	4b05      	ldr	r3, [pc, #20]	; (8002a70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	0a9b      	lsrs	r3, r3, #10
 8002a60:	f003 0307 	and.w	r3, r3, #7
 8002a64:	4903      	ldr	r1, [pc, #12]	; (8002a74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a66:	5ccb      	ldrb	r3, [r1, r3]
 8002a68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	40023800 	.word	0x40023800
 8002a74:	080055d0 	.word	0x080055d0

08002a78 <HAL_RCC_GetPCLK2Freq>:
 * @brief  Returns the PCLK2 frequency
 * @note   Each time PCLK2 changes, this function must be called to update the
 *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK2 frequency
 */
uint32_t HAL_RCC_GetPCLK2Freq(void) {
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 8002a7c:	f7ff ffdc 	bl	8002a38 <HAL_RCC_GetHCLKFreq>
 8002a80:	4602      	mov	r2, r0
			>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a82:	4b05      	ldr	r3, [pc, #20]	; (8002a98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	0b5b      	lsrs	r3, r3, #13
 8002a88:	f003 0307 	and.w	r3, r3, #7
 8002a8c:	4903      	ldr	r1, [pc, #12]	; (8002a9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a8e:	5ccb      	ldrb	r3, [r1, r3]
 8002a90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	40023800 	.word	0x40023800
 8002a9c:	080055d0 	.word	0x080055d0

08002aa0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b088      	sub	sp, #32
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002aac:	2300      	movs	r3, #0
 8002aae:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0301 	and.w	r3, r3, #1
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d012      	beq.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002ac8:	4b69      	ldr	r3, [pc, #420]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	4a68      	ldr	r2, [pc, #416]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ace:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002ad2:	6093      	str	r3, [r2, #8]
 8002ad4:	4b66      	ldr	r3, [pc, #408]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ad6:	689a      	ldr	r2, [r3, #8]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002adc:	4964      	ldr	r1, [pc, #400]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d101      	bne.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002aea:	2301      	movs	r3, #1
 8002aec:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d017      	beq.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002afa:	4b5d      	ldr	r3, [pc, #372]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002afc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b00:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b08:	4959      	ldr	r1, [pc, #356]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b14:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b18:	d101      	bne.n	8002b1e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d101      	bne.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002b26:	2301      	movs	r3, #1
 8002b28:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d017      	beq.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002b36:	4b4e      	ldr	r3, [pc, #312]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b3c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b44:	494a      	ldr	r1, [pc, #296]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b46:	4313      	orrs	r3, r2
 8002b48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b54:	d101      	bne.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002b56:	2301      	movs	r3, #1
 8002b58:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d101      	bne.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002b62:	2301      	movs	r3, #1
 8002b64:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d001      	beq.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002b72:	2301      	movs	r3, #1
 8002b74:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 0320 	and.w	r3, r3, #32
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	f000 808b 	beq.w	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002b84:	4b3a      	ldr	r3, [pc, #232]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b88:	4a39      	ldr	r2, [pc, #228]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b8e:	6413      	str	r3, [r2, #64]	; 0x40
 8002b90:	4b37      	ldr	r3, [pc, #220]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b98:	60bb      	str	r3, [r7, #8]
 8002b9a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002b9c:	4b35      	ldr	r3, [pc, #212]	; (8002c74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a34      	ldr	r2, [pc, #208]	; (8002c74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ba2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ba6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ba8:	f7fe fad0 	bl	800114c <HAL_GetTick>
 8002bac:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002bae:	e008      	b.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bb0:	f7fe facc 	bl	800114c <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	2b64      	cmp	r3, #100	; 0x64
 8002bbc:	d901      	bls.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e38f      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002bc2:	4b2c      	ldr	r3, [pc, #176]	; (8002c74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d0f0      	beq.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002bce:	4b28      	ldr	r3, [pc, #160]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bd6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d035      	beq.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002be6:	693a      	ldr	r2, [r7, #16]
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d02e      	beq.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002bec:	4b20      	ldr	r3, [pc, #128]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bf0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bf4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002bf6:	4b1e      	ldr	r3, [pc, #120]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bfa:	4a1d      	ldr	r2, [pc, #116]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c00:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c02:	4b1b      	ldr	r3, [pc, #108]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c06:	4a1a      	ldr	r2, [pc, #104]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c0c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002c0e:	4a18      	ldr	r2, [pc, #96]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002c14:	4b16      	ldr	r3, [pc, #88]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c18:	f003 0301 	and.w	r3, r3, #1
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d114      	bne.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c20:	f7fe fa94 	bl	800114c <HAL_GetTick>
 8002c24:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c26:	e00a      	b.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c28:	f7fe fa90 	bl	800114c <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d901      	bls.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e351      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c3e:	4b0c      	ldr	r3, [pc, #48]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c42:	f003 0302 	and.w	r3, r3, #2
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d0ee      	beq.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002c56:	d111      	bne.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002c58:	4b05      	ldr	r3, [pc, #20]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c64:	4b04      	ldr	r3, [pc, #16]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002c66:	400b      	ands	r3, r1
 8002c68:	4901      	ldr	r1, [pc, #4]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	608b      	str	r3, [r1, #8]
 8002c6e:	e00b      	b.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002c70:	40023800 	.word	0x40023800
 8002c74:	40007000 	.word	0x40007000
 8002c78:	0ffffcff 	.word	0x0ffffcff
 8002c7c:	4bac      	ldr	r3, [pc, #688]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	4aab      	ldr	r2, [pc, #684]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c82:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002c86:	6093      	str	r3, [r2, #8]
 8002c88:	4ba9      	ldr	r3, [pc, #676]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c8a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c94:	49a6      	ldr	r1, [pc, #664]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c96:	4313      	orrs	r3, r2
 8002c98:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0310 	and.w	r3, r3, #16
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d010      	beq.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002ca6:	4ba2      	ldr	r3, [pc, #648]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ca8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002cac:	4aa0      	ldr	r2, [pc, #640]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002cb2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002cb6:	4b9e      	ldr	r3, [pc, #632]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cb8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cc0:	499b      	ldr	r1, [pc, #620]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d00a      	beq.n	8002cea <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cd4:	4b96      	ldr	r3, [pc, #600]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cda:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ce2:	4993      	ldr	r1, [pc, #588]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d00a      	beq.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002cf6:	4b8e      	ldr	r3, [pc, #568]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cfc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d04:	498a      	ldr	r1, [pc, #552]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d06:	4313      	orrs	r3, r2
 8002d08:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d00a      	beq.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d18:	4b85      	ldr	r3, [pc, #532]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d1e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d26:	4982      	ldr	r1, [pc, #520]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d00a      	beq.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002d3a:	4b7d      	ldr	r3, [pc, #500]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d40:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d48:	4979      	ldr	r1, [pc, #484]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d00a      	beq.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d5c:	4b74      	ldr	r3, [pc, #464]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d62:	f023 0203 	bic.w	r2, r3, #3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d6a:	4971      	ldr	r1, [pc, #452]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d00a      	beq.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d7e:	4b6c      	ldr	r3, [pc, #432]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d84:	f023 020c 	bic.w	r2, r3, #12
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d8c:	4968      	ldr	r1, [pc, #416]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d00a      	beq.n	8002db6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002da0:	4b63      	ldr	r3, [pc, #396]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002da6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dae:	4960      	ldr	r1, [pc, #384]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002db0:	4313      	orrs	r3, r2
 8002db2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00a      	beq.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002dc2:	4b5b      	ldr	r3, [pc, #364]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dc8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dd0:	4957      	ldr	r1, [pc, #348]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d00a      	beq.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002de4:	4b52      	ldr	r3, [pc, #328]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002df2:	494f      	ldr	r1, [pc, #316]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d00a      	beq.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002e06:	4b4a      	ldr	r3, [pc, #296]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e0c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e14:	4946      	ldr	r1, [pc, #280]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e16:	4313      	orrs	r3, r2
 8002e18:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d00a      	beq.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002e28:	4b41      	ldr	r3, [pc, #260]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e2e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e36:	493e      	ldr	r1, [pc, #248]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d00a      	beq.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002e4a:	4b39      	ldr	r3, [pc, #228]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e50:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e58:	4935      	ldr	r1, [pc, #212]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d00a      	beq.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002e6c:	4b30      	ldr	r3, [pc, #192]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e72:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e7a:	492d      	ldr	r1, [pc, #180]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d011      	beq.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002e8e:	4b28      	ldr	r3, [pc, #160]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e94:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e9c:	4924      	ldr	r1, [pc, #144]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ea8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002eac:	d101      	bne.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 0308 	and.w	r3, r3, #8
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d001      	beq.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d00a      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002ece:	4b18      	ldr	r3, [pc, #96]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ed4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002edc:	4914      	ldr	r1, [pc, #80]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d00b      	beq.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002ef0:	4b0f      	ldr	r3, [pc, #60]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ef6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f00:	490b      	ldr	r1, [pc, #44]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f02:	4313      	orrs	r3, r2
 8002f04:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d00f      	beq.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002f14:	4b06      	ldr	r3, [pc, #24]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f1a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f24:	4902      	ldr	r1, [pc, #8]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f26:	4313      	orrs	r3, r2
 8002f28:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002f2c:	e002      	b.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8002f2e:	bf00      	nop
 8002f30:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d00b      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002f40:	4b8a      	ldr	r3, [pc, #552]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f42:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f46:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f50:	4986      	ldr	r1, [pc, #536]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f52:	4313      	orrs	r3, r2
 8002f54:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d00b      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002f64:	4b81      	ldr	r3, [pc, #516]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f66:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f6a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f74:	497d      	ldr	r1, [pc, #500]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f76:	4313      	orrs	r3, r2
 8002f78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d006      	beq.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	f000 80d6 	beq.w	800313c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002f90:	4b76      	ldr	r3, [pc, #472]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a75      	ldr	r2, [pc, #468]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f96:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002f9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f9c:	f7fe f8d6 	bl	800114c <HAL_GetTick>
 8002fa0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002fa2:	e008      	b.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002fa4:	f7fe f8d2 	bl	800114c <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	2b64      	cmp	r3, #100	; 0x64
 8002fb0:	d901      	bls.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e195      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002fb6:	4b6d      	ldr	r3, [pc, #436]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d1f0      	bne.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0301 	and.w	r3, r3, #1
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d021      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d11d      	bne.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002fd6:	4b65      	ldr	r3, [pc, #404]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fdc:	0c1b      	lsrs	r3, r3, #16
 8002fde:	f003 0303 	and.w	r3, r3, #3
 8002fe2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002fe4:	4b61      	ldr	r3, [pc, #388]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fe6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fea:	0e1b      	lsrs	r3, r3, #24
 8002fec:	f003 030f 	and.w	r3, r3, #15
 8002ff0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	019a      	lsls	r2, r3, #6
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	041b      	lsls	r3, r3, #16
 8002ffc:	431a      	orrs	r2, r3
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	061b      	lsls	r3, r3, #24
 8003002:	431a      	orrs	r2, r3
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	071b      	lsls	r3, r3, #28
 800300a:	4958      	ldr	r1, [pc, #352]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800300c:	4313      	orrs	r3, r2
 800300e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d004      	beq.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003022:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003026:	d00a      	beq.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003030:	2b00      	cmp	r3, #0
 8003032:	d02e      	beq.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003038:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800303c:	d129      	bne.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800303e:	4b4b      	ldr	r3, [pc, #300]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003040:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003044:	0c1b      	lsrs	r3, r3, #16
 8003046:	f003 0303 	and.w	r3, r3, #3
 800304a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800304c:	4b47      	ldr	r3, [pc, #284]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800304e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003052:	0f1b      	lsrs	r3, r3, #28
 8003054:	f003 0307 	and.w	r3, r3, #7
 8003058:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	019a      	lsls	r2, r3, #6
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	041b      	lsls	r3, r3, #16
 8003064:	431a      	orrs	r2, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	061b      	lsls	r3, r3, #24
 800306c:	431a      	orrs	r2, r3
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	071b      	lsls	r3, r3, #28
 8003072:	493e      	ldr	r1, [pc, #248]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003074:	4313      	orrs	r3, r2
 8003076:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800307a:	4b3c      	ldr	r3, [pc, #240]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800307c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003080:	f023 021f 	bic.w	r2, r3, #31
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003088:	3b01      	subs	r3, #1
 800308a:	4938      	ldr	r1, [pc, #224]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800308c:	4313      	orrs	r3, r2
 800308e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d01d      	beq.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800309e:	4b33      	ldr	r3, [pc, #204]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030a4:	0e1b      	lsrs	r3, r3, #24
 80030a6:	f003 030f 	and.w	r3, r3, #15
 80030aa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80030ac:	4b2f      	ldr	r3, [pc, #188]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030b2:	0f1b      	lsrs	r3, r3, #28
 80030b4:	f003 0307 	and.w	r3, r3, #7
 80030b8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	019a      	lsls	r2, r3, #6
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	691b      	ldr	r3, [r3, #16]
 80030c4:	041b      	lsls	r3, r3, #16
 80030c6:	431a      	orrs	r2, r3
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	061b      	lsls	r3, r3, #24
 80030cc:	431a      	orrs	r2, r3
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	071b      	lsls	r3, r3, #28
 80030d2:	4926      	ldr	r1, [pc, #152]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030d4:	4313      	orrs	r3, r2
 80030d6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d011      	beq.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	019a      	lsls	r2, r3, #6
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	691b      	ldr	r3, [r3, #16]
 80030f0:	041b      	lsls	r3, r3, #16
 80030f2:	431a      	orrs	r2, r3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	061b      	lsls	r3, r3, #24
 80030fa:	431a      	orrs	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	071b      	lsls	r3, r3, #28
 8003102:	491a      	ldr	r1, [pc, #104]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003104:	4313      	orrs	r3, r2
 8003106:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800310a:	4b18      	ldr	r3, [pc, #96]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a17      	ldr	r2, [pc, #92]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003110:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003114:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003116:	f7fe f819 	bl	800114c <HAL_GetTick>
 800311a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800311c:	e008      	b.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800311e:	f7fe f815 	bl	800114c <HAL_GetTick>
 8003122:	4602      	mov	r2, r0
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	2b64      	cmp	r3, #100	; 0x64
 800312a:	d901      	bls.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800312c:	2303      	movs	r3, #3
 800312e:	e0d8      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003130:	4b0e      	ldr	r3, [pc, #56]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003138:	2b00      	cmp	r3, #0
 800313a:	d0f0      	beq.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	2b01      	cmp	r3, #1
 8003140:	f040 80ce 	bne.w	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003144:	4b09      	ldr	r3, [pc, #36]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a08      	ldr	r2, [pc, #32]	; (800316c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800314a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800314e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003150:	f7fd fffc 	bl	800114c <HAL_GetTick>
 8003154:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003156:	e00b      	b.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003158:	f7fd fff8 	bl	800114c <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	2b64      	cmp	r3, #100	; 0x64
 8003164:	d904      	bls.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003166:	2303      	movs	r3, #3
 8003168:	e0bb      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800316a:	bf00      	nop
 800316c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003170:	4b5e      	ldr	r3, [pc, #376]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003178:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800317c:	d0ec      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d003      	beq.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800318e:	2b00      	cmp	r3, #0
 8003190:	d009      	beq.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800319a:	2b00      	cmp	r3, #0
 800319c:	d02e      	beq.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d12a      	bne.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80031a6:	4b51      	ldr	r3, [pc, #324]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ac:	0c1b      	lsrs	r3, r3, #16
 80031ae:	f003 0303 	and.w	r3, r3, #3
 80031b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80031b4:	4b4d      	ldr	r3, [pc, #308]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ba:	0f1b      	lsrs	r3, r3, #28
 80031bc:	f003 0307 	and.w	r3, r3, #7
 80031c0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	695b      	ldr	r3, [r3, #20]
 80031c6:	019a      	lsls	r2, r3, #6
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	041b      	lsls	r3, r3, #16
 80031cc:	431a      	orrs	r2, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	699b      	ldr	r3, [r3, #24]
 80031d2:	061b      	lsls	r3, r3, #24
 80031d4:	431a      	orrs	r2, r3
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	071b      	lsls	r3, r3, #28
 80031da:	4944      	ldr	r1, [pc, #272]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031dc:	4313      	orrs	r3, r2
 80031de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80031e2:	4b42      	ldr	r3, [pc, #264]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80031e8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031f0:	3b01      	subs	r3, #1
 80031f2:	021b      	lsls	r3, r3, #8
 80031f4:	493d      	ldr	r1, [pc, #244]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031f6:	4313      	orrs	r3, r2
 80031f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d022      	beq.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800320c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003210:	d11d      	bne.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003212:	4b36      	ldr	r3, [pc, #216]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003214:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003218:	0e1b      	lsrs	r3, r3, #24
 800321a:	f003 030f 	and.w	r3, r3, #15
 800321e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003220:	4b32      	ldr	r3, [pc, #200]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003222:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003226:	0f1b      	lsrs	r3, r3, #28
 8003228:	f003 0307 	and.w	r3, r3, #7
 800322c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	695b      	ldr	r3, [r3, #20]
 8003232:	019a      	lsls	r2, r3, #6
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6a1b      	ldr	r3, [r3, #32]
 8003238:	041b      	lsls	r3, r3, #16
 800323a:	431a      	orrs	r2, r3
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	061b      	lsls	r3, r3, #24
 8003240:	431a      	orrs	r2, r3
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	071b      	lsls	r3, r3, #28
 8003246:	4929      	ldr	r1, [pc, #164]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003248:	4313      	orrs	r3, r2
 800324a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 0308 	and.w	r3, r3, #8
 8003256:	2b00      	cmp	r3, #0
 8003258:	d028      	beq.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800325a:	4b24      	ldr	r3, [pc, #144]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800325c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003260:	0e1b      	lsrs	r3, r3, #24
 8003262:	f003 030f 	and.w	r3, r3, #15
 8003266:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003268:	4b20      	ldr	r3, [pc, #128]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800326a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800326e:	0c1b      	lsrs	r3, r3, #16
 8003270:	f003 0303 	and.w	r3, r3, #3
 8003274:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	695b      	ldr	r3, [r3, #20]
 800327a:	019a      	lsls	r2, r3, #6
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	041b      	lsls	r3, r3, #16
 8003280:	431a      	orrs	r2, r3
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	061b      	lsls	r3, r3, #24
 8003286:	431a      	orrs	r2, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	69db      	ldr	r3, [r3, #28]
 800328c:	071b      	lsls	r3, r3, #28
 800328e:	4917      	ldr	r1, [pc, #92]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003290:	4313      	orrs	r3, r2
 8003292:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003296:	4b15      	ldr	r3, [pc, #84]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003298:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800329c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a4:	4911      	ldr	r1, [pc, #68]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032a6:	4313      	orrs	r3, r2
 80032a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80032ac:	4b0f      	ldr	r3, [pc, #60]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a0e      	ldr	r2, [pc, #56]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032b8:	f7fd ff48 	bl	800114c <HAL_GetTick>
 80032bc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80032be:	e008      	b.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80032c0:	f7fd ff44 	bl	800114c <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	2b64      	cmp	r3, #100	; 0x64
 80032cc:	d901      	bls.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e007      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80032d2:	4b06      	ldr	r3, [pc, #24]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80032da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80032de:	d1ef      	bne.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80032e0:	2300      	movs	r3, #0
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3720      	adds	r7, #32
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	40023800 	.word	0x40023800

080032f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b082      	sub	sp, #8
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d101      	bne.n	8003302 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e049      	b.n	8003396 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003308:	b2db      	uxtb	r3, r3
 800330a:	2b00      	cmp	r3, #0
 800330c:	d106      	bne.n	800331c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f7fd fd26 	bl	8000d68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2202      	movs	r2, #2
 8003320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	3304      	adds	r3, #4
 800332c:	4619      	mov	r1, r3
 800332e:	4610      	mov	r0, r2
 8003330:	f000 faca 	bl	80038c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2201      	movs	r2, #1
 8003338:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2201      	movs	r2, #1
 8003340:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2201      	movs	r2, #1
 8003348:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2201      	movs	r2, #1
 8003350:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2201      	movs	r2, #1
 8003378:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3708      	adds	r7, #8
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
	...

080033a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b085      	sub	sp, #20
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d001      	beq.n	80033b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e054      	b.n	8003462 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2202      	movs	r2, #2
 80033bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	68da      	ldr	r2, [r3, #12]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f042 0201 	orr.w	r2, r2, #1
 80033ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a26      	ldr	r2, [pc, #152]	; (8003470 <HAL_TIM_Base_Start_IT+0xd0>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d022      	beq.n	8003420 <HAL_TIM_Base_Start_IT+0x80>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033e2:	d01d      	beq.n	8003420 <HAL_TIM_Base_Start_IT+0x80>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a22      	ldr	r2, [pc, #136]	; (8003474 <HAL_TIM_Base_Start_IT+0xd4>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d018      	beq.n	8003420 <HAL_TIM_Base_Start_IT+0x80>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a21      	ldr	r2, [pc, #132]	; (8003478 <HAL_TIM_Base_Start_IT+0xd8>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d013      	beq.n	8003420 <HAL_TIM_Base_Start_IT+0x80>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a1f      	ldr	r2, [pc, #124]	; (800347c <HAL_TIM_Base_Start_IT+0xdc>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d00e      	beq.n	8003420 <HAL_TIM_Base_Start_IT+0x80>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a1e      	ldr	r2, [pc, #120]	; (8003480 <HAL_TIM_Base_Start_IT+0xe0>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d009      	beq.n	8003420 <HAL_TIM_Base_Start_IT+0x80>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a1c      	ldr	r2, [pc, #112]	; (8003484 <HAL_TIM_Base_Start_IT+0xe4>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d004      	beq.n	8003420 <HAL_TIM_Base_Start_IT+0x80>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a1b      	ldr	r2, [pc, #108]	; (8003488 <HAL_TIM_Base_Start_IT+0xe8>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d115      	bne.n	800344c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	689a      	ldr	r2, [r3, #8]
 8003426:	4b19      	ldr	r3, [pc, #100]	; (800348c <HAL_TIM_Base_Start_IT+0xec>)
 8003428:	4013      	ands	r3, r2
 800342a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2b06      	cmp	r3, #6
 8003430:	d015      	beq.n	800345e <HAL_TIM_Base_Start_IT+0xbe>
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003438:	d011      	beq.n	800345e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f042 0201 	orr.w	r2, r2, #1
 8003448:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800344a:	e008      	b.n	800345e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f042 0201 	orr.w	r2, r2, #1
 800345a:	601a      	str	r2, [r3, #0]
 800345c:	e000      	b.n	8003460 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800345e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	3714      	adds	r7, #20
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	40010000 	.word	0x40010000
 8003474:	40000400 	.word	0x40000400
 8003478:	40000800 	.word	0x40000800
 800347c:	40000c00 	.word	0x40000c00
 8003480:	40010400 	.word	0x40010400
 8003484:	40014000 	.word	0x40014000
 8003488:	40001800 	.word	0x40001800
 800348c:	00010007 	.word	0x00010007

08003490 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	691b      	ldr	r3, [r3, #16]
 800349e:	f003 0302 	and.w	r3, r3, #2
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d122      	bne.n	80034ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	f003 0302 	and.w	r3, r3, #2
 80034b0:	2b02      	cmp	r3, #2
 80034b2:	d11b      	bne.n	80034ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f06f 0202 	mvn.w	r2, #2
 80034bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2201      	movs	r2, #1
 80034c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	699b      	ldr	r3, [r3, #24]
 80034ca:	f003 0303 	and.w	r3, r3, #3
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d003      	beq.n	80034da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f000 f9da 	bl	800388c <HAL_TIM_IC_CaptureCallback>
 80034d8:	e005      	b.n	80034e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f000 f9cc 	bl	8003878 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f000 f9dd 	bl	80038a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	691b      	ldr	r3, [r3, #16]
 80034f2:	f003 0304 	and.w	r3, r3, #4
 80034f6:	2b04      	cmp	r3, #4
 80034f8:	d122      	bne.n	8003540 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	f003 0304 	and.w	r3, r3, #4
 8003504:	2b04      	cmp	r3, #4
 8003506:	d11b      	bne.n	8003540 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f06f 0204 	mvn.w	r2, #4
 8003510:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2202      	movs	r2, #2
 8003516:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	699b      	ldr	r3, [r3, #24]
 800351e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003522:	2b00      	cmp	r3, #0
 8003524:	d003      	beq.n	800352e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f000 f9b0 	bl	800388c <HAL_TIM_IC_CaptureCallback>
 800352c:	e005      	b.n	800353a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f000 f9a2 	bl	8003878 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f000 f9b3 	bl	80038a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2200      	movs	r2, #0
 800353e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	691b      	ldr	r3, [r3, #16]
 8003546:	f003 0308 	and.w	r3, r3, #8
 800354a:	2b08      	cmp	r3, #8
 800354c:	d122      	bne.n	8003594 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	f003 0308 	and.w	r3, r3, #8
 8003558:	2b08      	cmp	r3, #8
 800355a:	d11b      	bne.n	8003594 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f06f 0208 	mvn.w	r2, #8
 8003564:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2204      	movs	r2, #4
 800356a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	69db      	ldr	r3, [r3, #28]
 8003572:	f003 0303 	and.w	r3, r3, #3
 8003576:	2b00      	cmp	r3, #0
 8003578:	d003      	beq.n	8003582 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f000 f986 	bl	800388c <HAL_TIM_IC_CaptureCallback>
 8003580:	e005      	b.n	800358e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f000 f978 	bl	8003878 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f000 f989 	bl	80038a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2200      	movs	r2, #0
 8003592:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	691b      	ldr	r3, [r3, #16]
 800359a:	f003 0310 	and.w	r3, r3, #16
 800359e:	2b10      	cmp	r3, #16
 80035a0:	d122      	bne.n	80035e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	f003 0310 	and.w	r3, r3, #16
 80035ac:	2b10      	cmp	r3, #16
 80035ae:	d11b      	bne.n	80035e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f06f 0210 	mvn.w	r2, #16
 80035b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2208      	movs	r2, #8
 80035be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	69db      	ldr	r3, [r3, #28]
 80035c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d003      	beq.n	80035d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f000 f95c 	bl	800388c <HAL_TIM_IC_CaptureCallback>
 80035d4:	e005      	b.n	80035e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f000 f94e 	bl	8003878 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f000 f95f 	bl	80038a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	691b      	ldr	r3, [r3, #16]
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d10e      	bne.n	8003614 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	f003 0301 	and.w	r3, r3, #1
 8003600:	2b01      	cmp	r3, #1
 8003602:	d107      	bne.n	8003614 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f06f 0201 	mvn.w	r2, #1
 800360c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 f928 	bl	8003864 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	691b      	ldr	r3, [r3, #16]
 800361a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800361e:	2b80      	cmp	r3, #128	; 0x80
 8003620:	d10e      	bne.n	8003640 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800362c:	2b80      	cmp	r3, #128	; 0x80
 800362e:	d107      	bne.n	8003640 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003638:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f000 fb16 	bl	8003c6c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	691b      	ldr	r3, [r3, #16]
 8003646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800364a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800364e:	d10e      	bne.n	800366e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800365a:	2b80      	cmp	r3, #128	; 0x80
 800365c:	d107      	bne.n	800366e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003666:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	f000 fb09 	bl	8003c80 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	691b      	ldr	r3, [r3, #16]
 8003674:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003678:	2b40      	cmp	r3, #64	; 0x40
 800367a:	d10e      	bne.n	800369a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	68db      	ldr	r3, [r3, #12]
 8003682:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003686:	2b40      	cmp	r3, #64	; 0x40
 8003688:	d107      	bne.n	800369a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003692:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	f000 f90d 	bl	80038b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	691b      	ldr	r3, [r3, #16]
 80036a0:	f003 0320 	and.w	r3, r3, #32
 80036a4:	2b20      	cmp	r3, #32
 80036a6:	d10e      	bne.n	80036c6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	f003 0320 	and.w	r3, r3, #32
 80036b2:	2b20      	cmp	r3, #32
 80036b4:	d107      	bne.n	80036c6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f06f 0220 	mvn.w	r2, #32
 80036be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	f000 fac9 	bl	8003c58 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80036c6:	bf00      	nop
 80036c8:	3708      	adds	r7, #8
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
	...

080036d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b084      	sub	sp, #16
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036da:	2300      	movs	r3, #0
 80036dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d101      	bne.n	80036ec <HAL_TIM_ConfigClockSource+0x1c>
 80036e8:	2302      	movs	r3, #2
 80036ea:	e0b4      	b.n	8003856 <HAL_TIM_ConfigClockSource+0x186>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2202      	movs	r2, #2
 80036f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003704:	68ba      	ldr	r2, [r7, #8]
 8003706:	4b56      	ldr	r3, [pc, #344]	; (8003860 <HAL_TIM_ConfigClockSource+0x190>)
 8003708:	4013      	ands	r3, r2
 800370a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003712:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	68ba      	ldr	r2, [r7, #8]
 800371a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003724:	d03e      	beq.n	80037a4 <HAL_TIM_ConfigClockSource+0xd4>
 8003726:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800372a:	f200 8087 	bhi.w	800383c <HAL_TIM_ConfigClockSource+0x16c>
 800372e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003732:	f000 8086 	beq.w	8003842 <HAL_TIM_ConfigClockSource+0x172>
 8003736:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800373a:	d87f      	bhi.n	800383c <HAL_TIM_ConfigClockSource+0x16c>
 800373c:	2b70      	cmp	r3, #112	; 0x70
 800373e:	d01a      	beq.n	8003776 <HAL_TIM_ConfigClockSource+0xa6>
 8003740:	2b70      	cmp	r3, #112	; 0x70
 8003742:	d87b      	bhi.n	800383c <HAL_TIM_ConfigClockSource+0x16c>
 8003744:	2b60      	cmp	r3, #96	; 0x60
 8003746:	d050      	beq.n	80037ea <HAL_TIM_ConfigClockSource+0x11a>
 8003748:	2b60      	cmp	r3, #96	; 0x60
 800374a:	d877      	bhi.n	800383c <HAL_TIM_ConfigClockSource+0x16c>
 800374c:	2b50      	cmp	r3, #80	; 0x50
 800374e:	d03c      	beq.n	80037ca <HAL_TIM_ConfigClockSource+0xfa>
 8003750:	2b50      	cmp	r3, #80	; 0x50
 8003752:	d873      	bhi.n	800383c <HAL_TIM_ConfigClockSource+0x16c>
 8003754:	2b40      	cmp	r3, #64	; 0x40
 8003756:	d058      	beq.n	800380a <HAL_TIM_ConfigClockSource+0x13a>
 8003758:	2b40      	cmp	r3, #64	; 0x40
 800375a:	d86f      	bhi.n	800383c <HAL_TIM_ConfigClockSource+0x16c>
 800375c:	2b30      	cmp	r3, #48	; 0x30
 800375e:	d064      	beq.n	800382a <HAL_TIM_ConfigClockSource+0x15a>
 8003760:	2b30      	cmp	r3, #48	; 0x30
 8003762:	d86b      	bhi.n	800383c <HAL_TIM_ConfigClockSource+0x16c>
 8003764:	2b20      	cmp	r3, #32
 8003766:	d060      	beq.n	800382a <HAL_TIM_ConfigClockSource+0x15a>
 8003768:	2b20      	cmp	r3, #32
 800376a:	d867      	bhi.n	800383c <HAL_TIM_ConfigClockSource+0x16c>
 800376c:	2b00      	cmp	r3, #0
 800376e:	d05c      	beq.n	800382a <HAL_TIM_ConfigClockSource+0x15a>
 8003770:	2b10      	cmp	r3, #16
 8003772:	d05a      	beq.n	800382a <HAL_TIM_ConfigClockSource+0x15a>
 8003774:	e062      	b.n	800383c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6818      	ldr	r0, [r3, #0]
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	6899      	ldr	r1, [r3, #8]
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	685a      	ldr	r2, [r3, #4]
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	68db      	ldr	r3, [r3, #12]
 8003786:	f000 f9b9 	bl	8003afc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003798:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	68ba      	ldr	r2, [r7, #8]
 80037a0:	609a      	str	r2, [r3, #8]
      break;
 80037a2:	e04f      	b.n	8003844 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6818      	ldr	r0, [r3, #0]
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	6899      	ldr	r1, [r3, #8]
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	685a      	ldr	r2, [r3, #4]
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	f000 f9a2 	bl	8003afc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	689a      	ldr	r2, [r3, #8]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80037c6:	609a      	str	r2, [r3, #8]
      break;
 80037c8:	e03c      	b.n	8003844 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6818      	ldr	r0, [r3, #0]
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	6859      	ldr	r1, [r3, #4]
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	461a      	mov	r2, r3
 80037d8:	f000 f916 	bl	8003a08 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	2150      	movs	r1, #80	; 0x50
 80037e2:	4618      	mov	r0, r3
 80037e4:	f000 f96f 	bl	8003ac6 <TIM_ITRx_SetConfig>
      break;
 80037e8:	e02c      	b.n	8003844 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6818      	ldr	r0, [r3, #0]
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	6859      	ldr	r1, [r3, #4]
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	68db      	ldr	r3, [r3, #12]
 80037f6:	461a      	mov	r2, r3
 80037f8:	f000 f935 	bl	8003a66 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	2160      	movs	r1, #96	; 0x60
 8003802:	4618      	mov	r0, r3
 8003804:	f000 f95f 	bl	8003ac6 <TIM_ITRx_SetConfig>
      break;
 8003808:	e01c      	b.n	8003844 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6818      	ldr	r0, [r3, #0]
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	6859      	ldr	r1, [r3, #4]
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	461a      	mov	r2, r3
 8003818:	f000 f8f6 	bl	8003a08 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	2140      	movs	r1, #64	; 0x40
 8003822:	4618      	mov	r0, r3
 8003824:	f000 f94f 	bl	8003ac6 <TIM_ITRx_SetConfig>
      break;
 8003828:	e00c      	b.n	8003844 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4619      	mov	r1, r3
 8003834:	4610      	mov	r0, r2
 8003836:	f000 f946 	bl	8003ac6 <TIM_ITRx_SetConfig>
      break;
 800383a:	e003      	b.n	8003844 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	73fb      	strb	r3, [r7, #15]
      break;
 8003840:	e000      	b.n	8003844 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003842:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003854:	7bfb      	ldrb	r3, [r7, #15]
}
 8003856:	4618      	mov	r0, r3
 8003858:	3710      	adds	r7, #16
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	fffeff88 	.word	0xfffeff88

08003864 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003864:	b480      	push	{r7}
 8003866:	b083      	sub	sp, #12
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800386c:	bf00      	nop
 800386e:	370c      	adds	r7, #12
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr

08003878 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003880:	bf00      	nop
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr

0800388c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003894:	bf00      	nop
 8003896:	370c      	adds	r7, #12
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038a8:	bf00      	nop
 80038aa:	370c      	adds	r7, #12
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80038bc:	bf00      	nop
 80038be:	370c      	adds	r7, #12
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr

080038c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b085      	sub	sp, #20
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
 80038d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a40      	ldr	r2, [pc, #256]	; (80039dc <TIM_Base_SetConfig+0x114>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d013      	beq.n	8003908 <TIM_Base_SetConfig+0x40>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038e6:	d00f      	beq.n	8003908 <TIM_Base_SetConfig+0x40>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	4a3d      	ldr	r2, [pc, #244]	; (80039e0 <TIM_Base_SetConfig+0x118>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d00b      	beq.n	8003908 <TIM_Base_SetConfig+0x40>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	4a3c      	ldr	r2, [pc, #240]	; (80039e4 <TIM_Base_SetConfig+0x11c>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d007      	beq.n	8003908 <TIM_Base_SetConfig+0x40>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	4a3b      	ldr	r2, [pc, #236]	; (80039e8 <TIM_Base_SetConfig+0x120>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d003      	beq.n	8003908 <TIM_Base_SetConfig+0x40>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	4a3a      	ldr	r2, [pc, #232]	; (80039ec <TIM_Base_SetConfig+0x124>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d108      	bne.n	800391a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800390e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	68fa      	ldr	r2, [r7, #12]
 8003916:	4313      	orrs	r3, r2
 8003918:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4a2f      	ldr	r2, [pc, #188]	; (80039dc <TIM_Base_SetConfig+0x114>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d02b      	beq.n	800397a <TIM_Base_SetConfig+0xb2>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003928:	d027      	beq.n	800397a <TIM_Base_SetConfig+0xb2>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4a2c      	ldr	r2, [pc, #176]	; (80039e0 <TIM_Base_SetConfig+0x118>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d023      	beq.n	800397a <TIM_Base_SetConfig+0xb2>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	4a2b      	ldr	r2, [pc, #172]	; (80039e4 <TIM_Base_SetConfig+0x11c>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d01f      	beq.n	800397a <TIM_Base_SetConfig+0xb2>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	4a2a      	ldr	r2, [pc, #168]	; (80039e8 <TIM_Base_SetConfig+0x120>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d01b      	beq.n	800397a <TIM_Base_SetConfig+0xb2>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4a29      	ldr	r2, [pc, #164]	; (80039ec <TIM_Base_SetConfig+0x124>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d017      	beq.n	800397a <TIM_Base_SetConfig+0xb2>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a28      	ldr	r2, [pc, #160]	; (80039f0 <TIM_Base_SetConfig+0x128>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d013      	beq.n	800397a <TIM_Base_SetConfig+0xb2>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a27      	ldr	r2, [pc, #156]	; (80039f4 <TIM_Base_SetConfig+0x12c>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d00f      	beq.n	800397a <TIM_Base_SetConfig+0xb2>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a26      	ldr	r2, [pc, #152]	; (80039f8 <TIM_Base_SetConfig+0x130>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d00b      	beq.n	800397a <TIM_Base_SetConfig+0xb2>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a25      	ldr	r2, [pc, #148]	; (80039fc <TIM_Base_SetConfig+0x134>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d007      	beq.n	800397a <TIM_Base_SetConfig+0xb2>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a24      	ldr	r2, [pc, #144]	; (8003a00 <TIM_Base_SetConfig+0x138>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d003      	beq.n	800397a <TIM_Base_SetConfig+0xb2>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a23      	ldr	r2, [pc, #140]	; (8003a04 <TIM_Base_SetConfig+0x13c>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d108      	bne.n	800398c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003980:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	68fa      	ldr	r2, [r7, #12]
 8003988:	4313      	orrs	r3, r2
 800398a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	695b      	ldr	r3, [r3, #20]
 8003996:	4313      	orrs	r3, r2
 8003998:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	68fa      	ldr	r2, [r7, #12]
 800399e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	689a      	ldr	r2, [r3, #8]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	4a0a      	ldr	r2, [pc, #40]	; (80039dc <TIM_Base_SetConfig+0x114>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d003      	beq.n	80039c0 <TIM_Base_SetConfig+0xf8>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4a0c      	ldr	r2, [pc, #48]	; (80039ec <TIM_Base_SetConfig+0x124>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d103      	bne.n	80039c8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	691a      	ldr	r2, [r3, #16]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2201      	movs	r2, #1
 80039cc:	615a      	str	r2, [r3, #20]
}
 80039ce:	bf00      	nop
 80039d0:	3714      	adds	r7, #20
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr
 80039da:	bf00      	nop
 80039dc:	40010000 	.word	0x40010000
 80039e0:	40000400 	.word	0x40000400
 80039e4:	40000800 	.word	0x40000800
 80039e8:	40000c00 	.word	0x40000c00
 80039ec:	40010400 	.word	0x40010400
 80039f0:	40014000 	.word	0x40014000
 80039f4:	40014400 	.word	0x40014400
 80039f8:	40014800 	.word	0x40014800
 80039fc:	40001800 	.word	0x40001800
 8003a00:	40001c00 	.word	0x40001c00
 8003a04:	40002000 	.word	0x40002000

08003a08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b087      	sub	sp, #28
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	60b9      	str	r1, [r7, #8]
 8003a12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6a1b      	ldr	r3, [r3, #32]
 8003a18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6a1b      	ldr	r3, [r3, #32]
 8003a1e:	f023 0201 	bic.w	r2, r3, #1
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	699b      	ldr	r3, [r3, #24]
 8003a2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	011b      	lsls	r3, r3, #4
 8003a38:	693a      	ldr	r2, [r7, #16]
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	f023 030a 	bic.w	r3, r3, #10
 8003a44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a46:	697a      	ldr	r2, [r7, #20]
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	693a      	ldr	r2, [r7, #16]
 8003a52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	697a      	ldr	r2, [r7, #20]
 8003a58:	621a      	str	r2, [r3, #32]
}
 8003a5a:	bf00      	nop
 8003a5c:	371c      	adds	r7, #28
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr

08003a66 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a66:	b480      	push	{r7}
 8003a68:	b087      	sub	sp, #28
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	60f8      	str	r0, [r7, #12]
 8003a6e:	60b9      	str	r1, [r7, #8]
 8003a70:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	6a1b      	ldr	r3, [r3, #32]
 8003a76:	f023 0210 	bic.w	r2, r3, #16
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	699b      	ldr	r3, [r3, #24]
 8003a82:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6a1b      	ldr	r3, [r3, #32]
 8003a88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003a90:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	031b      	lsls	r3, r3, #12
 8003a96:	697a      	ldr	r2, [r7, #20]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003aa2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	011b      	lsls	r3, r3, #4
 8003aa8:	693a      	ldr	r2, [r7, #16]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	697a      	ldr	r2, [r7, #20]
 8003ab2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	693a      	ldr	r2, [r7, #16]
 8003ab8:	621a      	str	r2, [r3, #32]
}
 8003aba:	bf00      	nop
 8003abc:	371c      	adds	r7, #28
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr

08003ac6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ac6:	b480      	push	{r7}
 8003ac8:	b085      	sub	sp, #20
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	6078      	str	r0, [r7, #4]
 8003ace:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003adc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ade:	683a      	ldr	r2, [r7, #0]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	f043 0307 	orr.w	r3, r3, #7
 8003ae8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	68fa      	ldr	r2, [r7, #12]
 8003aee:	609a      	str	r2, [r3, #8]
}
 8003af0:	bf00      	nop
 8003af2:	3714      	adds	r7, #20
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b087      	sub	sp, #28
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	60f8      	str	r0, [r7, #12]
 8003b04:	60b9      	str	r1, [r7, #8]
 8003b06:	607a      	str	r2, [r7, #4]
 8003b08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	021a      	lsls	r2, r3, #8
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	431a      	orrs	r2, r3
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	697a      	ldr	r2, [r7, #20]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	697a      	ldr	r2, [r7, #20]
 8003b2e:	609a      	str	r2, [r3, #8]
}
 8003b30:	bf00      	nop
 8003b32:	371c      	adds	r7, #28
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr

08003b3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b085      	sub	sp, #20
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d101      	bne.n	8003b54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b50:	2302      	movs	r3, #2
 8003b52:	e06d      	b.n	8003c30 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2201      	movs	r2, #1
 8003b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2202      	movs	r2, #2
 8003b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a30      	ldr	r2, [pc, #192]	; (8003c3c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d004      	beq.n	8003b88 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a2f      	ldr	r2, [pc, #188]	; (8003c40 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d108      	bne.n	8003b9a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003b8e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	68fa      	ldr	r2, [r7, #12]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ba0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	68fa      	ldr	r2, [r7, #12]
 8003bb2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a20      	ldr	r2, [pc, #128]	; (8003c3c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d022      	beq.n	8003c04 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bc6:	d01d      	beq.n	8003c04 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a1d      	ldr	r2, [pc, #116]	; (8003c44 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d018      	beq.n	8003c04 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a1c      	ldr	r2, [pc, #112]	; (8003c48 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d013      	beq.n	8003c04 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a1a      	ldr	r2, [pc, #104]	; (8003c4c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d00e      	beq.n	8003c04 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a15      	ldr	r2, [pc, #84]	; (8003c40 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d009      	beq.n	8003c04 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a16      	ldr	r2, [pc, #88]	; (8003c50 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d004      	beq.n	8003c04 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a15      	ldr	r2, [pc, #84]	; (8003c54 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d10c      	bne.n	8003c1e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c0a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	68ba      	ldr	r2, [r7, #8]
 8003c12:	4313      	orrs	r3, r2
 8003c14:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	68ba      	ldr	r2, [r7, #8]
 8003c1c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2201      	movs	r2, #1
 8003c22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c2e:	2300      	movs	r3, #0
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3714      	adds	r7, #20
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr
 8003c3c:	40010000 	.word	0x40010000
 8003c40:	40010400 	.word	0x40010400
 8003c44:	40000400 	.word	0x40000400
 8003c48:	40000800 	.word	0x40000800
 8003c4c:	40000c00 	.word	0x40000c00
 8003c50:	40014000 	.word	0x40014000
 8003c54:	40001800 	.word	0x40001800

08003c58 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c60:	bf00      	nop
 8003c62:	370c      	adds	r7, #12
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr

08003c6c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c74:	bf00      	nop
 8003c76:	370c      	adds	r7, #12
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7e:	4770      	bx	lr

08003c80 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003c88:	bf00      	nop
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <HAL_UART_Init>:
 * @brief Initialize the UART mode according to the specified
 *        parameters in the UART_InitTypeDef and initialize the associated handle.
 * @param huart UART handle.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart) {
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b082      	sub	sp, #8
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
	/* Check the UART handle allocation */
	if (huart == NULL) {
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d101      	bne.n	8003ca6 <HAL_UART_Init+0x12>
		return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e040      	b.n	8003d28 <HAL_UART_Init+0x94>
	} else {
		/* Check the parameters */
		assert_param(IS_UART_INSTANCE(huart->Instance));
	}

	if (huart->gState == HAL_UART_STATE_RESET) {
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d106      	bne.n	8003cbc <HAL_UART_Init+0x28>
		/* Allocate lock resource and initialize it */
		huart->Lock = HAL_UNLOCKED;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
		/* Init the low level hardware : GPIO, CLOCK */
		HAL_UART_MspInit(huart);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f7fd f8c6 	bl	8000e48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
	}

	huart->gState = HAL_UART_STATE_BUSY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2224      	movs	r2, #36	; 0x24
 8003cc0:	67da      	str	r2, [r3, #124]	; 0x7c

	__HAL_UART_DISABLE(huart);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f022 0201 	bic.w	r2, r2, #1
 8003cd0:	601a      	str	r2, [r3, #0]

	/* Set the UART Communication parameters */
	if (UART_SetConfig(huart) == HAL_ERROR) {
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f000 f8b0 	bl	8003e38 <UART_SetConfig>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b01      	cmp	r3, #1
 8003cdc:	d101      	bne.n	8003ce2 <HAL_UART_Init+0x4e>
		return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e022      	b.n	8003d28 <HAL_UART_Init+0x94>
	}

	if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT) {
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d002      	beq.n	8003cf0 <HAL_UART_Init+0x5c>
		UART_AdvFeatureConfig(huart);
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f000 fb08 	bl	8004300 <UART_AdvFeatureConfig>
	}

	/* In asynchronous mode, the following bits must be kept cleared:
	 - LINEN and CLKEN bits in the USART_CR2 register,
	 - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
	CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	685a      	ldr	r2, [r3, #4]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003cfe:	605a      	str	r2, [r3, #4]
	CLEAR_BIT(huart->Instance->CR3,
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	689a      	ldr	r2, [r3, #8]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d0e:	609a      	str	r2, [r3, #8]
			(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));

	__HAL_UART_ENABLE(huart);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f042 0201 	orr.w	r2, r2, #1
 8003d1e:	601a      	str	r2, [r3, #0]

	/* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
	return (UART_CheckIdleState(huart));
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f000 fb8f 	bl	8004444 <UART_CheckIdleState>
 8003d26:	4603      	mov	r3, r0
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3708      	adds	r7, #8
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}

08003d30 <HAL_UART_Transmit>:
 * @param Size    Amount of data elements (u8 or u16) to be sent.
 * @param Timeout Timeout duration.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart,
		const uint8_t *pData, uint16_t Size, uint32_t Timeout) {
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b08a      	sub	sp, #40	; 0x28
 8003d34:	af02      	add	r7, sp, #8
 8003d36:	60f8      	str	r0, [r7, #12]
 8003d38:	60b9      	str	r1, [r7, #8]
 8003d3a:	603b      	str	r3, [r7, #0]
 8003d3c:	4613      	mov	r3, r2
 8003d3e:	80fb      	strh	r3, [r7, #6]
	const uint8_t *pdata8bits;
	const uint16_t *pdata16bits;
	uint32_t tickstart;

	/* Check that a Tx process is not already ongoing */
	if (huart->gState == HAL_UART_STATE_READY) {
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d44:	2b20      	cmp	r3, #32
 8003d46:	d171      	bne.n	8003e2c <HAL_UART_Transmit+0xfc>
		if ((pData == NULL) || (Size == 0U)) {
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d002      	beq.n	8003d54 <HAL_UART_Transmit+0x24>
 8003d4e:	88fb      	ldrh	r3, [r7, #6]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d101      	bne.n	8003d58 <HAL_UART_Transmit+0x28>
			return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e06a      	b.n	8003e2e <HAL_UART_Transmit+0xfe>
		}

		huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2221      	movs	r2, #33	; 0x21
 8003d64:	67da      	str	r2, [r3, #124]	; 0x7c

		/* Init tickstart for timeout management */
		tickstart = HAL_GetTick();
 8003d66:	f7fd f9f1 	bl	800114c <HAL_GetTick>
 8003d6a:	6178      	str	r0, [r7, #20]

		huart->TxXferSize = Size;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	88fa      	ldrh	r2, [r7, #6]
 8003d70:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
		huart->TxXferCount = Size;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	88fa      	ldrh	r2, [r7, #6]
 8003d78:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

		/* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
		if ((huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d84:	d108      	bne.n	8003d98 <HAL_UART_Transmit+0x68>
				&& (huart->Init.Parity == UART_PARITY_NONE)) {
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	691b      	ldr	r3, [r3, #16]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d104      	bne.n	8003d98 <HAL_UART_Transmit+0x68>
			pdata8bits = NULL;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	61fb      	str	r3, [r7, #28]
			pdata16bits = (const uint16_t*) pData;
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	61bb      	str	r3, [r7, #24]
 8003d96:	e003      	b.n	8003da0 <HAL_UART_Transmit+0x70>
		} else {
			pdata8bits = pData;
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	61fb      	str	r3, [r7, #28]
			pdata16bits = NULL;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	61bb      	str	r3, [r7, #24]
		}

		while (huart->TxXferCount > 0U) {
 8003da0:	e02c      	b.n	8003dfc <HAL_UART_Transmit+0xcc>
			if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET,
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	9300      	str	r3, [sp, #0]
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	2200      	movs	r2, #0
 8003daa:	2180      	movs	r1, #128	; 0x80
 8003dac:	68f8      	ldr	r0, [r7, #12]
 8003dae:	f000 fb96 	bl	80044de <UART_WaitOnFlagUntilTimeout>
 8003db2:	4603      	mov	r3, r0
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d001      	beq.n	8003dbc <HAL_UART_Transmit+0x8c>
					tickstart, Timeout) != HAL_OK) {
				return HAL_TIMEOUT;
 8003db8:	2303      	movs	r3, #3
 8003dba:	e038      	b.n	8003e2e <HAL_UART_Transmit+0xfe>
			}
			if (pdata8bits == NULL) {
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d10b      	bne.n	8003dda <HAL_UART_Transmit+0xaa>
				huart->Instance->TDR = (uint16_t) (*pdata16bits & 0x01FFU);
 8003dc2:	69bb      	ldr	r3, [r7, #24]
 8003dc4:	881b      	ldrh	r3, [r3, #0]
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003dd0:	629a      	str	r2, [r3, #40]	; 0x28
				pdata16bits++;
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	3302      	adds	r3, #2
 8003dd6:	61bb      	str	r3, [r7, #24]
 8003dd8:	e007      	b.n	8003dea <HAL_UART_Transmit+0xba>
			} else {
				huart->Instance->TDR = (uint8_t) (*pdata8bits & 0xFFU);
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	781a      	ldrb	r2, [r3, #0]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	629a      	str	r2, [r3, #40]	; 0x28
				pdata8bits++;
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	3301      	adds	r3, #1
 8003de8:	61fb      	str	r3, [r7, #28]
			}
			huart->TxXferCount--;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	3b01      	subs	r3, #1
 8003df4:	b29a      	uxth	r2, r3
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
		while (huart->TxXferCount > 0U) {
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003e02:	b29b      	uxth	r3, r3
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d1cc      	bne.n	8003da2 <HAL_UART_Transmit+0x72>
		}

		if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart,
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	9300      	str	r3, [sp, #0]
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	2140      	movs	r1, #64	; 0x40
 8003e12:	68f8      	ldr	r0, [r7, #12]
 8003e14:	f000 fb63 	bl	80044de <UART_WaitOnFlagUntilTimeout>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d001      	beq.n	8003e22 <HAL_UART_Transmit+0xf2>
				Timeout) != HAL_OK) {
			return HAL_TIMEOUT;
 8003e1e:	2303      	movs	r3, #3
 8003e20:	e005      	b.n	8003e2e <HAL_UART_Transmit+0xfe>
		}

		/* At end of Tx process, restore huart->gState to Ready */
		huart->gState = HAL_UART_STATE_READY;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2220      	movs	r2, #32
 8003e26:	67da      	str	r2, [r3, #124]	; 0x7c

		return HAL_OK;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	e000      	b.n	8003e2e <HAL_UART_Transmit+0xfe>
	} else {
		return HAL_BUSY;
 8003e2c:	2302      	movs	r3, #2
	}
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3720      	adds	r7, #32
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
	...

08003e38 <UART_SetConfig>:
/**
 * @brief Configure the UART peripheral.
 * @param huart UART handle.
 * @retval HAL status
 */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart) {
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b088      	sub	sp, #32
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
	uint32_t tmpreg;
	uint16_t brrtemp;
	UART_ClockSourceTypeDef clocksource;
	uint32_t usartdiv;
	HAL_StatusTypeDef ret = HAL_OK;
 8003e40:	2300      	movs	r3, #0
 8003e42:	77bb      	strb	r3, [r7, #30]
	 *  the UART Word Length, Parity, Mode and oversampling:
	 *  set the M bits according to huart->Init.WordLength value
	 *  set PCE and PS bits according to huart->Init.Parity value
	 *  set TE and RE bits according to huart->Init.Mode value
	 *  set OVER8 bit according to huart->Init.OverSampling value */
	tmpreg = (uint32_t) huart->Init.WordLength | huart->Init.Parity
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	689a      	ldr	r2, [r3, #8]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	691b      	ldr	r3, [r3, #16]
 8003e4c:	431a      	orrs	r2, r3
			| huart->Init.Mode | huart->Init.OverSampling;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	695b      	ldr	r3, [r3, #20]
 8003e52:	431a      	orrs	r2, r3
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	69db      	ldr	r3, [r3, #28]
	tmpreg = (uint32_t) huart->Init.WordLength | huart->Init.Parity
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	617b      	str	r3, [r7, #20]
	MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	4ba6      	ldr	r3, [pc, #664]	; (80040fc <UART_SetConfig+0x2c4>)
 8003e64:	4013      	ands	r3, r2
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	6812      	ldr	r2, [r2, #0]
 8003e6a:	6979      	ldr	r1, [r7, #20]
 8003e6c:	430b      	orrs	r3, r1
 8003e6e:	6013      	str	r3, [r2, #0]

	/*-------------------------- USART CR2 Configuration -----------------------*/
	/* Configure the UART Stop Bits: Set STOP[13:12] bits according
	 * to huart->Init.StopBits value */
	MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	68da      	ldr	r2, [r3, #12]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	430a      	orrs	r2, r1
 8003e84:	605a      	str	r2, [r3, #4]
	/* Configure
	 * - UART HardWare Flow Control: set CTSE and RTSE bits according
	 *   to huart->Init.HwFlowCtl value
	 * - one-bit sampling method versus three samples' majority rule according
	 *   to huart->Init.OneBitSampling (not applicable to LPUART) */
	tmpreg = (uint32_t) huart->Init.HwFlowCtl;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	699b      	ldr	r3, [r3, #24]
 8003e8a:	617b      	str	r3, [r7, #20]

	tmpreg |= huart->Init.OneBitSampling;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a1b      	ldr	r3, [r3, #32]
 8003e90:	697a      	ldr	r2, [r7, #20]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	617b      	str	r3, [r7, #20]
	MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	697a      	ldr	r2, [r7, #20]
 8003ea6:	430a      	orrs	r2, r1
 8003ea8:	609a      	str	r2, [r3, #8]

	/*-------------------------- USART BRR Configuration -----------------------*/
	UART_GETCLOCKSOURCE(huart, clocksource);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a94      	ldr	r2, [pc, #592]	; (8004100 <UART_SetConfig+0x2c8>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d120      	bne.n	8003ef6 <UART_SetConfig+0xbe>
 8003eb4:	4b93      	ldr	r3, [pc, #588]	; (8004104 <UART_SetConfig+0x2cc>)
 8003eb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eba:	f003 0303 	and.w	r3, r3, #3
 8003ebe:	2b03      	cmp	r3, #3
 8003ec0:	d816      	bhi.n	8003ef0 <UART_SetConfig+0xb8>
 8003ec2:	a201      	add	r2, pc, #4	; (adr r2, 8003ec8 <UART_SetConfig+0x90>)
 8003ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ec8:	08003ed9 	.word	0x08003ed9
 8003ecc:	08003ee5 	.word	0x08003ee5
 8003ed0:	08003edf 	.word	0x08003edf
 8003ed4:	08003eeb 	.word	0x08003eeb
 8003ed8:	2301      	movs	r3, #1
 8003eda:	77fb      	strb	r3, [r7, #31]
 8003edc:	e150      	b.n	8004180 <UART_SetConfig+0x348>
 8003ede:	2302      	movs	r3, #2
 8003ee0:	77fb      	strb	r3, [r7, #31]
 8003ee2:	e14d      	b.n	8004180 <UART_SetConfig+0x348>
 8003ee4:	2304      	movs	r3, #4
 8003ee6:	77fb      	strb	r3, [r7, #31]
 8003ee8:	e14a      	b.n	8004180 <UART_SetConfig+0x348>
 8003eea:	2308      	movs	r3, #8
 8003eec:	77fb      	strb	r3, [r7, #31]
 8003eee:	e147      	b.n	8004180 <UART_SetConfig+0x348>
 8003ef0:	2310      	movs	r3, #16
 8003ef2:	77fb      	strb	r3, [r7, #31]
 8003ef4:	e144      	b.n	8004180 <UART_SetConfig+0x348>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a83      	ldr	r2, [pc, #524]	; (8004108 <UART_SetConfig+0x2d0>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d132      	bne.n	8003f66 <UART_SetConfig+0x12e>
 8003f00:	4b80      	ldr	r3, [pc, #512]	; (8004104 <UART_SetConfig+0x2cc>)
 8003f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f06:	f003 030c 	and.w	r3, r3, #12
 8003f0a:	2b0c      	cmp	r3, #12
 8003f0c:	d828      	bhi.n	8003f60 <UART_SetConfig+0x128>
 8003f0e:	a201      	add	r2, pc, #4	; (adr r2, 8003f14 <UART_SetConfig+0xdc>)
 8003f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f14:	08003f49 	.word	0x08003f49
 8003f18:	08003f61 	.word	0x08003f61
 8003f1c:	08003f61 	.word	0x08003f61
 8003f20:	08003f61 	.word	0x08003f61
 8003f24:	08003f55 	.word	0x08003f55
 8003f28:	08003f61 	.word	0x08003f61
 8003f2c:	08003f61 	.word	0x08003f61
 8003f30:	08003f61 	.word	0x08003f61
 8003f34:	08003f4f 	.word	0x08003f4f
 8003f38:	08003f61 	.word	0x08003f61
 8003f3c:	08003f61 	.word	0x08003f61
 8003f40:	08003f61 	.word	0x08003f61
 8003f44:	08003f5b 	.word	0x08003f5b
 8003f48:	2300      	movs	r3, #0
 8003f4a:	77fb      	strb	r3, [r7, #31]
 8003f4c:	e118      	b.n	8004180 <UART_SetConfig+0x348>
 8003f4e:	2302      	movs	r3, #2
 8003f50:	77fb      	strb	r3, [r7, #31]
 8003f52:	e115      	b.n	8004180 <UART_SetConfig+0x348>
 8003f54:	2304      	movs	r3, #4
 8003f56:	77fb      	strb	r3, [r7, #31]
 8003f58:	e112      	b.n	8004180 <UART_SetConfig+0x348>
 8003f5a:	2308      	movs	r3, #8
 8003f5c:	77fb      	strb	r3, [r7, #31]
 8003f5e:	e10f      	b.n	8004180 <UART_SetConfig+0x348>
 8003f60:	2310      	movs	r3, #16
 8003f62:	77fb      	strb	r3, [r7, #31]
 8003f64:	e10c      	b.n	8004180 <UART_SetConfig+0x348>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a68      	ldr	r2, [pc, #416]	; (800410c <UART_SetConfig+0x2d4>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d120      	bne.n	8003fb2 <UART_SetConfig+0x17a>
 8003f70:	4b64      	ldr	r3, [pc, #400]	; (8004104 <UART_SetConfig+0x2cc>)
 8003f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f76:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003f7a:	2b30      	cmp	r3, #48	; 0x30
 8003f7c:	d013      	beq.n	8003fa6 <UART_SetConfig+0x16e>
 8003f7e:	2b30      	cmp	r3, #48	; 0x30
 8003f80:	d814      	bhi.n	8003fac <UART_SetConfig+0x174>
 8003f82:	2b20      	cmp	r3, #32
 8003f84:	d009      	beq.n	8003f9a <UART_SetConfig+0x162>
 8003f86:	2b20      	cmp	r3, #32
 8003f88:	d810      	bhi.n	8003fac <UART_SetConfig+0x174>
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d002      	beq.n	8003f94 <UART_SetConfig+0x15c>
 8003f8e:	2b10      	cmp	r3, #16
 8003f90:	d006      	beq.n	8003fa0 <UART_SetConfig+0x168>
 8003f92:	e00b      	b.n	8003fac <UART_SetConfig+0x174>
 8003f94:	2300      	movs	r3, #0
 8003f96:	77fb      	strb	r3, [r7, #31]
 8003f98:	e0f2      	b.n	8004180 <UART_SetConfig+0x348>
 8003f9a:	2302      	movs	r3, #2
 8003f9c:	77fb      	strb	r3, [r7, #31]
 8003f9e:	e0ef      	b.n	8004180 <UART_SetConfig+0x348>
 8003fa0:	2304      	movs	r3, #4
 8003fa2:	77fb      	strb	r3, [r7, #31]
 8003fa4:	e0ec      	b.n	8004180 <UART_SetConfig+0x348>
 8003fa6:	2308      	movs	r3, #8
 8003fa8:	77fb      	strb	r3, [r7, #31]
 8003faa:	e0e9      	b.n	8004180 <UART_SetConfig+0x348>
 8003fac:	2310      	movs	r3, #16
 8003fae:	77fb      	strb	r3, [r7, #31]
 8003fb0:	e0e6      	b.n	8004180 <UART_SetConfig+0x348>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a56      	ldr	r2, [pc, #344]	; (8004110 <UART_SetConfig+0x2d8>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d120      	bne.n	8003ffe <UART_SetConfig+0x1c6>
 8003fbc:	4b51      	ldr	r3, [pc, #324]	; (8004104 <UART_SetConfig+0x2cc>)
 8003fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fc2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003fc6:	2bc0      	cmp	r3, #192	; 0xc0
 8003fc8:	d013      	beq.n	8003ff2 <UART_SetConfig+0x1ba>
 8003fca:	2bc0      	cmp	r3, #192	; 0xc0
 8003fcc:	d814      	bhi.n	8003ff8 <UART_SetConfig+0x1c0>
 8003fce:	2b80      	cmp	r3, #128	; 0x80
 8003fd0:	d009      	beq.n	8003fe6 <UART_SetConfig+0x1ae>
 8003fd2:	2b80      	cmp	r3, #128	; 0x80
 8003fd4:	d810      	bhi.n	8003ff8 <UART_SetConfig+0x1c0>
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d002      	beq.n	8003fe0 <UART_SetConfig+0x1a8>
 8003fda:	2b40      	cmp	r3, #64	; 0x40
 8003fdc:	d006      	beq.n	8003fec <UART_SetConfig+0x1b4>
 8003fde:	e00b      	b.n	8003ff8 <UART_SetConfig+0x1c0>
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	77fb      	strb	r3, [r7, #31]
 8003fe4:	e0cc      	b.n	8004180 <UART_SetConfig+0x348>
 8003fe6:	2302      	movs	r3, #2
 8003fe8:	77fb      	strb	r3, [r7, #31]
 8003fea:	e0c9      	b.n	8004180 <UART_SetConfig+0x348>
 8003fec:	2304      	movs	r3, #4
 8003fee:	77fb      	strb	r3, [r7, #31]
 8003ff0:	e0c6      	b.n	8004180 <UART_SetConfig+0x348>
 8003ff2:	2308      	movs	r3, #8
 8003ff4:	77fb      	strb	r3, [r7, #31]
 8003ff6:	e0c3      	b.n	8004180 <UART_SetConfig+0x348>
 8003ff8:	2310      	movs	r3, #16
 8003ffa:	77fb      	strb	r3, [r7, #31]
 8003ffc:	e0c0      	b.n	8004180 <UART_SetConfig+0x348>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a44      	ldr	r2, [pc, #272]	; (8004114 <UART_SetConfig+0x2dc>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d125      	bne.n	8004054 <UART_SetConfig+0x21c>
 8004008:	4b3e      	ldr	r3, [pc, #248]	; (8004104 <UART_SetConfig+0x2cc>)
 800400a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800400e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004012:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004016:	d017      	beq.n	8004048 <UART_SetConfig+0x210>
 8004018:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800401c:	d817      	bhi.n	800404e <UART_SetConfig+0x216>
 800401e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004022:	d00b      	beq.n	800403c <UART_SetConfig+0x204>
 8004024:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004028:	d811      	bhi.n	800404e <UART_SetConfig+0x216>
 800402a:	2b00      	cmp	r3, #0
 800402c:	d003      	beq.n	8004036 <UART_SetConfig+0x1fe>
 800402e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004032:	d006      	beq.n	8004042 <UART_SetConfig+0x20a>
 8004034:	e00b      	b.n	800404e <UART_SetConfig+0x216>
 8004036:	2300      	movs	r3, #0
 8004038:	77fb      	strb	r3, [r7, #31]
 800403a:	e0a1      	b.n	8004180 <UART_SetConfig+0x348>
 800403c:	2302      	movs	r3, #2
 800403e:	77fb      	strb	r3, [r7, #31]
 8004040:	e09e      	b.n	8004180 <UART_SetConfig+0x348>
 8004042:	2304      	movs	r3, #4
 8004044:	77fb      	strb	r3, [r7, #31]
 8004046:	e09b      	b.n	8004180 <UART_SetConfig+0x348>
 8004048:	2308      	movs	r3, #8
 800404a:	77fb      	strb	r3, [r7, #31]
 800404c:	e098      	b.n	8004180 <UART_SetConfig+0x348>
 800404e:	2310      	movs	r3, #16
 8004050:	77fb      	strb	r3, [r7, #31]
 8004052:	e095      	b.n	8004180 <UART_SetConfig+0x348>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a2f      	ldr	r2, [pc, #188]	; (8004118 <UART_SetConfig+0x2e0>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d125      	bne.n	80040aa <UART_SetConfig+0x272>
 800405e:	4b29      	ldr	r3, [pc, #164]	; (8004104 <UART_SetConfig+0x2cc>)
 8004060:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004064:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004068:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800406c:	d017      	beq.n	800409e <UART_SetConfig+0x266>
 800406e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004072:	d817      	bhi.n	80040a4 <UART_SetConfig+0x26c>
 8004074:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004078:	d00b      	beq.n	8004092 <UART_SetConfig+0x25a>
 800407a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800407e:	d811      	bhi.n	80040a4 <UART_SetConfig+0x26c>
 8004080:	2b00      	cmp	r3, #0
 8004082:	d003      	beq.n	800408c <UART_SetConfig+0x254>
 8004084:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004088:	d006      	beq.n	8004098 <UART_SetConfig+0x260>
 800408a:	e00b      	b.n	80040a4 <UART_SetConfig+0x26c>
 800408c:	2301      	movs	r3, #1
 800408e:	77fb      	strb	r3, [r7, #31]
 8004090:	e076      	b.n	8004180 <UART_SetConfig+0x348>
 8004092:	2302      	movs	r3, #2
 8004094:	77fb      	strb	r3, [r7, #31]
 8004096:	e073      	b.n	8004180 <UART_SetConfig+0x348>
 8004098:	2304      	movs	r3, #4
 800409a:	77fb      	strb	r3, [r7, #31]
 800409c:	e070      	b.n	8004180 <UART_SetConfig+0x348>
 800409e:	2308      	movs	r3, #8
 80040a0:	77fb      	strb	r3, [r7, #31]
 80040a2:	e06d      	b.n	8004180 <UART_SetConfig+0x348>
 80040a4:	2310      	movs	r3, #16
 80040a6:	77fb      	strb	r3, [r7, #31]
 80040a8:	e06a      	b.n	8004180 <UART_SetConfig+0x348>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a1b      	ldr	r2, [pc, #108]	; (800411c <UART_SetConfig+0x2e4>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d138      	bne.n	8004126 <UART_SetConfig+0x2ee>
 80040b4:	4b13      	ldr	r3, [pc, #76]	; (8004104 <UART_SetConfig+0x2cc>)
 80040b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ba:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80040be:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80040c2:	d017      	beq.n	80040f4 <UART_SetConfig+0x2bc>
 80040c4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80040c8:	d82a      	bhi.n	8004120 <UART_SetConfig+0x2e8>
 80040ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040ce:	d00b      	beq.n	80040e8 <UART_SetConfig+0x2b0>
 80040d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040d4:	d824      	bhi.n	8004120 <UART_SetConfig+0x2e8>
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d003      	beq.n	80040e2 <UART_SetConfig+0x2aa>
 80040da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040de:	d006      	beq.n	80040ee <UART_SetConfig+0x2b6>
 80040e0:	e01e      	b.n	8004120 <UART_SetConfig+0x2e8>
 80040e2:	2300      	movs	r3, #0
 80040e4:	77fb      	strb	r3, [r7, #31]
 80040e6:	e04b      	b.n	8004180 <UART_SetConfig+0x348>
 80040e8:	2302      	movs	r3, #2
 80040ea:	77fb      	strb	r3, [r7, #31]
 80040ec:	e048      	b.n	8004180 <UART_SetConfig+0x348>
 80040ee:	2304      	movs	r3, #4
 80040f0:	77fb      	strb	r3, [r7, #31]
 80040f2:	e045      	b.n	8004180 <UART_SetConfig+0x348>
 80040f4:	2308      	movs	r3, #8
 80040f6:	77fb      	strb	r3, [r7, #31]
 80040f8:	e042      	b.n	8004180 <UART_SetConfig+0x348>
 80040fa:	bf00      	nop
 80040fc:	efff69f3 	.word	0xefff69f3
 8004100:	40011000 	.word	0x40011000
 8004104:	40023800 	.word	0x40023800
 8004108:	40004400 	.word	0x40004400
 800410c:	40004800 	.word	0x40004800
 8004110:	40004c00 	.word	0x40004c00
 8004114:	40005000 	.word	0x40005000
 8004118:	40011400 	.word	0x40011400
 800411c:	40007800 	.word	0x40007800
 8004120:	2310      	movs	r3, #16
 8004122:	77fb      	strb	r3, [r7, #31]
 8004124:	e02c      	b.n	8004180 <UART_SetConfig+0x348>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a72      	ldr	r2, [pc, #456]	; (80042f4 <UART_SetConfig+0x4bc>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d125      	bne.n	800417c <UART_SetConfig+0x344>
 8004130:	4b71      	ldr	r3, [pc, #452]	; (80042f8 <UART_SetConfig+0x4c0>)
 8004132:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004136:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800413a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800413e:	d017      	beq.n	8004170 <UART_SetConfig+0x338>
 8004140:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004144:	d817      	bhi.n	8004176 <UART_SetConfig+0x33e>
 8004146:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800414a:	d00b      	beq.n	8004164 <UART_SetConfig+0x32c>
 800414c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004150:	d811      	bhi.n	8004176 <UART_SetConfig+0x33e>
 8004152:	2b00      	cmp	r3, #0
 8004154:	d003      	beq.n	800415e <UART_SetConfig+0x326>
 8004156:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800415a:	d006      	beq.n	800416a <UART_SetConfig+0x332>
 800415c:	e00b      	b.n	8004176 <UART_SetConfig+0x33e>
 800415e:	2300      	movs	r3, #0
 8004160:	77fb      	strb	r3, [r7, #31]
 8004162:	e00d      	b.n	8004180 <UART_SetConfig+0x348>
 8004164:	2302      	movs	r3, #2
 8004166:	77fb      	strb	r3, [r7, #31]
 8004168:	e00a      	b.n	8004180 <UART_SetConfig+0x348>
 800416a:	2304      	movs	r3, #4
 800416c:	77fb      	strb	r3, [r7, #31]
 800416e:	e007      	b.n	8004180 <UART_SetConfig+0x348>
 8004170:	2308      	movs	r3, #8
 8004172:	77fb      	strb	r3, [r7, #31]
 8004174:	e004      	b.n	8004180 <UART_SetConfig+0x348>
 8004176:	2310      	movs	r3, #16
 8004178:	77fb      	strb	r3, [r7, #31]
 800417a:	e001      	b.n	8004180 <UART_SetConfig+0x348>
 800417c:	2310      	movs	r3, #16
 800417e:	77fb      	strb	r3, [r7, #31]

	if (huart->Init.OverSampling == UART_OVERSAMPLING_8) {
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	69db      	ldr	r3, [r3, #28]
 8004184:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004188:	d15b      	bne.n	8004242 <UART_SetConfig+0x40a>
		switch (clocksource) {
 800418a:	7ffb      	ldrb	r3, [r7, #31]
 800418c:	2b08      	cmp	r3, #8
 800418e:	d828      	bhi.n	80041e2 <UART_SetConfig+0x3aa>
 8004190:	a201      	add	r2, pc, #4	; (adr r2, 8004198 <UART_SetConfig+0x360>)
 8004192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004196:	bf00      	nop
 8004198:	080041bd 	.word	0x080041bd
 800419c:	080041c5 	.word	0x080041c5
 80041a0:	080041cd 	.word	0x080041cd
 80041a4:	080041e3 	.word	0x080041e3
 80041a8:	080041d3 	.word	0x080041d3
 80041ac:	080041e3 	.word	0x080041e3
 80041b0:	080041e3 	.word	0x080041e3
 80041b4:	080041e3 	.word	0x080041e3
 80041b8:	080041db 	.word	0x080041db
		case UART_CLOCKSOURCE_PCLK1:
			pclk = HAL_RCC_GetPCLK1Freq();
 80041bc:	f7fe fc48 	bl	8002a50 <HAL_RCC_GetPCLK1Freq>
 80041c0:	61b8      	str	r0, [r7, #24]
			break;
 80041c2:	e013      	b.n	80041ec <UART_SetConfig+0x3b4>
		case UART_CLOCKSOURCE_PCLK2:
			pclk = HAL_RCC_GetPCLK2Freq();
 80041c4:	f7fe fc58 	bl	8002a78 <HAL_RCC_GetPCLK2Freq>
 80041c8:	61b8      	str	r0, [r7, #24]
			break;
 80041ca:	e00f      	b.n	80041ec <UART_SetConfig+0x3b4>
		case UART_CLOCKSOURCE_HSI:
			pclk = (uint32_t) HSI_VALUE;
 80041cc:	4b4b      	ldr	r3, [pc, #300]	; (80042fc <UART_SetConfig+0x4c4>)
 80041ce:	61bb      	str	r3, [r7, #24]
			break;
 80041d0:	e00c      	b.n	80041ec <UART_SetConfig+0x3b4>
		case UART_CLOCKSOURCE_SYSCLK:
			pclk = HAL_RCC_GetSysClockFreq();
 80041d2:	f7fe fb2b 	bl	800282c <HAL_RCC_GetSysClockFreq>
 80041d6:	61b8      	str	r0, [r7, #24]
			break;
 80041d8:	e008      	b.n	80041ec <UART_SetConfig+0x3b4>
		case UART_CLOCKSOURCE_LSE:
			pclk = (uint32_t) LSE_VALUE;
 80041da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041de:	61bb      	str	r3, [r7, #24]
			break;
 80041e0:	e004      	b.n	80041ec <UART_SetConfig+0x3b4>
		default:
			pclk = 0U;
 80041e2:	2300      	movs	r3, #0
 80041e4:	61bb      	str	r3, [r7, #24]
			ret = HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	77bb      	strb	r3, [r7, #30]
			break;
 80041ea:	bf00      	nop
		}

		/* USARTDIV must be greater than or equal to 0d16 */
		if (pclk != 0U) {
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d074      	beq.n	80042dc <UART_SetConfig+0x4a4>
			usartdiv = (uint32_t) (UART_DIV_SAMPLING8(pclk,
 80041f2:	69bb      	ldr	r3, [r7, #24]
 80041f4:	005a      	lsls	r2, r3, #1
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	085b      	lsrs	r3, r3, #1
 80041fc:	441a      	add	r2, r3
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	fbb2 f3f3 	udiv	r3, r2, r3
 8004206:	613b      	str	r3, [r7, #16]
					huart->Init.BaudRate));
			if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX)) {
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	2b0f      	cmp	r3, #15
 800420c:	d916      	bls.n	800423c <UART_SetConfig+0x404>
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004214:	d212      	bcs.n	800423c <UART_SetConfig+0x404>
				brrtemp = (uint16_t) (usartdiv & 0xFFF0U);
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	b29b      	uxth	r3, r3
 800421a:	f023 030f 	bic.w	r3, r3, #15
 800421e:	81fb      	strh	r3, [r7, #14]
				brrtemp |= (uint16_t) ((usartdiv & (uint16_t) 0x000FU) >> 1U);
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	085b      	lsrs	r3, r3, #1
 8004224:	b29b      	uxth	r3, r3
 8004226:	f003 0307 	and.w	r3, r3, #7
 800422a:	b29a      	uxth	r2, r3
 800422c:	89fb      	ldrh	r3, [r7, #14]
 800422e:	4313      	orrs	r3, r2
 8004230:	81fb      	strh	r3, [r7, #14]
				huart->Instance->BRR = brrtemp;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	89fa      	ldrh	r2, [r7, #14]
 8004238:	60da      	str	r2, [r3, #12]
 800423a:	e04f      	b.n	80042dc <UART_SetConfig+0x4a4>
			} else {
				ret = HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	77bb      	strb	r3, [r7, #30]
 8004240:	e04c      	b.n	80042dc <UART_SetConfig+0x4a4>
			}
		}
	} else {
		switch (clocksource) {
 8004242:	7ffb      	ldrb	r3, [r7, #31]
 8004244:	2b08      	cmp	r3, #8
 8004246:	d828      	bhi.n	800429a <UART_SetConfig+0x462>
 8004248:	a201      	add	r2, pc, #4	; (adr r2, 8004250 <UART_SetConfig+0x418>)
 800424a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800424e:	bf00      	nop
 8004250:	08004275 	.word	0x08004275
 8004254:	0800427d 	.word	0x0800427d
 8004258:	08004285 	.word	0x08004285
 800425c:	0800429b 	.word	0x0800429b
 8004260:	0800428b 	.word	0x0800428b
 8004264:	0800429b 	.word	0x0800429b
 8004268:	0800429b 	.word	0x0800429b
 800426c:	0800429b 	.word	0x0800429b
 8004270:	08004293 	.word	0x08004293
		case UART_CLOCKSOURCE_PCLK1:
			pclk = HAL_RCC_GetPCLK1Freq();
 8004274:	f7fe fbec 	bl	8002a50 <HAL_RCC_GetPCLK1Freq>
 8004278:	61b8      	str	r0, [r7, #24]
			break;
 800427a:	e013      	b.n	80042a4 <UART_SetConfig+0x46c>
		case UART_CLOCKSOURCE_PCLK2:
			pclk = HAL_RCC_GetPCLK2Freq();
 800427c:	f7fe fbfc 	bl	8002a78 <HAL_RCC_GetPCLK2Freq>
 8004280:	61b8      	str	r0, [r7, #24]
			break;
 8004282:	e00f      	b.n	80042a4 <UART_SetConfig+0x46c>
		case UART_CLOCKSOURCE_HSI:
			pclk = (uint32_t) HSI_VALUE;
 8004284:	4b1d      	ldr	r3, [pc, #116]	; (80042fc <UART_SetConfig+0x4c4>)
 8004286:	61bb      	str	r3, [r7, #24]
			break;
 8004288:	e00c      	b.n	80042a4 <UART_SetConfig+0x46c>
		case UART_CLOCKSOURCE_SYSCLK:
			pclk = HAL_RCC_GetSysClockFreq();
 800428a:	f7fe facf 	bl	800282c <HAL_RCC_GetSysClockFreq>
 800428e:	61b8      	str	r0, [r7, #24]
			break;
 8004290:	e008      	b.n	80042a4 <UART_SetConfig+0x46c>
		case UART_CLOCKSOURCE_LSE:
			pclk = (uint32_t) LSE_VALUE;
 8004292:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004296:	61bb      	str	r3, [r7, #24]
			break;
 8004298:	e004      	b.n	80042a4 <UART_SetConfig+0x46c>
		default:
			pclk = 0U;
 800429a:	2300      	movs	r3, #0
 800429c:	61bb      	str	r3, [r7, #24]
			ret = HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	77bb      	strb	r3, [r7, #30]
			break;
 80042a2:	bf00      	nop
		}

		if (pclk != 0U) {
 80042a4:	69bb      	ldr	r3, [r7, #24]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d018      	beq.n	80042dc <UART_SetConfig+0x4a4>
			/* USARTDIV must be greater than or equal to 0d16 */
			usartdiv = (uint32_t) (UART_DIV_SAMPLING16(pclk,
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	085a      	lsrs	r2, r3, #1
 80042b0:	69bb      	ldr	r3, [r7, #24]
 80042b2:	441a      	add	r2, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80042bc:	613b      	str	r3, [r7, #16]
					huart->Init.BaudRate));
			if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX)) {
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	2b0f      	cmp	r3, #15
 80042c2:	d909      	bls.n	80042d8 <UART_SetConfig+0x4a0>
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042ca:	d205      	bcs.n	80042d8 <UART_SetConfig+0x4a0>
				huart->Instance->BRR = (uint16_t) usartdiv;
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	b29a      	uxth	r2, r3
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	60da      	str	r2, [r3, #12]
 80042d6:	e001      	b.n	80042dc <UART_SetConfig+0x4a4>
			} else {
				ret = HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	77bb      	strb	r3, [r7, #30]
			}
		}
	}

	/* Clear ISR function pointers */
	huart->RxISR = NULL;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	669a      	str	r2, [r3, #104]	; 0x68
	huart->TxISR = NULL;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	66da      	str	r2, [r3, #108]	; 0x6c

	return ret;
 80042e8:	7fbb      	ldrb	r3, [r7, #30]
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3720      	adds	r7, #32
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	40007c00 	.word	0x40007c00
 80042f8:	40023800 	.word	0x40023800
 80042fc:	00f42400 	.word	0x00f42400

08004300 <UART_AdvFeatureConfig>:
/**
 * @brief Configure the UART peripheral advanced features.
 * @param huart UART handle.
 * @retval None
 */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart) {
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
	/* Check whether the set of advanced features to configure is properly set */
	assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

	/* if required, configure TX pin active level inversion */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430c:	f003 0301 	and.w	r3, r3, #1
 8004310:	2b00      	cmp	r3, #0
 8004312:	d00a      	beq.n	800432a <UART_AdvFeatureConfig+0x2a>
			UART_ADVFEATURE_TXINVERT_INIT)) {
		assert_param(
				IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
		MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV,
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	430a      	orrs	r2, r1
 8004328:	605a      	str	r2, [r3, #4]
				huart->AdvancedInit.TxPinLevelInvert);
	}

	/* if required, configure RX pin active level inversion */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432e:	f003 0302 	and.w	r3, r3, #2
 8004332:	2b00      	cmp	r3, #0
 8004334:	d00a      	beq.n	800434c <UART_AdvFeatureConfig+0x4c>
			UART_ADVFEATURE_RXINVERT_INIT)) {
		assert_param(
				IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
		MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV,
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	430a      	orrs	r2, r1
 800434a:	605a      	str	r2, [r3, #4]
				huart->AdvancedInit.RxPinLevelInvert);
	}

	/* if required, configure data inversion */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004350:	f003 0304 	and.w	r3, r3, #4
 8004354:	2b00      	cmp	r3, #0
 8004356:	d00a      	beq.n	800436e <UART_AdvFeatureConfig+0x6e>
			UART_ADVFEATURE_DATAINVERT_INIT)) {
		assert_param(
				IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
		MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV,
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	430a      	orrs	r2, r1
 800436c:	605a      	str	r2, [r3, #4]
				huart->AdvancedInit.DataInvert);
	}

	/* if required, configure RX/TX pins swap */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004372:	f003 0308 	and.w	r3, r3, #8
 8004376:	2b00      	cmp	r3, #0
 8004378:	d00a      	beq.n	8004390 <UART_AdvFeatureConfig+0x90>
			UART_ADVFEATURE_SWAP_INIT)) {
		assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
		MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP,
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	430a      	orrs	r2, r1
 800438e:	605a      	str	r2, [r3, #4]
				huart->AdvancedInit.Swap);
	}

	/* if required, configure RX overrun detection disabling */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004394:	f003 0310 	and.w	r3, r3, #16
 8004398:	2b00      	cmp	r3, #0
 800439a:	d00a      	beq.n	80043b2 <UART_AdvFeatureConfig+0xb2>
			UART_ADVFEATURE_RXOVERRUNDISABLE_INIT)) {
		assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
		MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS,
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	430a      	orrs	r2, r1
 80043b0:	609a      	str	r2, [r3, #8]
				huart->AdvancedInit.OverrunDisable);
	}

	/* if required, configure DMA disabling on reception error */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b6:	f003 0320 	and.w	r3, r3, #32
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d00a      	beq.n	80043d4 <UART_AdvFeatureConfig+0xd4>
			UART_ADVFEATURE_DMADISABLEONERROR_INIT)) {
		assert_param(
				IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
		MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE,
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	430a      	orrs	r2, r1
 80043d2:	609a      	str	r2, [r3, #8]
				huart->AdvancedInit.DMADisableonRxError);
	}

	/* if required, configure auto Baud rate detection scheme */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d01a      	beq.n	8004416 <UART_AdvFeatureConfig+0x116>
			UART_ADVFEATURE_AUTOBAUDRATE_INIT)) {
		assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
		assert_param(
				IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
		MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN,
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	430a      	orrs	r2, r1
 80043f4:	605a      	str	r2, [r3, #4]
				huart->AdvancedInit.AutoBaudRateEnable);
		/* set auto Baudrate detection parameters if detection is enabled */
		if (huart->AdvancedInit.AutoBaudRateEnable
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80043fe:	d10a      	bne.n	8004416 <UART_AdvFeatureConfig+0x116>
				== UART_ADVFEATURE_AUTOBAUDRATE_ENABLE) {
			assert_param(
					IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
			MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE,
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	430a      	orrs	r2, r1
 8004414:	605a      	str	r2, [r3, #4]
					huart->AdvancedInit.AutoBaudRateMode);
		}
	}

	/* if required, configure MSB first on communication line */
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00a      	beq.n	8004438 <UART_AdvFeatureConfig+0x138>
			UART_ADVFEATURE_MSBFIRST_INIT)) {
		assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
		MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST,
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	430a      	orrs	r2, r1
 8004436:	605a      	str	r2, [r3, #4]
				huart->AdvancedInit.MSBFirst);
	}
}
 8004438:	bf00      	nop
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <UART_CheckIdleState>:
/**
 * @brief Check the UART Idle State.
 * @param huart UART handle.
 * @retval HAL status
 */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart) {
 8004444:	b580      	push	{r7, lr}
 8004446:	b086      	sub	sp, #24
 8004448:	af02      	add	r7, sp, #8
 800444a:	6078      	str	r0, [r7, #4]
	uint32_t tickstart;

	/* Initialize the UART ErrorCode */
	huart->ErrorCode = HAL_UART_ERROR_NONE;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

	/* Init tickstart for timeout management */
	tickstart = HAL_GetTick();
 8004454:	f7fc fe7a 	bl	800114c <HAL_GetTick>
 8004458:	60f8      	str	r0, [r7, #12]

	/* Check if the Transmitter is enabled */
	if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE) {
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0308 	and.w	r3, r3, #8
 8004464:	2b08      	cmp	r3, #8
 8004466:	d10e      	bne.n	8004486 <UART_CheckIdleState+0x42>
		/* Wait until TEACK flag is set */
		if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET,
 8004468:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800446c:	9300      	str	r3, [sp, #0]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2200      	movs	r2, #0
 8004472:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 f831 	bl	80044de <UART_WaitOnFlagUntilTimeout>
 800447c:	4603      	mov	r3, r0
 800447e:	2b00      	cmp	r3, #0
 8004480:	d001      	beq.n	8004486 <UART_CheckIdleState+0x42>
				tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK) {
			/* Timeout occurred */
			return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e027      	b.n	80044d6 <UART_CheckIdleState+0x92>
		}
	}
#if defined(USART_ISR_REACK)

	/* Check if the Receiver is enabled */
	if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE) {
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0304 	and.w	r3, r3, #4
 8004490:	2b04      	cmp	r3, #4
 8004492:	d10e      	bne.n	80044b2 <UART_CheckIdleState+0x6e>
		/* Wait until REACK flag is set */
		if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET,
 8004494:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004498:	9300      	str	r3, [sp, #0]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2200      	movs	r2, #0
 800449e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 f81b 	bl	80044de <UART_WaitOnFlagUntilTimeout>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d001      	beq.n	80044b2 <UART_CheckIdleState+0x6e>
				tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK) {
			/* Timeout occurred */
			return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e011      	b.n	80044d6 <UART_CheckIdleState+0x92>
		}
	}
#endif /* USART_ISR_REACK */

	/* Initialize the UART State */
	huart->gState = HAL_UART_STATE_READY;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2220      	movs	r2, #32
 80044b6:	67da      	str	r2, [r3, #124]	; 0x7c
	huart->RxState = HAL_UART_STATE_READY;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2220      	movs	r2, #32
 80044bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	661a      	str	r2, [r3, #96]	; 0x60
	huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	665a      	str	r2, [r3, #100]	; 0x64

	__HAL_UNLOCK(huart);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

	return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3710      	adds	r7, #16
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}

080044de <UART_WaitOnFlagUntilTimeout>:
 * @param Tickstart Tick start value
 * @param Timeout   Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart,
		uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout) {
 80044de:	b580      	push	{r7, lr}
 80044e0:	b09c      	sub	sp, #112	; 0x70
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	60f8      	str	r0, [r7, #12]
 80044e6:	60b9      	str	r1, [r7, #8]
 80044e8:	603b      	str	r3, [r7, #0]
 80044ea:	4613      	mov	r3, r2
 80044ec:	71fb      	strb	r3, [r7, #7]
	/* Wait until flag is set */
	while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) {
 80044ee:	e0a7      	b.n	8004640 <UART_WaitOnFlagUntilTimeout+0x162>
		/* Check for the Timeout */
		if (Timeout != HAL_MAX_DELAY) {
 80044f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044f6:	f000 80a3 	beq.w	8004640 <UART_WaitOnFlagUntilTimeout+0x162>
			if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) {
 80044fa:	f7fc fe27 	bl	800114c <HAL_GetTick>
 80044fe:	4602      	mov	r2, r0
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	1ad3      	subs	r3, r2, r3
 8004504:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004506:	429a      	cmp	r2, r3
 8004508:	d302      	bcc.n	8004510 <UART_WaitOnFlagUntilTimeout+0x32>
 800450a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800450c:	2b00      	cmp	r3, #0
 800450e:	d13f      	bne.n	8004590 <UART_WaitOnFlagUntilTimeout+0xb2>
				/* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
				 interrupts for the interrupt process */
				ATOMIC_CLEAR_BIT(huart->Instance->CR1,
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004516:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004518:	e853 3f00 	ldrex	r3, [r3]
 800451c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800451e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004520:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004524:	667b      	str	r3, [r7, #100]	; 0x64
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	461a      	mov	r2, r3
 800452c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800452e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004530:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004532:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004534:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004536:	e841 2300 	strex	r3, r2, [r1]
 800453a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800453c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800453e:	2b00      	cmp	r3, #0
 8004540:	d1e6      	bne.n	8004510 <UART_WaitOnFlagUntilTimeout+0x32>
						(USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
				ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	3308      	adds	r3, #8
 8004548:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800454a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800454c:	e853 3f00 	ldrex	r3, [r3]
 8004550:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004554:	f023 0301 	bic.w	r3, r3, #1
 8004558:	663b      	str	r3, [r7, #96]	; 0x60
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	3308      	adds	r3, #8
 8004560:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004562:	64ba      	str	r2, [r7, #72]	; 0x48
 8004564:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004566:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004568:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800456a:	e841 2300 	strex	r3, r2, [r1]
 800456e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004570:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004572:	2b00      	cmp	r3, #0
 8004574:	d1e5      	bne.n	8004542 <UART_WaitOnFlagUntilTimeout+0x64>

				huart->gState = HAL_UART_STATE_READY;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2220      	movs	r2, #32
 800457a:	67da      	str	r2, [r3, #124]	; 0x7c
				huart->RxState = HAL_UART_STATE_READY;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2220      	movs	r2, #32
 8004580:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

				__HAL_UNLOCK(huart);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2200      	movs	r2, #0
 8004588:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

				return HAL_TIMEOUT;
 800458c:	2303      	movs	r3, #3
 800458e:	e068      	b.n	8004662 <UART_WaitOnFlagUntilTimeout+0x184>
			}

			if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) {
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0304 	and.w	r3, r3, #4
 800459a:	2b00      	cmp	r3, #0
 800459c:	d050      	beq.n	8004640 <UART_WaitOnFlagUntilTimeout+0x162>
				if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET) {
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	69db      	ldr	r3, [r3, #28]
 80045a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045ac:	d148      	bne.n	8004640 <UART_WaitOnFlagUntilTimeout+0x162>
					/* Clear Receiver Timeout flag*/
					__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80045b6:	621a      	str	r2, [r3, #32]

					/* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
					 interrupts for the interrupt process */
					ATOMIC_CLEAR_BIT(huart->Instance->CR1,
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045c0:	e853 3f00 	ldrex	r3, [r3]
 80045c4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80045c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80045cc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	461a      	mov	r2, r3
 80045d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045d6:	637b      	str	r3, [r7, #52]	; 0x34
 80045d8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045da:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80045dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80045de:	e841 2300 	strex	r3, r2, [r1]
 80045e2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80045e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d1e6      	bne.n	80045b8 <UART_WaitOnFlagUntilTimeout+0xda>
							(USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
					ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	3308      	adds	r3, #8
 80045f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	e853 3f00 	ldrex	r3, [r3]
 80045f8:	613b      	str	r3, [r7, #16]
   return(result);
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	f023 0301 	bic.w	r3, r3, #1
 8004600:	66bb      	str	r3, [r7, #104]	; 0x68
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	3308      	adds	r3, #8
 8004608:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800460a:	623a      	str	r2, [r7, #32]
 800460c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800460e:	69f9      	ldr	r1, [r7, #28]
 8004610:	6a3a      	ldr	r2, [r7, #32]
 8004612:	e841 2300 	strex	r3, r2, [r1]
 8004616:	61bb      	str	r3, [r7, #24]
   return(result);
 8004618:	69bb      	ldr	r3, [r7, #24]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d1e5      	bne.n	80045ea <UART_WaitOnFlagUntilTimeout+0x10c>

					huart->gState = HAL_UART_STATE_READY;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2220      	movs	r2, #32
 8004622:	67da      	str	r2, [r3, #124]	; 0x7c
					huart->RxState = HAL_UART_STATE_READY;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2220      	movs	r2, #32
 8004628:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
					huart->ErrorCode = HAL_UART_ERROR_RTO;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2220      	movs	r2, #32
 8004630:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

					/* Process Unlocked */
					__HAL_UNLOCK(huart);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2200      	movs	r2, #0
 8004638:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

					return HAL_TIMEOUT;
 800463c:	2303      	movs	r3, #3
 800463e:	e010      	b.n	8004662 <UART_WaitOnFlagUntilTimeout+0x184>
	while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) {
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	69da      	ldr	r2, [r3, #28]
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	4013      	ands	r3, r2
 800464a:	68ba      	ldr	r2, [r7, #8]
 800464c:	429a      	cmp	r2, r3
 800464e:	bf0c      	ite	eq
 8004650:	2301      	moveq	r3, #1
 8004652:	2300      	movne	r3, #0
 8004654:	b2db      	uxtb	r3, r3
 8004656:	461a      	mov	r2, r3
 8004658:	79fb      	ldrb	r3, [r7, #7]
 800465a:	429a      	cmp	r2, r3
 800465c:	f43f af48 	beq.w	80044f0 <UART_WaitOnFlagUntilTimeout+0x12>
				}
			}
		}
	}
	return HAL_OK;
 8004660:	2300      	movs	r3, #0
}
 8004662:	4618      	mov	r0, r3
 8004664:	3770      	adds	r7, #112	; 0x70
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}
	...

0800466c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800466c:	b084      	sub	sp, #16
 800466e:	b580      	push	{r7, lr}
 8004670:	b084      	sub	sp, #16
 8004672:	af00      	add	r7, sp, #0
 8004674:	6078      	str	r0, [r7, #4]
 8004676:	f107 001c 	add.w	r0, r7, #28
 800467a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800467e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004680:	2b01      	cmp	r3, #1
 8004682:	d120      	bne.n	80046c6 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004688:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	68da      	ldr	r2, [r3, #12]
 8004694:	4b20      	ldr	r3, [pc, #128]	; (8004718 <USB_CoreInit+0xac>)
 8004696:	4013      	ands	r3, r2
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80046a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d105      	bne.n	80046ba <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f000 fa96 	bl	8004bec <USB_CoreReset>
 80046c0:	4603      	mov	r3, r0
 80046c2:	73fb      	strb	r3, [r7, #15]
 80046c4:	e010      	b.n	80046e8 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f000 fa8a 	bl	8004bec <USB_CoreReset>
 80046d8:	4603      	mov	r3, r0
 80046da:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 80046e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d10b      	bne.n	8004706 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f043 0206 	orr.w	r2, r3, #6
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	f043 0220 	orr.w	r2, r3, #32
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004706:	7bfb      	ldrb	r3, [r7, #15]
}
 8004708:	4618      	mov	r0, r3
 800470a:	3710      	adds	r7, #16
 800470c:	46bd      	mov	sp, r7
 800470e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004712:	b004      	add	sp, #16
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	ffbdffbf 	.word	0xffbdffbf

0800471c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800471c:	b480      	push	{r7}
 800471e:	b083      	sub	sp, #12
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	f023 0201 	bic.w	r2, r3, #1
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	370c      	adds	r7, #12
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr

0800473e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800473e:	b580      	push	{r7, lr}
 8004740:	b084      	sub	sp, #16
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
 8004746:	460b      	mov	r3, r1
 8004748:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800474a:	2300      	movs	r3, #0
 800474c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	68db      	ldr	r3, [r3, #12]
 8004752:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800475a:	78fb      	ldrb	r3, [r7, #3]
 800475c:	2b01      	cmp	r3, #1
 800475e:	d115      	bne.n	800478c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800476c:	2001      	movs	r0, #1
 800476e:	f7fc fcf9 	bl	8001164 <HAL_Delay>
      ms++;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	3301      	adds	r3, #1
 8004776:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f000 fa29 	bl	8004bd0 <USB_GetMode>
 800477e:	4603      	mov	r3, r0
 8004780:	2b01      	cmp	r3, #1
 8004782:	d01e      	beq.n	80047c2 <USB_SetCurrentMode+0x84>
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2b31      	cmp	r3, #49	; 0x31
 8004788:	d9f0      	bls.n	800476c <USB_SetCurrentMode+0x2e>
 800478a:	e01a      	b.n	80047c2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800478c:	78fb      	ldrb	r3, [r7, #3]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d115      	bne.n	80047be <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	68db      	ldr	r3, [r3, #12]
 8004796:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800479e:	2001      	movs	r0, #1
 80047a0:	f7fc fce0 	bl	8001164 <HAL_Delay>
      ms++;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	3301      	adds	r3, #1
 80047a8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 fa10 	bl	8004bd0 <USB_GetMode>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d005      	beq.n	80047c2 <USB_SetCurrentMode+0x84>
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2b31      	cmp	r3, #49	; 0x31
 80047ba:	d9f0      	bls.n	800479e <USB_SetCurrentMode+0x60>
 80047bc:	e001      	b.n	80047c2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e005      	b.n	80047ce <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2b32      	cmp	r3, #50	; 0x32
 80047c6:	d101      	bne.n	80047cc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e000      	b.n	80047ce <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80047cc:	2300      	movs	r3, #0
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
	...

080047d8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80047d8:	b084      	sub	sp, #16
 80047da:	b580      	push	{r7, lr}
 80047dc:	b086      	sub	sp, #24
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
 80047e2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80047e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80047ea:	2300      	movs	r3, #0
 80047ec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80047f2:	2300      	movs	r3, #0
 80047f4:	613b      	str	r3, [r7, #16]
 80047f6:	e009      	b.n	800480c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	3340      	adds	r3, #64	; 0x40
 80047fe:	009b      	lsls	r3, r3, #2
 8004800:	4413      	add	r3, r2
 8004802:	2200      	movs	r2, #0
 8004804:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	3301      	adds	r3, #1
 800480a:	613b      	str	r3, [r7, #16]
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	2b0e      	cmp	r3, #14
 8004810:	d9f2      	bls.n	80047f8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004812:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004814:	2b00      	cmp	r3, #0
 8004816:	d11c      	bne.n	8004852 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	68fa      	ldr	r2, [r7, #12]
 8004822:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004826:	f043 0302 	orr.w	r3, r3, #2
 800482a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004830:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	601a      	str	r2, [r3, #0]
 8004850:	e005      	b.n	800485e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004856:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004864:	461a      	mov	r2, r3
 8004866:	2300      	movs	r3, #0
 8004868:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004870:	4619      	mov	r1, r3
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004878:	461a      	mov	r2, r3
 800487a:	680b      	ldr	r3, [r1, #0]
 800487c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800487e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004880:	2b01      	cmp	r3, #1
 8004882:	d10c      	bne.n	800489e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004886:	2b00      	cmp	r3, #0
 8004888:	d104      	bne.n	8004894 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800488a:	2100      	movs	r1, #0
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	f000 f965 	bl	8004b5c <USB_SetDevSpeed>
 8004892:	e008      	b.n	80048a6 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004894:	2101      	movs	r1, #1
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f000 f960 	bl	8004b5c <USB_SetDevSpeed>
 800489c:	e003      	b.n	80048a6 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800489e:	2103      	movs	r1, #3
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	f000 f95b 	bl	8004b5c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80048a6:	2110      	movs	r1, #16
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	f000 f8f3 	bl	8004a94 <USB_FlushTxFifo>
 80048ae:	4603      	mov	r3, r0
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d001      	beq.n	80048b8 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	f000 f91f 	bl	8004afc <USB_FlushRxFifo>
 80048be:	4603      	mov	r3, r0
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d001      	beq.n	80048c8 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048ce:	461a      	mov	r2, r3
 80048d0:	2300      	movs	r3, #0
 80048d2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048da:	461a      	mov	r2, r3
 80048dc:	2300      	movs	r3, #0
 80048de:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048e6:	461a      	mov	r2, r3
 80048e8:	2300      	movs	r3, #0
 80048ea:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80048ec:	2300      	movs	r3, #0
 80048ee:	613b      	str	r3, [r7, #16]
 80048f0:	e043      	b.n	800497a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	015a      	lsls	r2, r3, #5
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	4413      	add	r3, r2
 80048fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004904:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004908:	d118      	bne.n	800493c <USB_DevInit+0x164>
    {
      if (i == 0U)
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d10a      	bne.n	8004926 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	015a      	lsls	r2, r3, #5
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	4413      	add	r3, r2
 8004918:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800491c:	461a      	mov	r2, r3
 800491e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004922:	6013      	str	r3, [r2, #0]
 8004924:	e013      	b.n	800494e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	015a      	lsls	r2, r3, #5
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	4413      	add	r3, r2
 800492e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004932:	461a      	mov	r2, r3
 8004934:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004938:	6013      	str	r3, [r2, #0]
 800493a:	e008      	b.n	800494e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	015a      	lsls	r2, r3, #5
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	4413      	add	r3, r2
 8004944:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004948:	461a      	mov	r2, r3
 800494a:	2300      	movs	r3, #0
 800494c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	015a      	lsls	r2, r3, #5
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	4413      	add	r3, r2
 8004956:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800495a:	461a      	mov	r2, r3
 800495c:	2300      	movs	r3, #0
 800495e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	015a      	lsls	r2, r3, #5
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	4413      	add	r3, r2
 8004968:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800496c:	461a      	mov	r2, r3
 800496e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004972:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	3301      	adds	r3, #1
 8004978:	613b      	str	r3, [r7, #16]
 800497a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800497c:	693a      	ldr	r2, [r7, #16]
 800497e:	429a      	cmp	r2, r3
 8004980:	d3b7      	bcc.n	80048f2 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004982:	2300      	movs	r3, #0
 8004984:	613b      	str	r3, [r7, #16]
 8004986:	e043      	b.n	8004a10 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	015a      	lsls	r2, r3, #5
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	4413      	add	r3, r2
 8004990:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800499a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800499e:	d118      	bne.n	80049d2 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d10a      	bne.n	80049bc <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	015a      	lsls	r2, r3, #5
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	4413      	add	r3, r2
 80049ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049b2:	461a      	mov	r2, r3
 80049b4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80049b8:	6013      	str	r3, [r2, #0]
 80049ba:	e013      	b.n	80049e4 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	015a      	lsls	r2, r3, #5
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	4413      	add	r3, r2
 80049c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049c8:	461a      	mov	r2, r3
 80049ca:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80049ce:	6013      	str	r3, [r2, #0]
 80049d0:	e008      	b.n	80049e4 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	015a      	lsls	r2, r3, #5
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	4413      	add	r3, r2
 80049da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049de:	461a      	mov	r2, r3
 80049e0:	2300      	movs	r3, #0
 80049e2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	015a      	lsls	r2, r3, #5
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	4413      	add	r3, r2
 80049ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049f0:	461a      	mov	r2, r3
 80049f2:	2300      	movs	r3, #0
 80049f4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	015a      	lsls	r2, r3, #5
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	4413      	add	r3, r2
 80049fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a02:	461a      	mov	r2, r3
 8004a04:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004a08:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	3301      	adds	r3, #1
 8004a0e:	613b      	str	r3, [r7, #16]
 8004a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a12:	693a      	ldr	r2, [r7, #16]
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d3b7      	bcc.n	8004988 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a1e:	691b      	ldr	r3, [r3, #16]
 8004a20:	68fa      	ldr	r2, [r7, #12]
 8004a22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004a26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a2a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004a38:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d105      	bne.n	8004a4c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	699b      	ldr	r3, [r3, #24]
 8004a44:	f043 0210 	orr.w	r2, r3, #16
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	699a      	ldr	r2, [r3, #24]
 8004a50:	4b0e      	ldr	r3, [pc, #56]	; (8004a8c <USB_DevInit+0x2b4>)
 8004a52:	4313      	orrs	r3, r2
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004a58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d005      	beq.n	8004a6a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	f043 0208 	orr.w	r2, r3, #8
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004a6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d105      	bne.n	8004a7c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	699a      	ldr	r2, [r3, #24]
 8004a74:	4b06      	ldr	r3, [pc, #24]	; (8004a90 <USB_DevInit+0x2b8>)
 8004a76:	4313      	orrs	r3, r2
 8004a78:	687a      	ldr	r2, [r7, #4]
 8004a7a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004a7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3718      	adds	r7, #24
 8004a82:	46bd      	mov	sp, r7
 8004a84:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004a88:	b004      	add	sp, #16
 8004a8a:	4770      	bx	lr
 8004a8c:	803c3800 	.word	0x803c3800
 8004a90:	40000004 	.word	0x40000004

08004a94 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b085      	sub	sp, #20
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
 8004a9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	3301      	adds	r3, #1
 8004aa6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	4a13      	ldr	r2, [pc, #76]	; (8004af8 <USB_FlushTxFifo+0x64>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d901      	bls.n	8004ab4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004ab0:	2303      	movs	r3, #3
 8004ab2:	e01b      	b.n	8004aec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	691b      	ldr	r3, [r3, #16]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	daf2      	bge.n	8004aa2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004abc:	2300      	movs	r3, #0
 8004abe:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	019b      	lsls	r3, r3, #6
 8004ac4:	f043 0220 	orr.w	r2, r3, #32
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	3301      	adds	r3, #1
 8004ad0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	4a08      	ldr	r2, [pc, #32]	; (8004af8 <USB_FlushTxFifo+0x64>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d901      	bls.n	8004ade <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004ada:	2303      	movs	r3, #3
 8004adc:	e006      	b.n	8004aec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	f003 0320 	and.w	r3, r3, #32
 8004ae6:	2b20      	cmp	r3, #32
 8004ae8:	d0f0      	beq.n	8004acc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3714      	adds	r7, #20
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr
 8004af8:	00030d40 	.word	0x00030d40

08004afc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b085      	sub	sp, #20
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004b04:	2300      	movs	r3, #0
 8004b06:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	4a11      	ldr	r2, [pc, #68]	; (8004b58 <USB_FlushRxFifo+0x5c>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d901      	bls.n	8004b1a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004b16:	2303      	movs	r3, #3
 8004b18:	e018      	b.n	8004b4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	691b      	ldr	r3, [r3, #16]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	daf2      	bge.n	8004b08 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004b22:	2300      	movs	r3, #0
 8004b24:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2210      	movs	r2, #16
 8004b2a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	3301      	adds	r3, #1
 8004b30:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	4a08      	ldr	r2, [pc, #32]	; (8004b58 <USB_FlushRxFifo+0x5c>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d901      	bls.n	8004b3e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e006      	b.n	8004b4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	f003 0310 	and.w	r3, r3, #16
 8004b46:	2b10      	cmp	r3, #16
 8004b48:	d0f0      	beq.n	8004b2c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004b4a:	2300      	movs	r3, #0
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3714      	adds	r7, #20
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr
 8004b58:	00030d40 	.word	0x00030d40

08004b5c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b085      	sub	sp, #20
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	460b      	mov	r3, r1
 8004b66:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	78fb      	ldrb	r3, [r7, #3]
 8004b76:	68f9      	ldr	r1, [r7, #12]
 8004b78:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004b80:	2300      	movs	r3, #0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3714      	adds	r7, #20
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr

08004b8e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004b8e:	b480      	push	{r7}
 8004b90:	b085      	sub	sp, #20
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	68fa      	ldr	r2, [r7, #12]
 8004ba4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004ba8:	f023 0303 	bic.w	r3, r3, #3
 8004bac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	68fa      	ldr	r2, [r7, #12]
 8004bb8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bbc:	f043 0302 	orr.w	r3, r3, #2
 8004bc0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004bc2:	2300      	movs	r3, #0
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3714      	adds	r7, #20
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr

08004bd0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b083      	sub	sp, #12
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	695b      	ldr	r3, [r3, #20]
 8004bdc:	f003 0301 	and.w	r3, r3, #1
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	370c      	adds	r7, #12
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	4a13      	ldr	r2, [pc, #76]	; (8004c50 <USB_CoreReset+0x64>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d901      	bls.n	8004c0a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004c06:	2303      	movs	r3, #3
 8004c08:	e01b      	b.n	8004c42 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	691b      	ldr	r3, [r3, #16]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	daf2      	bge.n	8004bf8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004c12:	2300      	movs	r3, #0
 8004c14:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	691b      	ldr	r3, [r3, #16]
 8004c1a:	f043 0201 	orr.w	r2, r3, #1
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	3301      	adds	r3, #1
 8004c26:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	4a09      	ldr	r2, [pc, #36]	; (8004c50 <USB_CoreReset+0x64>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d901      	bls.n	8004c34 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004c30:	2303      	movs	r3, #3
 8004c32:	e006      	b.n	8004c42 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	691b      	ldr	r3, [r3, #16]
 8004c38:	f003 0301 	and.w	r3, r3, #1
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d0f0      	beq.n	8004c22 <USB_CoreReset+0x36>

  return HAL_OK;
 8004c40:	2300      	movs	r3, #0
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3714      	adds	r7, #20
 8004c46:	46bd      	mov	sp, r7
 8004c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4c:	4770      	bx	lr
 8004c4e:	bf00      	nop
 8004c50:	00030d40 	.word	0x00030d40

08004c54 <__errno>:
 8004c54:	4b01      	ldr	r3, [pc, #4]	; (8004c5c <__errno+0x8>)
 8004c56:	6818      	ldr	r0, [r3, #0]
 8004c58:	4770      	bx	lr
 8004c5a:	bf00      	nop
 8004c5c:	2000000c 	.word	0x2000000c

08004c60 <__libc_init_array>:
 8004c60:	b570      	push	{r4, r5, r6, lr}
 8004c62:	4d0d      	ldr	r5, [pc, #52]	; (8004c98 <__libc_init_array+0x38>)
 8004c64:	4c0d      	ldr	r4, [pc, #52]	; (8004c9c <__libc_init_array+0x3c>)
 8004c66:	1b64      	subs	r4, r4, r5
 8004c68:	10a4      	asrs	r4, r4, #2
 8004c6a:	2600      	movs	r6, #0
 8004c6c:	42a6      	cmp	r6, r4
 8004c6e:	d109      	bne.n	8004c84 <__libc_init_array+0x24>
 8004c70:	4d0b      	ldr	r5, [pc, #44]	; (8004ca0 <__libc_init_array+0x40>)
 8004c72:	4c0c      	ldr	r4, [pc, #48]	; (8004ca4 <__libc_init_array+0x44>)
 8004c74:	f000 fc8e 	bl	8005594 <_init>
 8004c78:	1b64      	subs	r4, r4, r5
 8004c7a:	10a4      	asrs	r4, r4, #2
 8004c7c:	2600      	movs	r6, #0
 8004c7e:	42a6      	cmp	r6, r4
 8004c80:	d105      	bne.n	8004c8e <__libc_init_array+0x2e>
 8004c82:	bd70      	pop	{r4, r5, r6, pc}
 8004c84:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c88:	4798      	blx	r3
 8004c8a:	3601      	adds	r6, #1
 8004c8c:	e7ee      	b.n	8004c6c <__libc_init_array+0xc>
 8004c8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c92:	4798      	blx	r3
 8004c94:	3601      	adds	r6, #1
 8004c96:	e7f2      	b.n	8004c7e <__libc_init_array+0x1e>
 8004c98:	08005614 	.word	0x08005614
 8004c9c:	08005614 	.word	0x08005614
 8004ca0:	08005614 	.word	0x08005614
 8004ca4:	08005618 	.word	0x08005618

08004ca8 <memset>:
 8004ca8:	4402      	add	r2, r0
 8004caa:	4603      	mov	r3, r0
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d100      	bne.n	8004cb2 <memset+0xa>
 8004cb0:	4770      	bx	lr
 8004cb2:	f803 1b01 	strb.w	r1, [r3], #1
 8004cb6:	e7f9      	b.n	8004cac <memset+0x4>

08004cb8 <siprintf>:
 8004cb8:	b40e      	push	{r1, r2, r3}
 8004cba:	b500      	push	{lr}
 8004cbc:	b09c      	sub	sp, #112	; 0x70
 8004cbe:	ab1d      	add	r3, sp, #116	; 0x74
 8004cc0:	9002      	str	r0, [sp, #8]
 8004cc2:	9006      	str	r0, [sp, #24]
 8004cc4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004cc8:	4809      	ldr	r0, [pc, #36]	; (8004cf0 <siprintf+0x38>)
 8004cca:	9107      	str	r1, [sp, #28]
 8004ccc:	9104      	str	r1, [sp, #16]
 8004cce:	4909      	ldr	r1, [pc, #36]	; (8004cf4 <siprintf+0x3c>)
 8004cd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004cd4:	9105      	str	r1, [sp, #20]
 8004cd6:	6800      	ldr	r0, [r0, #0]
 8004cd8:	9301      	str	r3, [sp, #4]
 8004cda:	a902      	add	r1, sp, #8
 8004cdc:	f000 f868 	bl	8004db0 <_svfiprintf_r>
 8004ce0:	9b02      	ldr	r3, [sp, #8]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	701a      	strb	r2, [r3, #0]
 8004ce6:	b01c      	add	sp, #112	; 0x70
 8004ce8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004cec:	b003      	add	sp, #12
 8004cee:	4770      	bx	lr
 8004cf0:	2000000c 	.word	0x2000000c
 8004cf4:	ffff0208 	.word	0xffff0208

08004cf8 <__ssputs_r>:
 8004cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cfc:	688e      	ldr	r6, [r1, #8]
 8004cfe:	429e      	cmp	r6, r3
 8004d00:	4682      	mov	sl, r0
 8004d02:	460c      	mov	r4, r1
 8004d04:	4690      	mov	r8, r2
 8004d06:	461f      	mov	r7, r3
 8004d08:	d838      	bhi.n	8004d7c <__ssputs_r+0x84>
 8004d0a:	898a      	ldrh	r2, [r1, #12]
 8004d0c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004d10:	d032      	beq.n	8004d78 <__ssputs_r+0x80>
 8004d12:	6825      	ldr	r5, [r4, #0]
 8004d14:	6909      	ldr	r1, [r1, #16]
 8004d16:	eba5 0901 	sub.w	r9, r5, r1
 8004d1a:	6965      	ldr	r5, [r4, #20]
 8004d1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004d20:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004d24:	3301      	adds	r3, #1
 8004d26:	444b      	add	r3, r9
 8004d28:	106d      	asrs	r5, r5, #1
 8004d2a:	429d      	cmp	r5, r3
 8004d2c:	bf38      	it	cc
 8004d2e:	461d      	movcc	r5, r3
 8004d30:	0553      	lsls	r3, r2, #21
 8004d32:	d531      	bpl.n	8004d98 <__ssputs_r+0xa0>
 8004d34:	4629      	mov	r1, r5
 8004d36:	f000 fb63 	bl	8005400 <_malloc_r>
 8004d3a:	4606      	mov	r6, r0
 8004d3c:	b950      	cbnz	r0, 8004d54 <__ssputs_r+0x5c>
 8004d3e:	230c      	movs	r3, #12
 8004d40:	f8ca 3000 	str.w	r3, [sl]
 8004d44:	89a3      	ldrh	r3, [r4, #12]
 8004d46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d4a:	81a3      	strh	r3, [r4, #12]
 8004d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8004d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d54:	6921      	ldr	r1, [r4, #16]
 8004d56:	464a      	mov	r2, r9
 8004d58:	f000 fabe 	bl	80052d8 <memcpy>
 8004d5c:	89a3      	ldrh	r3, [r4, #12]
 8004d5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004d62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d66:	81a3      	strh	r3, [r4, #12]
 8004d68:	6126      	str	r6, [r4, #16]
 8004d6a:	6165      	str	r5, [r4, #20]
 8004d6c:	444e      	add	r6, r9
 8004d6e:	eba5 0509 	sub.w	r5, r5, r9
 8004d72:	6026      	str	r6, [r4, #0]
 8004d74:	60a5      	str	r5, [r4, #8]
 8004d76:	463e      	mov	r6, r7
 8004d78:	42be      	cmp	r6, r7
 8004d7a:	d900      	bls.n	8004d7e <__ssputs_r+0x86>
 8004d7c:	463e      	mov	r6, r7
 8004d7e:	6820      	ldr	r0, [r4, #0]
 8004d80:	4632      	mov	r2, r6
 8004d82:	4641      	mov	r1, r8
 8004d84:	f000 fab6 	bl	80052f4 <memmove>
 8004d88:	68a3      	ldr	r3, [r4, #8]
 8004d8a:	1b9b      	subs	r3, r3, r6
 8004d8c:	60a3      	str	r3, [r4, #8]
 8004d8e:	6823      	ldr	r3, [r4, #0]
 8004d90:	4433      	add	r3, r6
 8004d92:	6023      	str	r3, [r4, #0]
 8004d94:	2000      	movs	r0, #0
 8004d96:	e7db      	b.n	8004d50 <__ssputs_r+0x58>
 8004d98:	462a      	mov	r2, r5
 8004d9a:	f000 fba5 	bl	80054e8 <_realloc_r>
 8004d9e:	4606      	mov	r6, r0
 8004da0:	2800      	cmp	r0, #0
 8004da2:	d1e1      	bne.n	8004d68 <__ssputs_r+0x70>
 8004da4:	6921      	ldr	r1, [r4, #16]
 8004da6:	4650      	mov	r0, sl
 8004da8:	f000 fabe 	bl	8005328 <_free_r>
 8004dac:	e7c7      	b.n	8004d3e <__ssputs_r+0x46>
	...

08004db0 <_svfiprintf_r>:
 8004db0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004db4:	4698      	mov	r8, r3
 8004db6:	898b      	ldrh	r3, [r1, #12]
 8004db8:	061b      	lsls	r3, r3, #24
 8004dba:	b09d      	sub	sp, #116	; 0x74
 8004dbc:	4607      	mov	r7, r0
 8004dbe:	460d      	mov	r5, r1
 8004dc0:	4614      	mov	r4, r2
 8004dc2:	d50e      	bpl.n	8004de2 <_svfiprintf_r+0x32>
 8004dc4:	690b      	ldr	r3, [r1, #16]
 8004dc6:	b963      	cbnz	r3, 8004de2 <_svfiprintf_r+0x32>
 8004dc8:	2140      	movs	r1, #64	; 0x40
 8004dca:	f000 fb19 	bl	8005400 <_malloc_r>
 8004dce:	6028      	str	r0, [r5, #0]
 8004dd0:	6128      	str	r0, [r5, #16]
 8004dd2:	b920      	cbnz	r0, 8004dde <_svfiprintf_r+0x2e>
 8004dd4:	230c      	movs	r3, #12
 8004dd6:	603b      	str	r3, [r7, #0]
 8004dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8004ddc:	e0d1      	b.n	8004f82 <_svfiprintf_r+0x1d2>
 8004dde:	2340      	movs	r3, #64	; 0x40
 8004de0:	616b      	str	r3, [r5, #20]
 8004de2:	2300      	movs	r3, #0
 8004de4:	9309      	str	r3, [sp, #36]	; 0x24
 8004de6:	2320      	movs	r3, #32
 8004de8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004dec:	f8cd 800c 	str.w	r8, [sp, #12]
 8004df0:	2330      	movs	r3, #48	; 0x30
 8004df2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004f9c <_svfiprintf_r+0x1ec>
 8004df6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004dfa:	f04f 0901 	mov.w	r9, #1
 8004dfe:	4623      	mov	r3, r4
 8004e00:	469a      	mov	sl, r3
 8004e02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e06:	b10a      	cbz	r2, 8004e0c <_svfiprintf_r+0x5c>
 8004e08:	2a25      	cmp	r2, #37	; 0x25
 8004e0a:	d1f9      	bne.n	8004e00 <_svfiprintf_r+0x50>
 8004e0c:	ebba 0b04 	subs.w	fp, sl, r4
 8004e10:	d00b      	beq.n	8004e2a <_svfiprintf_r+0x7a>
 8004e12:	465b      	mov	r3, fp
 8004e14:	4622      	mov	r2, r4
 8004e16:	4629      	mov	r1, r5
 8004e18:	4638      	mov	r0, r7
 8004e1a:	f7ff ff6d 	bl	8004cf8 <__ssputs_r>
 8004e1e:	3001      	adds	r0, #1
 8004e20:	f000 80aa 	beq.w	8004f78 <_svfiprintf_r+0x1c8>
 8004e24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e26:	445a      	add	r2, fp
 8004e28:	9209      	str	r2, [sp, #36]	; 0x24
 8004e2a:	f89a 3000 	ldrb.w	r3, [sl]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	f000 80a2 	beq.w	8004f78 <_svfiprintf_r+0x1c8>
 8004e34:	2300      	movs	r3, #0
 8004e36:	f04f 32ff 	mov.w	r2, #4294967295
 8004e3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e3e:	f10a 0a01 	add.w	sl, sl, #1
 8004e42:	9304      	str	r3, [sp, #16]
 8004e44:	9307      	str	r3, [sp, #28]
 8004e46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004e4a:	931a      	str	r3, [sp, #104]	; 0x68
 8004e4c:	4654      	mov	r4, sl
 8004e4e:	2205      	movs	r2, #5
 8004e50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e54:	4851      	ldr	r0, [pc, #324]	; (8004f9c <_svfiprintf_r+0x1ec>)
 8004e56:	f7fb f9fb 	bl	8000250 <memchr>
 8004e5a:	9a04      	ldr	r2, [sp, #16]
 8004e5c:	b9d8      	cbnz	r0, 8004e96 <_svfiprintf_r+0xe6>
 8004e5e:	06d0      	lsls	r0, r2, #27
 8004e60:	bf44      	itt	mi
 8004e62:	2320      	movmi	r3, #32
 8004e64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004e68:	0711      	lsls	r1, r2, #28
 8004e6a:	bf44      	itt	mi
 8004e6c:	232b      	movmi	r3, #43	; 0x2b
 8004e6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004e72:	f89a 3000 	ldrb.w	r3, [sl]
 8004e76:	2b2a      	cmp	r3, #42	; 0x2a
 8004e78:	d015      	beq.n	8004ea6 <_svfiprintf_r+0xf6>
 8004e7a:	9a07      	ldr	r2, [sp, #28]
 8004e7c:	4654      	mov	r4, sl
 8004e7e:	2000      	movs	r0, #0
 8004e80:	f04f 0c0a 	mov.w	ip, #10
 8004e84:	4621      	mov	r1, r4
 8004e86:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e8a:	3b30      	subs	r3, #48	; 0x30
 8004e8c:	2b09      	cmp	r3, #9
 8004e8e:	d94e      	bls.n	8004f2e <_svfiprintf_r+0x17e>
 8004e90:	b1b0      	cbz	r0, 8004ec0 <_svfiprintf_r+0x110>
 8004e92:	9207      	str	r2, [sp, #28]
 8004e94:	e014      	b.n	8004ec0 <_svfiprintf_r+0x110>
 8004e96:	eba0 0308 	sub.w	r3, r0, r8
 8004e9a:	fa09 f303 	lsl.w	r3, r9, r3
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	9304      	str	r3, [sp, #16]
 8004ea2:	46a2      	mov	sl, r4
 8004ea4:	e7d2      	b.n	8004e4c <_svfiprintf_r+0x9c>
 8004ea6:	9b03      	ldr	r3, [sp, #12]
 8004ea8:	1d19      	adds	r1, r3, #4
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	9103      	str	r1, [sp, #12]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	bfbb      	ittet	lt
 8004eb2:	425b      	neglt	r3, r3
 8004eb4:	f042 0202 	orrlt.w	r2, r2, #2
 8004eb8:	9307      	strge	r3, [sp, #28]
 8004eba:	9307      	strlt	r3, [sp, #28]
 8004ebc:	bfb8      	it	lt
 8004ebe:	9204      	strlt	r2, [sp, #16]
 8004ec0:	7823      	ldrb	r3, [r4, #0]
 8004ec2:	2b2e      	cmp	r3, #46	; 0x2e
 8004ec4:	d10c      	bne.n	8004ee0 <_svfiprintf_r+0x130>
 8004ec6:	7863      	ldrb	r3, [r4, #1]
 8004ec8:	2b2a      	cmp	r3, #42	; 0x2a
 8004eca:	d135      	bne.n	8004f38 <_svfiprintf_r+0x188>
 8004ecc:	9b03      	ldr	r3, [sp, #12]
 8004ece:	1d1a      	adds	r2, r3, #4
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	9203      	str	r2, [sp, #12]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	bfb8      	it	lt
 8004ed8:	f04f 33ff 	movlt.w	r3, #4294967295
 8004edc:	3402      	adds	r4, #2
 8004ede:	9305      	str	r3, [sp, #20]
 8004ee0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004fac <_svfiprintf_r+0x1fc>
 8004ee4:	7821      	ldrb	r1, [r4, #0]
 8004ee6:	2203      	movs	r2, #3
 8004ee8:	4650      	mov	r0, sl
 8004eea:	f7fb f9b1 	bl	8000250 <memchr>
 8004eee:	b140      	cbz	r0, 8004f02 <_svfiprintf_r+0x152>
 8004ef0:	2340      	movs	r3, #64	; 0x40
 8004ef2:	eba0 000a 	sub.w	r0, r0, sl
 8004ef6:	fa03 f000 	lsl.w	r0, r3, r0
 8004efa:	9b04      	ldr	r3, [sp, #16]
 8004efc:	4303      	orrs	r3, r0
 8004efe:	3401      	adds	r4, #1
 8004f00:	9304      	str	r3, [sp, #16]
 8004f02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f06:	4826      	ldr	r0, [pc, #152]	; (8004fa0 <_svfiprintf_r+0x1f0>)
 8004f08:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004f0c:	2206      	movs	r2, #6
 8004f0e:	f7fb f99f 	bl	8000250 <memchr>
 8004f12:	2800      	cmp	r0, #0
 8004f14:	d038      	beq.n	8004f88 <_svfiprintf_r+0x1d8>
 8004f16:	4b23      	ldr	r3, [pc, #140]	; (8004fa4 <_svfiprintf_r+0x1f4>)
 8004f18:	bb1b      	cbnz	r3, 8004f62 <_svfiprintf_r+0x1b2>
 8004f1a:	9b03      	ldr	r3, [sp, #12]
 8004f1c:	3307      	adds	r3, #7
 8004f1e:	f023 0307 	bic.w	r3, r3, #7
 8004f22:	3308      	adds	r3, #8
 8004f24:	9303      	str	r3, [sp, #12]
 8004f26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f28:	4433      	add	r3, r6
 8004f2a:	9309      	str	r3, [sp, #36]	; 0x24
 8004f2c:	e767      	b.n	8004dfe <_svfiprintf_r+0x4e>
 8004f2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004f32:	460c      	mov	r4, r1
 8004f34:	2001      	movs	r0, #1
 8004f36:	e7a5      	b.n	8004e84 <_svfiprintf_r+0xd4>
 8004f38:	2300      	movs	r3, #0
 8004f3a:	3401      	adds	r4, #1
 8004f3c:	9305      	str	r3, [sp, #20]
 8004f3e:	4619      	mov	r1, r3
 8004f40:	f04f 0c0a 	mov.w	ip, #10
 8004f44:	4620      	mov	r0, r4
 8004f46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f4a:	3a30      	subs	r2, #48	; 0x30
 8004f4c:	2a09      	cmp	r2, #9
 8004f4e:	d903      	bls.n	8004f58 <_svfiprintf_r+0x1a8>
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d0c5      	beq.n	8004ee0 <_svfiprintf_r+0x130>
 8004f54:	9105      	str	r1, [sp, #20]
 8004f56:	e7c3      	b.n	8004ee0 <_svfiprintf_r+0x130>
 8004f58:	fb0c 2101 	mla	r1, ip, r1, r2
 8004f5c:	4604      	mov	r4, r0
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e7f0      	b.n	8004f44 <_svfiprintf_r+0x194>
 8004f62:	ab03      	add	r3, sp, #12
 8004f64:	9300      	str	r3, [sp, #0]
 8004f66:	462a      	mov	r2, r5
 8004f68:	4b0f      	ldr	r3, [pc, #60]	; (8004fa8 <_svfiprintf_r+0x1f8>)
 8004f6a:	a904      	add	r1, sp, #16
 8004f6c:	4638      	mov	r0, r7
 8004f6e:	f3af 8000 	nop.w
 8004f72:	1c42      	adds	r2, r0, #1
 8004f74:	4606      	mov	r6, r0
 8004f76:	d1d6      	bne.n	8004f26 <_svfiprintf_r+0x176>
 8004f78:	89ab      	ldrh	r3, [r5, #12]
 8004f7a:	065b      	lsls	r3, r3, #25
 8004f7c:	f53f af2c 	bmi.w	8004dd8 <_svfiprintf_r+0x28>
 8004f80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004f82:	b01d      	add	sp, #116	; 0x74
 8004f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f88:	ab03      	add	r3, sp, #12
 8004f8a:	9300      	str	r3, [sp, #0]
 8004f8c:	462a      	mov	r2, r5
 8004f8e:	4b06      	ldr	r3, [pc, #24]	; (8004fa8 <_svfiprintf_r+0x1f8>)
 8004f90:	a904      	add	r1, sp, #16
 8004f92:	4638      	mov	r0, r7
 8004f94:	f000 f87a 	bl	800508c <_printf_i>
 8004f98:	e7eb      	b.n	8004f72 <_svfiprintf_r+0x1c2>
 8004f9a:	bf00      	nop
 8004f9c:	080055d8 	.word	0x080055d8
 8004fa0:	080055e2 	.word	0x080055e2
 8004fa4:	00000000 	.word	0x00000000
 8004fa8:	08004cf9 	.word	0x08004cf9
 8004fac:	080055de 	.word	0x080055de

08004fb0 <_printf_common>:
 8004fb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fb4:	4616      	mov	r6, r2
 8004fb6:	4699      	mov	r9, r3
 8004fb8:	688a      	ldr	r2, [r1, #8]
 8004fba:	690b      	ldr	r3, [r1, #16]
 8004fbc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	bfb8      	it	lt
 8004fc4:	4613      	movlt	r3, r2
 8004fc6:	6033      	str	r3, [r6, #0]
 8004fc8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004fcc:	4607      	mov	r7, r0
 8004fce:	460c      	mov	r4, r1
 8004fd0:	b10a      	cbz	r2, 8004fd6 <_printf_common+0x26>
 8004fd2:	3301      	adds	r3, #1
 8004fd4:	6033      	str	r3, [r6, #0]
 8004fd6:	6823      	ldr	r3, [r4, #0]
 8004fd8:	0699      	lsls	r1, r3, #26
 8004fda:	bf42      	ittt	mi
 8004fdc:	6833      	ldrmi	r3, [r6, #0]
 8004fde:	3302      	addmi	r3, #2
 8004fe0:	6033      	strmi	r3, [r6, #0]
 8004fe2:	6825      	ldr	r5, [r4, #0]
 8004fe4:	f015 0506 	ands.w	r5, r5, #6
 8004fe8:	d106      	bne.n	8004ff8 <_printf_common+0x48>
 8004fea:	f104 0a19 	add.w	sl, r4, #25
 8004fee:	68e3      	ldr	r3, [r4, #12]
 8004ff0:	6832      	ldr	r2, [r6, #0]
 8004ff2:	1a9b      	subs	r3, r3, r2
 8004ff4:	42ab      	cmp	r3, r5
 8004ff6:	dc26      	bgt.n	8005046 <_printf_common+0x96>
 8004ff8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004ffc:	1e13      	subs	r3, r2, #0
 8004ffe:	6822      	ldr	r2, [r4, #0]
 8005000:	bf18      	it	ne
 8005002:	2301      	movne	r3, #1
 8005004:	0692      	lsls	r2, r2, #26
 8005006:	d42b      	bmi.n	8005060 <_printf_common+0xb0>
 8005008:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800500c:	4649      	mov	r1, r9
 800500e:	4638      	mov	r0, r7
 8005010:	47c0      	blx	r8
 8005012:	3001      	adds	r0, #1
 8005014:	d01e      	beq.n	8005054 <_printf_common+0xa4>
 8005016:	6823      	ldr	r3, [r4, #0]
 8005018:	68e5      	ldr	r5, [r4, #12]
 800501a:	6832      	ldr	r2, [r6, #0]
 800501c:	f003 0306 	and.w	r3, r3, #6
 8005020:	2b04      	cmp	r3, #4
 8005022:	bf08      	it	eq
 8005024:	1aad      	subeq	r5, r5, r2
 8005026:	68a3      	ldr	r3, [r4, #8]
 8005028:	6922      	ldr	r2, [r4, #16]
 800502a:	bf0c      	ite	eq
 800502c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005030:	2500      	movne	r5, #0
 8005032:	4293      	cmp	r3, r2
 8005034:	bfc4      	itt	gt
 8005036:	1a9b      	subgt	r3, r3, r2
 8005038:	18ed      	addgt	r5, r5, r3
 800503a:	2600      	movs	r6, #0
 800503c:	341a      	adds	r4, #26
 800503e:	42b5      	cmp	r5, r6
 8005040:	d11a      	bne.n	8005078 <_printf_common+0xc8>
 8005042:	2000      	movs	r0, #0
 8005044:	e008      	b.n	8005058 <_printf_common+0xa8>
 8005046:	2301      	movs	r3, #1
 8005048:	4652      	mov	r2, sl
 800504a:	4649      	mov	r1, r9
 800504c:	4638      	mov	r0, r7
 800504e:	47c0      	blx	r8
 8005050:	3001      	adds	r0, #1
 8005052:	d103      	bne.n	800505c <_printf_common+0xac>
 8005054:	f04f 30ff 	mov.w	r0, #4294967295
 8005058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800505c:	3501      	adds	r5, #1
 800505e:	e7c6      	b.n	8004fee <_printf_common+0x3e>
 8005060:	18e1      	adds	r1, r4, r3
 8005062:	1c5a      	adds	r2, r3, #1
 8005064:	2030      	movs	r0, #48	; 0x30
 8005066:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800506a:	4422      	add	r2, r4
 800506c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005070:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005074:	3302      	adds	r3, #2
 8005076:	e7c7      	b.n	8005008 <_printf_common+0x58>
 8005078:	2301      	movs	r3, #1
 800507a:	4622      	mov	r2, r4
 800507c:	4649      	mov	r1, r9
 800507e:	4638      	mov	r0, r7
 8005080:	47c0      	blx	r8
 8005082:	3001      	adds	r0, #1
 8005084:	d0e6      	beq.n	8005054 <_printf_common+0xa4>
 8005086:	3601      	adds	r6, #1
 8005088:	e7d9      	b.n	800503e <_printf_common+0x8e>
	...

0800508c <_printf_i>:
 800508c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005090:	7e0f      	ldrb	r7, [r1, #24]
 8005092:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005094:	2f78      	cmp	r7, #120	; 0x78
 8005096:	4691      	mov	r9, r2
 8005098:	4680      	mov	r8, r0
 800509a:	460c      	mov	r4, r1
 800509c:	469a      	mov	sl, r3
 800509e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80050a2:	d807      	bhi.n	80050b4 <_printf_i+0x28>
 80050a4:	2f62      	cmp	r7, #98	; 0x62
 80050a6:	d80a      	bhi.n	80050be <_printf_i+0x32>
 80050a8:	2f00      	cmp	r7, #0
 80050aa:	f000 80d8 	beq.w	800525e <_printf_i+0x1d2>
 80050ae:	2f58      	cmp	r7, #88	; 0x58
 80050b0:	f000 80a3 	beq.w	80051fa <_printf_i+0x16e>
 80050b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80050b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80050bc:	e03a      	b.n	8005134 <_printf_i+0xa8>
 80050be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80050c2:	2b15      	cmp	r3, #21
 80050c4:	d8f6      	bhi.n	80050b4 <_printf_i+0x28>
 80050c6:	a101      	add	r1, pc, #4	; (adr r1, 80050cc <_printf_i+0x40>)
 80050c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80050cc:	08005125 	.word	0x08005125
 80050d0:	08005139 	.word	0x08005139
 80050d4:	080050b5 	.word	0x080050b5
 80050d8:	080050b5 	.word	0x080050b5
 80050dc:	080050b5 	.word	0x080050b5
 80050e0:	080050b5 	.word	0x080050b5
 80050e4:	08005139 	.word	0x08005139
 80050e8:	080050b5 	.word	0x080050b5
 80050ec:	080050b5 	.word	0x080050b5
 80050f0:	080050b5 	.word	0x080050b5
 80050f4:	080050b5 	.word	0x080050b5
 80050f8:	08005245 	.word	0x08005245
 80050fc:	08005169 	.word	0x08005169
 8005100:	08005227 	.word	0x08005227
 8005104:	080050b5 	.word	0x080050b5
 8005108:	080050b5 	.word	0x080050b5
 800510c:	08005267 	.word	0x08005267
 8005110:	080050b5 	.word	0x080050b5
 8005114:	08005169 	.word	0x08005169
 8005118:	080050b5 	.word	0x080050b5
 800511c:	080050b5 	.word	0x080050b5
 8005120:	0800522f 	.word	0x0800522f
 8005124:	682b      	ldr	r3, [r5, #0]
 8005126:	1d1a      	adds	r2, r3, #4
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	602a      	str	r2, [r5, #0]
 800512c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005130:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005134:	2301      	movs	r3, #1
 8005136:	e0a3      	b.n	8005280 <_printf_i+0x1f4>
 8005138:	6820      	ldr	r0, [r4, #0]
 800513a:	6829      	ldr	r1, [r5, #0]
 800513c:	0606      	lsls	r6, r0, #24
 800513e:	f101 0304 	add.w	r3, r1, #4
 8005142:	d50a      	bpl.n	800515a <_printf_i+0xce>
 8005144:	680e      	ldr	r6, [r1, #0]
 8005146:	602b      	str	r3, [r5, #0]
 8005148:	2e00      	cmp	r6, #0
 800514a:	da03      	bge.n	8005154 <_printf_i+0xc8>
 800514c:	232d      	movs	r3, #45	; 0x2d
 800514e:	4276      	negs	r6, r6
 8005150:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005154:	485e      	ldr	r0, [pc, #376]	; (80052d0 <_printf_i+0x244>)
 8005156:	230a      	movs	r3, #10
 8005158:	e019      	b.n	800518e <_printf_i+0x102>
 800515a:	680e      	ldr	r6, [r1, #0]
 800515c:	602b      	str	r3, [r5, #0]
 800515e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005162:	bf18      	it	ne
 8005164:	b236      	sxthne	r6, r6
 8005166:	e7ef      	b.n	8005148 <_printf_i+0xbc>
 8005168:	682b      	ldr	r3, [r5, #0]
 800516a:	6820      	ldr	r0, [r4, #0]
 800516c:	1d19      	adds	r1, r3, #4
 800516e:	6029      	str	r1, [r5, #0]
 8005170:	0601      	lsls	r1, r0, #24
 8005172:	d501      	bpl.n	8005178 <_printf_i+0xec>
 8005174:	681e      	ldr	r6, [r3, #0]
 8005176:	e002      	b.n	800517e <_printf_i+0xf2>
 8005178:	0646      	lsls	r6, r0, #25
 800517a:	d5fb      	bpl.n	8005174 <_printf_i+0xe8>
 800517c:	881e      	ldrh	r6, [r3, #0]
 800517e:	4854      	ldr	r0, [pc, #336]	; (80052d0 <_printf_i+0x244>)
 8005180:	2f6f      	cmp	r7, #111	; 0x6f
 8005182:	bf0c      	ite	eq
 8005184:	2308      	moveq	r3, #8
 8005186:	230a      	movne	r3, #10
 8005188:	2100      	movs	r1, #0
 800518a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800518e:	6865      	ldr	r5, [r4, #4]
 8005190:	60a5      	str	r5, [r4, #8]
 8005192:	2d00      	cmp	r5, #0
 8005194:	bfa2      	ittt	ge
 8005196:	6821      	ldrge	r1, [r4, #0]
 8005198:	f021 0104 	bicge.w	r1, r1, #4
 800519c:	6021      	strge	r1, [r4, #0]
 800519e:	b90e      	cbnz	r6, 80051a4 <_printf_i+0x118>
 80051a0:	2d00      	cmp	r5, #0
 80051a2:	d04d      	beq.n	8005240 <_printf_i+0x1b4>
 80051a4:	4615      	mov	r5, r2
 80051a6:	fbb6 f1f3 	udiv	r1, r6, r3
 80051aa:	fb03 6711 	mls	r7, r3, r1, r6
 80051ae:	5dc7      	ldrb	r7, [r0, r7]
 80051b0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80051b4:	4637      	mov	r7, r6
 80051b6:	42bb      	cmp	r3, r7
 80051b8:	460e      	mov	r6, r1
 80051ba:	d9f4      	bls.n	80051a6 <_printf_i+0x11a>
 80051bc:	2b08      	cmp	r3, #8
 80051be:	d10b      	bne.n	80051d8 <_printf_i+0x14c>
 80051c0:	6823      	ldr	r3, [r4, #0]
 80051c2:	07de      	lsls	r6, r3, #31
 80051c4:	d508      	bpl.n	80051d8 <_printf_i+0x14c>
 80051c6:	6923      	ldr	r3, [r4, #16]
 80051c8:	6861      	ldr	r1, [r4, #4]
 80051ca:	4299      	cmp	r1, r3
 80051cc:	bfde      	ittt	le
 80051ce:	2330      	movle	r3, #48	; 0x30
 80051d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80051d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80051d8:	1b52      	subs	r2, r2, r5
 80051da:	6122      	str	r2, [r4, #16]
 80051dc:	f8cd a000 	str.w	sl, [sp]
 80051e0:	464b      	mov	r3, r9
 80051e2:	aa03      	add	r2, sp, #12
 80051e4:	4621      	mov	r1, r4
 80051e6:	4640      	mov	r0, r8
 80051e8:	f7ff fee2 	bl	8004fb0 <_printf_common>
 80051ec:	3001      	adds	r0, #1
 80051ee:	d14c      	bne.n	800528a <_printf_i+0x1fe>
 80051f0:	f04f 30ff 	mov.w	r0, #4294967295
 80051f4:	b004      	add	sp, #16
 80051f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051fa:	4835      	ldr	r0, [pc, #212]	; (80052d0 <_printf_i+0x244>)
 80051fc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005200:	6829      	ldr	r1, [r5, #0]
 8005202:	6823      	ldr	r3, [r4, #0]
 8005204:	f851 6b04 	ldr.w	r6, [r1], #4
 8005208:	6029      	str	r1, [r5, #0]
 800520a:	061d      	lsls	r5, r3, #24
 800520c:	d514      	bpl.n	8005238 <_printf_i+0x1ac>
 800520e:	07df      	lsls	r7, r3, #31
 8005210:	bf44      	itt	mi
 8005212:	f043 0320 	orrmi.w	r3, r3, #32
 8005216:	6023      	strmi	r3, [r4, #0]
 8005218:	b91e      	cbnz	r6, 8005222 <_printf_i+0x196>
 800521a:	6823      	ldr	r3, [r4, #0]
 800521c:	f023 0320 	bic.w	r3, r3, #32
 8005220:	6023      	str	r3, [r4, #0]
 8005222:	2310      	movs	r3, #16
 8005224:	e7b0      	b.n	8005188 <_printf_i+0xfc>
 8005226:	6823      	ldr	r3, [r4, #0]
 8005228:	f043 0320 	orr.w	r3, r3, #32
 800522c:	6023      	str	r3, [r4, #0]
 800522e:	2378      	movs	r3, #120	; 0x78
 8005230:	4828      	ldr	r0, [pc, #160]	; (80052d4 <_printf_i+0x248>)
 8005232:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005236:	e7e3      	b.n	8005200 <_printf_i+0x174>
 8005238:	0659      	lsls	r1, r3, #25
 800523a:	bf48      	it	mi
 800523c:	b2b6      	uxthmi	r6, r6
 800523e:	e7e6      	b.n	800520e <_printf_i+0x182>
 8005240:	4615      	mov	r5, r2
 8005242:	e7bb      	b.n	80051bc <_printf_i+0x130>
 8005244:	682b      	ldr	r3, [r5, #0]
 8005246:	6826      	ldr	r6, [r4, #0]
 8005248:	6961      	ldr	r1, [r4, #20]
 800524a:	1d18      	adds	r0, r3, #4
 800524c:	6028      	str	r0, [r5, #0]
 800524e:	0635      	lsls	r5, r6, #24
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	d501      	bpl.n	8005258 <_printf_i+0x1cc>
 8005254:	6019      	str	r1, [r3, #0]
 8005256:	e002      	b.n	800525e <_printf_i+0x1d2>
 8005258:	0670      	lsls	r0, r6, #25
 800525a:	d5fb      	bpl.n	8005254 <_printf_i+0x1c8>
 800525c:	8019      	strh	r1, [r3, #0]
 800525e:	2300      	movs	r3, #0
 8005260:	6123      	str	r3, [r4, #16]
 8005262:	4615      	mov	r5, r2
 8005264:	e7ba      	b.n	80051dc <_printf_i+0x150>
 8005266:	682b      	ldr	r3, [r5, #0]
 8005268:	1d1a      	adds	r2, r3, #4
 800526a:	602a      	str	r2, [r5, #0]
 800526c:	681d      	ldr	r5, [r3, #0]
 800526e:	6862      	ldr	r2, [r4, #4]
 8005270:	2100      	movs	r1, #0
 8005272:	4628      	mov	r0, r5
 8005274:	f7fa ffec 	bl	8000250 <memchr>
 8005278:	b108      	cbz	r0, 800527e <_printf_i+0x1f2>
 800527a:	1b40      	subs	r0, r0, r5
 800527c:	6060      	str	r0, [r4, #4]
 800527e:	6863      	ldr	r3, [r4, #4]
 8005280:	6123      	str	r3, [r4, #16]
 8005282:	2300      	movs	r3, #0
 8005284:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005288:	e7a8      	b.n	80051dc <_printf_i+0x150>
 800528a:	6923      	ldr	r3, [r4, #16]
 800528c:	462a      	mov	r2, r5
 800528e:	4649      	mov	r1, r9
 8005290:	4640      	mov	r0, r8
 8005292:	47d0      	blx	sl
 8005294:	3001      	adds	r0, #1
 8005296:	d0ab      	beq.n	80051f0 <_printf_i+0x164>
 8005298:	6823      	ldr	r3, [r4, #0]
 800529a:	079b      	lsls	r3, r3, #30
 800529c:	d413      	bmi.n	80052c6 <_printf_i+0x23a>
 800529e:	68e0      	ldr	r0, [r4, #12]
 80052a0:	9b03      	ldr	r3, [sp, #12]
 80052a2:	4298      	cmp	r0, r3
 80052a4:	bfb8      	it	lt
 80052a6:	4618      	movlt	r0, r3
 80052a8:	e7a4      	b.n	80051f4 <_printf_i+0x168>
 80052aa:	2301      	movs	r3, #1
 80052ac:	4632      	mov	r2, r6
 80052ae:	4649      	mov	r1, r9
 80052b0:	4640      	mov	r0, r8
 80052b2:	47d0      	blx	sl
 80052b4:	3001      	adds	r0, #1
 80052b6:	d09b      	beq.n	80051f0 <_printf_i+0x164>
 80052b8:	3501      	adds	r5, #1
 80052ba:	68e3      	ldr	r3, [r4, #12]
 80052bc:	9903      	ldr	r1, [sp, #12]
 80052be:	1a5b      	subs	r3, r3, r1
 80052c0:	42ab      	cmp	r3, r5
 80052c2:	dcf2      	bgt.n	80052aa <_printf_i+0x21e>
 80052c4:	e7eb      	b.n	800529e <_printf_i+0x212>
 80052c6:	2500      	movs	r5, #0
 80052c8:	f104 0619 	add.w	r6, r4, #25
 80052cc:	e7f5      	b.n	80052ba <_printf_i+0x22e>
 80052ce:	bf00      	nop
 80052d0:	080055e9 	.word	0x080055e9
 80052d4:	080055fa 	.word	0x080055fa

080052d8 <memcpy>:
 80052d8:	440a      	add	r2, r1
 80052da:	4291      	cmp	r1, r2
 80052dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80052e0:	d100      	bne.n	80052e4 <memcpy+0xc>
 80052e2:	4770      	bx	lr
 80052e4:	b510      	push	{r4, lr}
 80052e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80052ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80052ee:	4291      	cmp	r1, r2
 80052f0:	d1f9      	bne.n	80052e6 <memcpy+0xe>
 80052f2:	bd10      	pop	{r4, pc}

080052f4 <memmove>:
 80052f4:	4288      	cmp	r0, r1
 80052f6:	b510      	push	{r4, lr}
 80052f8:	eb01 0402 	add.w	r4, r1, r2
 80052fc:	d902      	bls.n	8005304 <memmove+0x10>
 80052fe:	4284      	cmp	r4, r0
 8005300:	4623      	mov	r3, r4
 8005302:	d807      	bhi.n	8005314 <memmove+0x20>
 8005304:	1e43      	subs	r3, r0, #1
 8005306:	42a1      	cmp	r1, r4
 8005308:	d008      	beq.n	800531c <memmove+0x28>
 800530a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800530e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005312:	e7f8      	b.n	8005306 <memmove+0x12>
 8005314:	4402      	add	r2, r0
 8005316:	4601      	mov	r1, r0
 8005318:	428a      	cmp	r2, r1
 800531a:	d100      	bne.n	800531e <memmove+0x2a>
 800531c:	bd10      	pop	{r4, pc}
 800531e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005322:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005326:	e7f7      	b.n	8005318 <memmove+0x24>

08005328 <_free_r>:
 8005328:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800532a:	2900      	cmp	r1, #0
 800532c:	d044      	beq.n	80053b8 <_free_r+0x90>
 800532e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005332:	9001      	str	r0, [sp, #4]
 8005334:	2b00      	cmp	r3, #0
 8005336:	f1a1 0404 	sub.w	r4, r1, #4
 800533a:	bfb8      	it	lt
 800533c:	18e4      	addlt	r4, r4, r3
 800533e:	f000 f913 	bl	8005568 <__malloc_lock>
 8005342:	4a1e      	ldr	r2, [pc, #120]	; (80053bc <_free_r+0x94>)
 8005344:	9801      	ldr	r0, [sp, #4]
 8005346:	6813      	ldr	r3, [r2, #0]
 8005348:	b933      	cbnz	r3, 8005358 <_free_r+0x30>
 800534a:	6063      	str	r3, [r4, #4]
 800534c:	6014      	str	r4, [r2, #0]
 800534e:	b003      	add	sp, #12
 8005350:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005354:	f000 b90e 	b.w	8005574 <__malloc_unlock>
 8005358:	42a3      	cmp	r3, r4
 800535a:	d908      	bls.n	800536e <_free_r+0x46>
 800535c:	6825      	ldr	r5, [r4, #0]
 800535e:	1961      	adds	r1, r4, r5
 8005360:	428b      	cmp	r3, r1
 8005362:	bf01      	itttt	eq
 8005364:	6819      	ldreq	r1, [r3, #0]
 8005366:	685b      	ldreq	r3, [r3, #4]
 8005368:	1949      	addeq	r1, r1, r5
 800536a:	6021      	streq	r1, [r4, #0]
 800536c:	e7ed      	b.n	800534a <_free_r+0x22>
 800536e:	461a      	mov	r2, r3
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	b10b      	cbz	r3, 8005378 <_free_r+0x50>
 8005374:	42a3      	cmp	r3, r4
 8005376:	d9fa      	bls.n	800536e <_free_r+0x46>
 8005378:	6811      	ldr	r1, [r2, #0]
 800537a:	1855      	adds	r5, r2, r1
 800537c:	42a5      	cmp	r5, r4
 800537e:	d10b      	bne.n	8005398 <_free_r+0x70>
 8005380:	6824      	ldr	r4, [r4, #0]
 8005382:	4421      	add	r1, r4
 8005384:	1854      	adds	r4, r2, r1
 8005386:	42a3      	cmp	r3, r4
 8005388:	6011      	str	r1, [r2, #0]
 800538a:	d1e0      	bne.n	800534e <_free_r+0x26>
 800538c:	681c      	ldr	r4, [r3, #0]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	6053      	str	r3, [r2, #4]
 8005392:	4421      	add	r1, r4
 8005394:	6011      	str	r1, [r2, #0]
 8005396:	e7da      	b.n	800534e <_free_r+0x26>
 8005398:	d902      	bls.n	80053a0 <_free_r+0x78>
 800539a:	230c      	movs	r3, #12
 800539c:	6003      	str	r3, [r0, #0]
 800539e:	e7d6      	b.n	800534e <_free_r+0x26>
 80053a0:	6825      	ldr	r5, [r4, #0]
 80053a2:	1961      	adds	r1, r4, r5
 80053a4:	428b      	cmp	r3, r1
 80053a6:	bf04      	itt	eq
 80053a8:	6819      	ldreq	r1, [r3, #0]
 80053aa:	685b      	ldreq	r3, [r3, #4]
 80053ac:	6063      	str	r3, [r4, #4]
 80053ae:	bf04      	itt	eq
 80053b0:	1949      	addeq	r1, r1, r5
 80053b2:	6021      	streq	r1, [r4, #0]
 80053b4:	6054      	str	r4, [r2, #4]
 80053b6:	e7ca      	b.n	800534e <_free_r+0x26>
 80053b8:	b003      	add	sp, #12
 80053ba:	bd30      	pop	{r4, r5, pc}
 80053bc:	200008f0 	.word	0x200008f0

080053c0 <sbrk_aligned>:
 80053c0:	b570      	push	{r4, r5, r6, lr}
 80053c2:	4e0e      	ldr	r6, [pc, #56]	; (80053fc <sbrk_aligned+0x3c>)
 80053c4:	460c      	mov	r4, r1
 80053c6:	6831      	ldr	r1, [r6, #0]
 80053c8:	4605      	mov	r5, r0
 80053ca:	b911      	cbnz	r1, 80053d2 <sbrk_aligned+0x12>
 80053cc:	f000 f8bc 	bl	8005548 <_sbrk_r>
 80053d0:	6030      	str	r0, [r6, #0]
 80053d2:	4621      	mov	r1, r4
 80053d4:	4628      	mov	r0, r5
 80053d6:	f000 f8b7 	bl	8005548 <_sbrk_r>
 80053da:	1c43      	adds	r3, r0, #1
 80053dc:	d00a      	beq.n	80053f4 <sbrk_aligned+0x34>
 80053de:	1cc4      	adds	r4, r0, #3
 80053e0:	f024 0403 	bic.w	r4, r4, #3
 80053e4:	42a0      	cmp	r0, r4
 80053e6:	d007      	beq.n	80053f8 <sbrk_aligned+0x38>
 80053e8:	1a21      	subs	r1, r4, r0
 80053ea:	4628      	mov	r0, r5
 80053ec:	f000 f8ac 	bl	8005548 <_sbrk_r>
 80053f0:	3001      	adds	r0, #1
 80053f2:	d101      	bne.n	80053f8 <sbrk_aligned+0x38>
 80053f4:	f04f 34ff 	mov.w	r4, #4294967295
 80053f8:	4620      	mov	r0, r4
 80053fa:	bd70      	pop	{r4, r5, r6, pc}
 80053fc:	200008f4 	.word	0x200008f4

08005400 <_malloc_r>:
 8005400:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005404:	1ccd      	adds	r5, r1, #3
 8005406:	f025 0503 	bic.w	r5, r5, #3
 800540a:	3508      	adds	r5, #8
 800540c:	2d0c      	cmp	r5, #12
 800540e:	bf38      	it	cc
 8005410:	250c      	movcc	r5, #12
 8005412:	2d00      	cmp	r5, #0
 8005414:	4607      	mov	r7, r0
 8005416:	db01      	blt.n	800541c <_malloc_r+0x1c>
 8005418:	42a9      	cmp	r1, r5
 800541a:	d905      	bls.n	8005428 <_malloc_r+0x28>
 800541c:	230c      	movs	r3, #12
 800541e:	603b      	str	r3, [r7, #0]
 8005420:	2600      	movs	r6, #0
 8005422:	4630      	mov	r0, r6
 8005424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005428:	4e2e      	ldr	r6, [pc, #184]	; (80054e4 <_malloc_r+0xe4>)
 800542a:	f000 f89d 	bl	8005568 <__malloc_lock>
 800542e:	6833      	ldr	r3, [r6, #0]
 8005430:	461c      	mov	r4, r3
 8005432:	bb34      	cbnz	r4, 8005482 <_malloc_r+0x82>
 8005434:	4629      	mov	r1, r5
 8005436:	4638      	mov	r0, r7
 8005438:	f7ff ffc2 	bl	80053c0 <sbrk_aligned>
 800543c:	1c43      	adds	r3, r0, #1
 800543e:	4604      	mov	r4, r0
 8005440:	d14d      	bne.n	80054de <_malloc_r+0xde>
 8005442:	6834      	ldr	r4, [r6, #0]
 8005444:	4626      	mov	r6, r4
 8005446:	2e00      	cmp	r6, #0
 8005448:	d140      	bne.n	80054cc <_malloc_r+0xcc>
 800544a:	6823      	ldr	r3, [r4, #0]
 800544c:	4631      	mov	r1, r6
 800544e:	4638      	mov	r0, r7
 8005450:	eb04 0803 	add.w	r8, r4, r3
 8005454:	f000 f878 	bl	8005548 <_sbrk_r>
 8005458:	4580      	cmp	r8, r0
 800545a:	d13a      	bne.n	80054d2 <_malloc_r+0xd2>
 800545c:	6821      	ldr	r1, [r4, #0]
 800545e:	3503      	adds	r5, #3
 8005460:	1a6d      	subs	r5, r5, r1
 8005462:	f025 0503 	bic.w	r5, r5, #3
 8005466:	3508      	adds	r5, #8
 8005468:	2d0c      	cmp	r5, #12
 800546a:	bf38      	it	cc
 800546c:	250c      	movcc	r5, #12
 800546e:	4629      	mov	r1, r5
 8005470:	4638      	mov	r0, r7
 8005472:	f7ff ffa5 	bl	80053c0 <sbrk_aligned>
 8005476:	3001      	adds	r0, #1
 8005478:	d02b      	beq.n	80054d2 <_malloc_r+0xd2>
 800547a:	6823      	ldr	r3, [r4, #0]
 800547c:	442b      	add	r3, r5
 800547e:	6023      	str	r3, [r4, #0]
 8005480:	e00e      	b.n	80054a0 <_malloc_r+0xa0>
 8005482:	6822      	ldr	r2, [r4, #0]
 8005484:	1b52      	subs	r2, r2, r5
 8005486:	d41e      	bmi.n	80054c6 <_malloc_r+0xc6>
 8005488:	2a0b      	cmp	r2, #11
 800548a:	d916      	bls.n	80054ba <_malloc_r+0xba>
 800548c:	1961      	adds	r1, r4, r5
 800548e:	42a3      	cmp	r3, r4
 8005490:	6025      	str	r5, [r4, #0]
 8005492:	bf18      	it	ne
 8005494:	6059      	strne	r1, [r3, #4]
 8005496:	6863      	ldr	r3, [r4, #4]
 8005498:	bf08      	it	eq
 800549a:	6031      	streq	r1, [r6, #0]
 800549c:	5162      	str	r2, [r4, r5]
 800549e:	604b      	str	r3, [r1, #4]
 80054a0:	4638      	mov	r0, r7
 80054a2:	f104 060b 	add.w	r6, r4, #11
 80054a6:	f000 f865 	bl	8005574 <__malloc_unlock>
 80054aa:	f026 0607 	bic.w	r6, r6, #7
 80054ae:	1d23      	adds	r3, r4, #4
 80054b0:	1af2      	subs	r2, r6, r3
 80054b2:	d0b6      	beq.n	8005422 <_malloc_r+0x22>
 80054b4:	1b9b      	subs	r3, r3, r6
 80054b6:	50a3      	str	r3, [r4, r2]
 80054b8:	e7b3      	b.n	8005422 <_malloc_r+0x22>
 80054ba:	6862      	ldr	r2, [r4, #4]
 80054bc:	42a3      	cmp	r3, r4
 80054be:	bf0c      	ite	eq
 80054c0:	6032      	streq	r2, [r6, #0]
 80054c2:	605a      	strne	r2, [r3, #4]
 80054c4:	e7ec      	b.n	80054a0 <_malloc_r+0xa0>
 80054c6:	4623      	mov	r3, r4
 80054c8:	6864      	ldr	r4, [r4, #4]
 80054ca:	e7b2      	b.n	8005432 <_malloc_r+0x32>
 80054cc:	4634      	mov	r4, r6
 80054ce:	6876      	ldr	r6, [r6, #4]
 80054d0:	e7b9      	b.n	8005446 <_malloc_r+0x46>
 80054d2:	230c      	movs	r3, #12
 80054d4:	603b      	str	r3, [r7, #0]
 80054d6:	4638      	mov	r0, r7
 80054d8:	f000 f84c 	bl	8005574 <__malloc_unlock>
 80054dc:	e7a1      	b.n	8005422 <_malloc_r+0x22>
 80054de:	6025      	str	r5, [r4, #0]
 80054e0:	e7de      	b.n	80054a0 <_malloc_r+0xa0>
 80054e2:	bf00      	nop
 80054e4:	200008f0 	.word	0x200008f0

080054e8 <_realloc_r>:
 80054e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054ec:	4680      	mov	r8, r0
 80054ee:	4614      	mov	r4, r2
 80054f0:	460e      	mov	r6, r1
 80054f2:	b921      	cbnz	r1, 80054fe <_realloc_r+0x16>
 80054f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80054f8:	4611      	mov	r1, r2
 80054fa:	f7ff bf81 	b.w	8005400 <_malloc_r>
 80054fe:	b92a      	cbnz	r2, 800550c <_realloc_r+0x24>
 8005500:	f7ff ff12 	bl	8005328 <_free_r>
 8005504:	4625      	mov	r5, r4
 8005506:	4628      	mov	r0, r5
 8005508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800550c:	f000 f838 	bl	8005580 <_malloc_usable_size_r>
 8005510:	4284      	cmp	r4, r0
 8005512:	4607      	mov	r7, r0
 8005514:	d802      	bhi.n	800551c <_realloc_r+0x34>
 8005516:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800551a:	d812      	bhi.n	8005542 <_realloc_r+0x5a>
 800551c:	4621      	mov	r1, r4
 800551e:	4640      	mov	r0, r8
 8005520:	f7ff ff6e 	bl	8005400 <_malloc_r>
 8005524:	4605      	mov	r5, r0
 8005526:	2800      	cmp	r0, #0
 8005528:	d0ed      	beq.n	8005506 <_realloc_r+0x1e>
 800552a:	42bc      	cmp	r4, r7
 800552c:	4622      	mov	r2, r4
 800552e:	4631      	mov	r1, r6
 8005530:	bf28      	it	cs
 8005532:	463a      	movcs	r2, r7
 8005534:	f7ff fed0 	bl	80052d8 <memcpy>
 8005538:	4631      	mov	r1, r6
 800553a:	4640      	mov	r0, r8
 800553c:	f7ff fef4 	bl	8005328 <_free_r>
 8005540:	e7e1      	b.n	8005506 <_realloc_r+0x1e>
 8005542:	4635      	mov	r5, r6
 8005544:	e7df      	b.n	8005506 <_realloc_r+0x1e>
	...

08005548 <_sbrk_r>:
 8005548:	b538      	push	{r3, r4, r5, lr}
 800554a:	4d06      	ldr	r5, [pc, #24]	; (8005564 <_sbrk_r+0x1c>)
 800554c:	2300      	movs	r3, #0
 800554e:	4604      	mov	r4, r0
 8005550:	4608      	mov	r0, r1
 8005552:	602b      	str	r3, [r5, #0]
 8005554:	f7fb fb1c 	bl	8000b90 <_sbrk>
 8005558:	1c43      	adds	r3, r0, #1
 800555a:	d102      	bne.n	8005562 <_sbrk_r+0x1a>
 800555c:	682b      	ldr	r3, [r5, #0]
 800555e:	b103      	cbz	r3, 8005562 <_sbrk_r+0x1a>
 8005560:	6023      	str	r3, [r4, #0]
 8005562:	bd38      	pop	{r3, r4, r5, pc}
 8005564:	200008f8 	.word	0x200008f8

08005568 <__malloc_lock>:
 8005568:	4801      	ldr	r0, [pc, #4]	; (8005570 <__malloc_lock+0x8>)
 800556a:	f000 b811 	b.w	8005590 <__retarget_lock_acquire_recursive>
 800556e:	bf00      	nop
 8005570:	200008fc 	.word	0x200008fc

08005574 <__malloc_unlock>:
 8005574:	4801      	ldr	r0, [pc, #4]	; (800557c <__malloc_unlock+0x8>)
 8005576:	f000 b80c 	b.w	8005592 <__retarget_lock_release_recursive>
 800557a:	bf00      	nop
 800557c:	200008fc 	.word	0x200008fc

08005580 <_malloc_usable_size_r>:
 8005580:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005584:	1f18      	subs	r0, r3, #4
 8005586:	2b00      	cmp	r3, #0
 8005588:	bfbc      	itt	lt
 800558a:	580b      	ldrlt	r3, [r1, r0]
 800558c:	18c0      	addlt	r0, r0, r3
 800558e:	4770      	bx	lr

08005590 <__retarget_lock_acquire_recursive>:
 8005590:	4770      	bx	lr

08005592 <__retarget_lock_release_recursive>:
 8005592:	4770      	bx	lr

08005594 <_init>:
 8005594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005596:	bf00      	nop
 8005598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800559a:	bc08      	pop	{r3}
 800559c:	469e      	mov	lr, r3
 800559e:	4770      	bx	lr

080055a0 <_fini>:
 80055a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055a2:	bf00      	nop
 80055a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055a6:	bc08      	pop	{r3}
 80055a8:	469e      	mov	lr, r3
 80055aa:	4770      	bx	lr
