<profile>

<section name = "Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_j1'" level="0">
<item name = "Date">Sun Sep  3 07:05:27 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.424 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2307, 2307, 23.070 us, 23.070 us, 2307, 2307, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_j1">2305, 2305, 5, 3, 1, 768, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 272, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 83, -</column>
<column name="Register">-, -, 278, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln64_fu_150_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln65_fu_160_p2">+, 0, 0, 27, 20, 20</column>
<column name="and_ln66_fu_322_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln70_fu_304_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln79_fu_286_p2">and, 0, 0, 2, 1, 1</column>
<column name="v33_fu_310_p2">and, 0, 0, 2, 1, 1</column>
<column name="v38_fu_292_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln64_fu_144_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="icmp_ln66_1_fu_197_p2">icmp, 0, 0, 15, 23, 1</column>
<column name="icmp_ln66_fu_191_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln79_1_fu_270_p2">icmp, 0, 0, 15, 23, 1</column>
<column name="icmp_ln79_2_fu_233_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln79_fu_264_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="ifzero5_fu_171_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="or_ln66_fu_243_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln79_1_fu_282_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln79_fu_276_p2">or, 0, 0, 2, 1, 1</column>
<column name="max_W_d0">select, 0, 0, 32, 1, 32</column>
<column name="select_ln71_fu_316_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln80_fu_298_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln78_fu_213_p2">xor, 0, 0, 33, 32, 33</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j1_1">9, 2, 10, 20</column>
<column name="j1_fu_66">9, 2, 10, 20</column>
<column name="v31_fu_62">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln64_reg_361">10, 0, 10, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln64_reg_357">1, 0, 1, 0</column>
<column name="icmp_ln66_1_reg_386">1, 0, 1, 0</column>
<column name="icmp_ln66_reg_381">1, 0, 1, 0</column>
<column name="icmp_ln79_2_reg_414">1, 0, 1, 0</column>
<column name="ifzero5_reg_371">1, 0, 1, 0</column>
<column name="ifzero5_reg_371_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="j1_fu_66">10, 0, 10, 0</column>
<column name="max_W_addr_reg_352">10, 0, 10, 0</column>
<column name="max_W_addr_reg_352_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="or_ln66_reg_419">1, 0, 1, 0</column>
<column name="select_ln71_reg_434">32, 0, 32, 0</column>
<column name="select_ln80_reg_429">32, 0, 32, 0</column>
<column name="tmp_9_reg_424">1, 0, 1, 0</column>
<column name="v29_reg_401">32, 0, 32, 0</column>
<column name="v31_fu_62">32, 0, 32, 0</column>
<column name="v31_load_reg_392">32, 0, 32, 0</column>
<column name="v37_reg_408">32, 0, 32, 0</column>
<column name="v553_load_reg_375">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="grp_fu_622_p_din0">out, 32, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="grp_fu_622_p_din1">out, 32, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="grp_fu_622_p_opcode">out, 5, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="grp_fu_622_p_dout0">in, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="grp_fu_622_p_ce">out, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="grp_fu_626_p_din0">out, 32, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="grp_fu_626_p_din1">out, 32, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="grp_fu_626_p_opcode">out, 5, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="grp_fu_626_p_dout0">in, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="grp_fu_626_p_ce">out, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="grp_fu_630_p_din0">out, 32, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="grp_fu_630_p_din1">out, 32, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="grp_fu_630_p_opcode">out, 5, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="grp_fu_630_p_dout0">in, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="grp_fu_630_p_ce">out, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_j1, return value</column>
<column name="max_W_load">in, 32, ap_none, max_W_load, scalar</column>
<column name="max_W_address0">out, 10, ap_memory, max_W, array</column>
<column name="max_W_ce0">out, 1, ap_memory, max_W, array</column>
<column name="max_W_we0">out, 1, ap_memory, max_W, array</column>
<column name="max_W_d0">out, 32, ap_memory, max_W, array</column>
<column name="zext_ln63">in, 10, ap_none, zext_ln63, scalar</column>
<column name="sub_ln65">in, 20, ap_none, sub_ln65, scalar</column>
<column name="v553_address0">out, 20, ap_memory, v553, array</column>
<column name="v553_ce0">out, 1, ap_memory, v553, array</column>
<column name="v553_q0">in, 32, ap_memory, v553, array</column>
</table>
</item>
</section>
</profile>
