--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 274940 paths analyzed, 30038 endpoints analyzed, 1870 failing endpoints
 1870 timing errors detected. (0 setup errors, 1870 hold errors, 0 component switching limit errors)
 Minimum period is   9.900ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk000000c6 (SLICE_X36Y161.CIN), 864 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux_1 (FF)
  Destination:          tfm_inst/inst_subfp/blk000000c6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.900ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    tfm_inst/subfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux_1 to tfm_inst/inst_subfp/blk000000c6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y58.YQ      Tcko                  0.360   tfm_inst/CalculateVdd_mux1
                                                       tfm_inst/CalculateVdd_mux_1
    SLICE_X46Y83.G4      net (fanout=2)        1.011   tfm_inst/CalculateVdd_mux1
    SLICE_X46Y83.Y       Tilo                  0.195   tfm_inst/addfpb<26>43
                                                       tfm_inst/fixed2floata<0>21
    SLICE_X13Y153.F2     net (fanout=121)      4.624   tfm_inst/N287
    SLICE_X13Y153.X      Tilo                  0.194   tfm_inst/subfpa<13>19
                                                       tfm_inst/subfpa<13>19
    SLICE_X21Y156.F4     net (fanout=1)        0.817   tfm_inst/subfpa<13>19
    SLICE_X21Y156.X      Tilo                  0.194   tfm_inst/inst_subfp/sig00000017
                                                       tfm_inst/subfpa<13>31
    SLICE_X36Y159.G2     net (fanout=2)        1.432   tfm_inst/subfpa<13>
    SLICE_X36Y159.COUT   Topcyg                0.561   tfm_inst/inst_subfp/sig000003cd
                                                       tfm_inst/inst_subfp/blk000002a3
                                                       tfm_inst/inst_subfp/blk000000b8
    SLICE_X36Y160.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003cd
    SLICE_X36Y160.COUT   Tbyp                  0.089   tfm_inst/inst_subfp/sig000003cf
                                                       tfm_inst/inst_subfp/blk000000b7
                                                       tfm_inst/inst_subfp/blk000000b6
    SLICE_X36Y161.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003cf
    SLICE_X36Y161.CLK    Tcinck                0.423   tfm_inst/inst_subfp/sig000003e9
                                                       tfm_inst/inst_subfp/sig000003cf_rt
                                                       tfm_inst/inst_subfp/blk000000c6
    -------------------------------------------------  ---------------------------
    Total                                      9.900ns (2.016ns logic, 7.884ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux_1 (FF)
  Destination:          tfm_inst/inst_subfp/blk000000c6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.879ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    tfm_inst/subfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux_1 to tfm_inst/inst_subfp/blk000000c6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y58.YQ      Tcko                  0.360   tfm_inst/CalculateVdd_mux1
                                                       tfm_inst/CalculateVdd_mux_1
    SLICE_X46Y83.G4      net (fanout=2)        1.011   tfm_inst/CalculateVdd_mux1
    SLICE_X46Y83.Y       Tilo                  0.195   tfm_inst/addfpb<26>43
                                                       tfm_inst/fixed2floata<0>21
    SLICE_X8Y158.F2      net (fanout=121)      4.377   tfm_inst/N287
    SLICE_X8Y158.X       Tilo                  0.195   tfm_inst/subfpa<10>19
                                                       tfm_inst/subfpa<10>19
    SLICE_X20Y154.F3     net (fanout=1)        0.928   tfm_inst/subfpa<10>19
    SLICE_X20Y154.X      Tilo                  0.195   tfm_inst/inst_subfp/sig00000014
                                                       tfm_inst/subfpa<10>31
    SLICE_X36Y158.F2     net (fanout=2)        1.441   tfm_inst/subfpa<10>
    SLICE_X36Y158.COUT   Topcyf                0.576   tfm_inst/inst_subfp/sig000003cb
                                                       tfm_inst/inst_subfp/blk000002ac
                                                       tfm_inst/inst_subfp/blk000000bb
                                                       tfm_inst/inst_subfp/blk000000ba
    SLICE_X36Y159.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003cb
    SLICE_X36Y159.COUT   Tbyp                  0.089   tfm_inst/inst_subfp/sig000003cd
                                                       tfm_inst/inst_subfp/blk000000b9
                                                       tfm_inst/inst_subfp/blk000000b8
    SLICE_X36Y160.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003cd
    SLICE_X36Y160.COUT   Tbyp                  0.089   tfm_inst/inst_subfp/sig000003cf
                                                       tfm_inst/inst_subfp/blk000000b7
                                                       tfm_inst/inst_subfp/blk000000b6
    SLICE_X36Y161.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003cf
    SLICE_X36Y161.CLK    Tcinck                0.423   tfm_inst/inst_subfp/sig000003e9
                                                       tfm_inst/inst_subfp/sig000003cf_rt
                                                       tfm_inst/inst_subfp/blk000000c6
    -------------------------------------------------  ---------------------------
    Total                                      9.879ns (2.122ns logic, 7.757ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux_2 (FF)
  Destination:          tfm_inst/inst_subfp/blk000000c6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.853ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    tfm_inst/subfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux_2 to tfm_inst/inst_subfp/blk000000c6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y75.YQ      Tcko                  0.340   tfm_inst/CalculatePixOS_mux2
                                                       tfm_inst/CalculatePixOS_mux_2
    SLICE_X46Y83.G2      net (fanout=4)        0.984   tfm_inst/CalculatePixOS_mux2
    SLICE_X46Y83.Y       Tilo                  0.195   tfm_inst/addfpb<26>43
                                                       tfm_inst/fixed2floata<0>21
    SLICE_X13Y153.F2     net (fanout=121)      4.624   tfm_inst/N287
    SLICE_X13Y153.X      Tilo                  0.194   tfm_inst/subfpa<13>19
                                                       tfm_inst/subfpa<13>19
    SLICE_X21Y156.F4     net (fanout=1)        0.817   tfm_inst/subfpa<13>19
    SLICE_X21Y156.X      Tilo                  0.194   tfm_inst/inst_subfp/sig00000017
                                                       tfm_inst/subfpa<13>31
    SLICE_X36Y159.G2     net (fanout=2)        1.432   tfm_inst/subfpa<13>
    SLICE_X36Y159.COUT   Topcyg                0.561   tfm_inst/inst_subfp/sig000003cd
                                                       tfm_inst/inst_subfp/blk000002a3
                                                       tfm_inst/inst_subfp/blk000000b8
    SLICE_X36Y160.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003cd
    SLICE_X36Y160.COUT   Tbyp                  0.089   tfm_inst/inst_subfp/sig000003cf
                                                       tfm_inst/inst_subfp/blk000000b7
                                                       tfm_inst/inst_subfp/blk000000b6
    SLICE_X36Y161.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003cf
    SLICE_X36Y161.CLK    Tcinck                0.423   tfm_inst/inst_subfp/sig000003e9
                                                       tfm_inst/inst_subfp/sig000003cf_rt
                                                       tfm_inst/inst_subfp/blk000000c6
    -------------------------------------------------  ---------------------------
    Total                                      9.853ns (1.996ns logic, 7.857ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1_12 (SLICE_X72Y127.F3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_subfp/blk00000365 (FF)
  Destination:          tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.502ns (Levels of Logic = 3)
  Clock Path Skew:      -4.356ns (4.595 - 8.951)
  Source Clock:         tfm_inst/subfpclk rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_subfp/blk00000365 to tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y138.YQ     Tcko                  0.340   tfm_inst/subfpr<13>
                                                       tfm_inst/inst_subfp/blk00000365
    SLICE_X70Y146.G2     net (fanout=7)        3.268   tfm_inst/subfpr<12>
    SLICE_X70Y146.Y      Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/o_pixoscpsp0<13>
                                                       tfm_inst/CalculatePixOsCPSP_subfpr<12>1
    SLICE_X72Y127.G3     net (fanout=3)        1.076   tfm_inst/CalculatePixOsCPSP_subfpr<12>
    SLICE_X72Y127.Y      Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1<12>
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1_mux0000<12>4
    SLICE_X72Y127.F3     net (fanout=1)        0.213   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1_mux0000<12>4/O
    SLICE_X72Y127.CLK    Tfck                  0.215   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1<12>
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1_mux0000<12>11
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1_12
    -------------------------------------------------  ---------------------------
    Total                                      5.502ns (0.945ns logic, 4.557ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.598ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y60.YQ      Tcko                  0.360   tfm_inst/CalculatePixOsCPSP_run
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X70Y146.G1     net (fanout=628)      5.344   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X70Y146.Y      Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/o_pixoscpsp0<13>
                                                       tfm_inst/CalculatePixOsCPSP_subfpr<12>1
    SLICE_X72Y127.G3     net (fanout=3)        1.076   tfm_inst/CalculatePixOsCPSP_subfpr<12>
    SLICE_X72Y127.Y      Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1<12>
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1_mux0000<12>4
    SLICE_X72Y127.F3     net (fanout=1)        0.213   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1_mux0000<12>4/O
    SLICE_X72Y127.CLK    Tfck                  0.215   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1<12>
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1_mux0000<12>11
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1_12
    -------------------------------------------------  ---------------------------
    Total                                      7.598ns (0.965ns logic, 6.633ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_addfp/blk00000365 (FF)
  Destination:          tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.555ns (Levels of Logic = 3)
  Clock Path Skew:      -2.092ns (4.595 - 6.687)
  Source Clock:         tfm_inst/addfpclk rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_addfp/blk00000365 to tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y83.YQ      Tcko                  0.360   tfm_inst/addfpr<13>
                                                       tfm_inst/inst_addfp/blk00000365
    SLICE_X70Y105.G3     net (fanout=10)       2.313   tfm_inst/addfpr<12>
    SLICE_X70Y105.Y      Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/offcpsubpage1_ft<13>
                                                       tfm_inst/CalculatePixOsCPSP_addfpr<12>1
    SLICE_X72Y127.G4     net (fanout=2)        1.064   tfm_inst/CalculatePixOsCPSP_addfpr<12>
    SLICE_X72Y127.Y      Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1<12>
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1_mux0000<12>4
    SLICE_X72Y127.F3     net (fanout=1)        0.213   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1_mux0000<12>4/O
    SLICE_X72Y127.CLK    Tfck                  0.215   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1<12>
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1_mux0000<12>11
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fttmp1_12
    -------------------------------------------------  ---------------------------
    Total                                      4.555ns (0.965ns logic, 3.590ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/pixoscpsp0_ft_1 (SLICE_X48Y123.F1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_mulfp/blk000001a4 (FF)
  Destination:          tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/pixoscpsp0_ft_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.207ns (Levels of Logic = 2)
  Clock Path Skew:      -3.647ns (4.387 - 8.034)
  Source Clock:         tfm_inst/mulfpclk rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_mulfp/blk000001a4 to tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/pixoscpsp0_ft_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.XQ     Tcko                  0.360   tfm_inst/mulfpr<1>
                                                       tfm_inst/inst_mulfp/blk000001a4
    SLICE_X39Y150.F4     net (fanout=13)       3.317   tfm_inst/mulfpr<1>
    SLICE_X39Y150.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/pixgaincpsp0_ft<1>
                                                       tfm_inst/CalculatePixOsCPSP_mulfpr<1>1
    SLICE_X48Y123.F1     net (fanout=3)        2.121   tfm_inst/CalculatePixOsCPSP_mulfpr<1>
    SLICE_X48Y123.CLK    Tfck                  0.215   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/pixoscpsp0_ft<1>
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/pixoscpsp0_ft_mux0000<1>1
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/pixoscpsp0_ft_1
    -------------------------------------------------  ---------------------------
    Total                                      6.207ns (0.769ns logic, 5.438ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/pixoscpsp0_ft_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.778ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (1.732 - 1.747)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/pixoscpsp0_ft_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y60.YQ      Tcko                  0.360   tfm_inst/CalculatePixOsCPSP_run
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X39Y150.F3     net (fanout=628)      3.888   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X39Y150.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/pixgaincpsp0_ft<1>
                                                       tfm_inst/CalculatePixOsCPSP_mulfpr<1>1
    SLICE_X48Y123.F1     net (fanout=3)        2.121   tfm_inst/CalculatePixOsCPSP_mulfpr<1>
    SLICE_X48Y123.CLK    Tfck                  0.215   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/pixoscpsp0_ft<1>
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/pixoscpsp0_ft_mux0000<1>1
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/pixoscpsp0_ft_1
    -------------------------------------------------  ---------------------------
    Total                                      6.778ns (0.769ns logic, 6.009ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000214 (SLICE_X29Y136.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.941ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/subfpa_3 (FF)
  Destination:          tfm_inst/inst_subfp/blk00000214 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 1)
  Clock Path Skew:      4.441ns (8.954 - 4.513)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    tfm_inst/subfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/subfpa_3 to tfm_inst/inst_subfp/blk00000214
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y137.XQ     Tcko                  0.313   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/subfpa<3>
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/subfpa_3
    SLICE_X29Y136.F4     net (fanout=1)        0.308   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/subfpa<3>
    SLICE_X29Y136.CLK    Tckf        (-Th)     0.121   tfm_inst/inst_subfp/sig00000022
                                                       tfm_inst/subfpa<3>31
                                                       tfm_inst/inst_subfp/blk00000214
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.192ns logic, 0.308ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000217 (SLICE_X26Y143.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.932ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/subfpa_6 (FF)
  Destination:          tfm_inst/inst_subfp/blk00000217 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 1)
  Clock Path Skew:      4.418ns (8.971 - 4.553)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    tfm_inst/subfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/subfpa_6 to tfm_inst/inst_subfp/blk00000217
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y141.YQ     Tcko                  0.313   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/subfpa<7>
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/subfpa_6
    SLICE_X26Y143.F4     net (fanout=1)        0.314   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/subfpa<6>
    SLICE_X26Y143.CLK    Tckf        (-Th)     0.141   tfm_inst/inst_subfp/sig00000025
                                                       tfm_inst/subfpa<6>31
                                                       tfm_inst/inst_subfp/blk00000217
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.172ns logic, 0.314ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk0000021f (SLICE_X21Y161.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.888ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/subfpa_14 (FF)
  Destination:          tfm_inst/inst_subfp/blk0000021f (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.563ns (Levels of Logic = 1)
  Clock Path Skew:      4.451ns (9.038 - 4.587)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    tfm_inst/subfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/subfpa_14 to tfm_inst/inst_subfp/blk0000021f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y160.YQ     Tcko                  0.313   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/subfpa<15>
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/subfpa_14
    SLICE_X21Y161.F3     net (fanout=1)        0.371   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/subfpa<14>
    SLICE_X21Y161.CLK    Tckf        (-Th)     0.121   tfm_inst/inst_subfp/sig00000018
                                                       tfm_inst/subfpa<14>31
                                                       tfm_inst/inst_subfp/blk0000021f
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (0.192ns logic, 0.371ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X6Y13.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X6Y14.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tdspper_BP)
  Physical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Logical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Location pin: DSP48_X1Y29.CLK
  Clock network: tfm_inst/mulfpclk
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.900|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1870  Score: 2274149  (Setup/Max: 0, Hold: 2274149)

Constraints cover 274940 paths, 0 nets, and 56734 connections

Design statistics:
   Minimum period:   9.900ns{1}   (Maximum frequency: 101.010MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 24 19:54:52 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 689 MB



