Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7ac2f7548e7347009b1f1121606d6df0 --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip --snapshot _246tb_ex10_tb_behav xil_defaultlib._246tb_ex10_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CLZ
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.MUL
Compiling module xil_defaultlib.MULU
Compiling module xil_defaultlib.HI
Compiling module xil_defaultlib.LO
Compiling module xil_defaultlib.LB
Compiling module xil_defaultlib.SB
Compiling module xil_defaultlib.LBU
Compiling module xil_defaultlib.LH
Compiling module xil_defaultlib.LHU
Compiling module xil_defaultlib.SH
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.CPU
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib._246tb_ex10_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot _246tb_ex10_tb_behav
