INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 13:34:02 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : new_covariance
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.819ns  (required time - arrival time)
  Source:                 Buffer_32/oehb1/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_data/loadQ/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.451ns  (logic 2.242ns (30.090%)  route 5.209ns (69.910%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5813, unset)         0.672     0.672    Buffer_32/oehb1/clk
                         FDCE                                         r  Buffer_32/oehb1/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_32/oehb1/data_reg_reg[4]/Q
                         net (fo=6, unplaced)         0.613     1.494    add_46/dataInArray[0][4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.863 r  add_46/data_reg_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     1.871    add_46/data_reg_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.931 r  add_46/data_reg_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.931    add_46/data_reg_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.991 r  add_46/data_reg_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.991    add_46/data_reg_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.051 r  add_46/data_reg_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    add_46/data_reg_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.111 r  add_46/data_reg_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.111    add_46/data_reg_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.171 r  add_46/data_reg_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.171    add_46/data_reg_reg[24]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.231 r  add_46/data_reg_reg[28]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.231    add_46/data_reg_reg[28]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.451 f  add_46/data_reg_reg[31]_i_4/O[1]
                         net (fo=4, unplaced)         0.476     2.927    add_46/data_reg_reg[30][29]
                         LUT2 (Prop_lut2_I0_O)        0.155     3.082 r  add_46/Memory_reg_0_15_0_5_i_4/O
                         net (fo=1, unplaced)         0.000     3.082    icmp_47/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.299     3.381 f  icmp_47/Memory_reg_0_15_0_5_i_2/CO[1]
                         net (fo=20, unplaced)        0.300     3.681    Buffer_38/fifo/dataOutArray[0][0]
                         LUT6 (Prop_lut6_I5_O)        0.153     3.834 r  Buffer_38/fifo/i__i_1__12/O
                         net (fo=2, unplaced)         0.351     4.185    shl_49/join_write_temp/allPValidAndGate/cov_we0
                         LUT4 (Prop_lut4_I3_O)        0.053     4.238 r  shl_49/join_write_temp/allPValidAndGate/i_/O
                         net (fo=76, unplaced)        0.433     4.671    store_1/join_write/allPValidAndGate/store_1_pValidArray_0
                         LUT6 (Prop_lut6_I2_O)        0.053     4.724 r  store_1/join_write/allPValidAndGate/i___5/O
                         net (fo=3, unplaced)         0.358     5.082    branch_22/br/full_reg_i_2_0
                         LUT6 (Prop_lut6_I5_O)        0.053     5.135 r  branch_22/br/ready/O
                         net (fo=1, unplaced)         0.340     5.475    branch_22/j/branchReady
                         LUT4 (Prop_lut4_I3_O)        0.053     5.528 r  branch_22/j/full_reg_i_2/O
                         net (fo=11, unplaced)        0.386     5.914    Buffer_38/fifo/q2_reg
                         LUT4 (Prop_lut4_I0_O)        0.053     5.967 r  Buffer_38/fifo/loadCompleted_14_i_2/O
                         net (fo=24, unplaced)        0.404     6.371    c_LSQ_data/loadQ/loadCompleted_11_reg_0
                         LUT6 (Prop_lut6_I5_O)        0.053     6.424 r  c_LSQ_data/loadQ/head[3]_i_18/O
                         net (fo=1, unplaced)         0.521     6.945    c_LSQ_data/loadQ/head[3]_i_18_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     6.998 r  c_LSQ_data/loadQ/head[3]_i_8/O
                         net (fo=1, unplaced)         0.340     7.338    c_LSQ_data/loadQ/head[3]_i_8_n_0
                         LUT5 (Prop_lut5_I0_O)        0.053     7.391 r  c_LSQ_data/loadQ/head[3]_i_3/O
                         net (fo=1, unplaced)         0.310     7.701    c_LSQ_data/loadQ/head[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     7.754 r  c_LSQ_data/loadQ/head[3]_i_1/O
                         net (fo=4, unplaced)         0.369     8.123    c_LSQ_data/loadQ/_T_102172
                         FDRE                                         r  c_LSQ_data/loadQ/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5813, unset)         0.638     4.638    c_LSQ_data/loadQ/clk
                         FDRE                                         r  c_LSQ_data/loadQ/head_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.299     4.304    c_LSQ_data/loadQ/head_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                 -3.819    




report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2666.137 ; gain = 186.871 ; free physical = 39178 ; free virtual = 229631
