<profile>

<section name = "Vivado HLS Report for 'systolic_array_k_307_1'" level="0">
<item name = "Date">Thu Aug 31 03:51:36 2023
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.634 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3074, 3074, 30.740 us, 30.740 us, 3074, 3074, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- data_drain">3072, 3072, 2, 1, 1, 3072, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 35, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 270, -</column>
<column name="Register">-, -, 19, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="k_fu_533_p2">+, 0, 0, 12, 12, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln91_fu_527_p2">icmp, 0, 0, 13, 12, 12</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_fifo_0_12_blk_n">9, 2, 1, 2</column>
<column name="A_fifo_10_12_blk_n">9, 2, 1, 2</column>
<column name="A_fifo_11_12_blk_n">9, 2, 1, 2</column>
<column name="A_fifo_1_12_blk_n">9, 2, 1, 2</column>
<column name="A_fifo_2_12_blk_n">9, 2, 1, 2</column>
<column name="A_fifo_3_12_blk_n">9, 2, 1, 2</column>
<column name="A_fifo_4_12_blk_n">9, 2, 1, 2</column>
<column name="A_fifo_5_12_blk_n">9, 2, 1, 2</column>
<column name="A_fifo_6_12_blk_n">9, 2, 1, 2</column>
<column name="A_fifo_7_12_blk_n">9, 2, 1, 2</column>
<column name="A_fifo_8_12_blk_n">9, 2, 1, 2</column>
<column name="A_fifo_9_12_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_0_12_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_10_12_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_11_12_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_1_12_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_2_12_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_3_12_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_4_12_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_5_12_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_6_12_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_7_12_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_8_12_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_9_12_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="k10_0_reg_516">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln91_reg_539">1, 0, 1, 0</column>
<column name="k10_0_reg_516">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, systolic_array_k_307.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, systolic_array_k_307.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, systolic_array_k_307.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, systolic_array_k_307.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, systolic_array_k_307.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, systolic_array_k_307.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, systolic_array_k_307.1, return value</column>
<column name="A_fifo_0_12_dout">in, 32, ap_fifo, A_fifo_0_12, pointer</column>
<column name="A_fifo_0_12_empty_n">in, 1, ap_fifo, A_fifo_0_12, pointer</column>
<column name="A_fifo_0_12_read">out, 1, ap_fifo, A_fifo_0_12, pointer</column>
<column name="A_fifo_1_12_dout">in, 32, ap_fifo, A_fifo_1_12, pointer</column>
<column name="A_fifo_1_12_empty_n">in, 1, ap_fifo, A_fifo_1_12, pointer</column>
<column name="A_fifo_1_12_read">out, 1, ap_fifo, A_fifo_1_12, pointer</column>
<column name="A_fifo_2_12_dout">in, 32, ap_fifo, A_fifo_2_12, pointer</column>
<column name="A_fifo_2_12_empty_n">in, 1, ap_fifo, A_fifo_2_12, pointer</column>
<column name="A_fifo_2_12_read">out, 1, ap_fifo, A_fifo_2_12, pointer</column>
<column name="A_fifo_3_12_dout">in, 32, ap_fifo, A_fifo_3_12, pointer</column>
<column name="A_fifo_3_12_empty_n">in, 1, ap_fifo, A_fifo_3_12, pointer</column>
<column name="A_fifo_3_12_read">out, 1, ap_fifo, A_fifo_3_12, pointer</column>
<column name="A_fifo_4_12_dout">in, 32, ap_fifo, A_fifo_4_12, pointer</column>
<column name="A_fifo_4_12_empty_n">in, 1, ap_fifo, A_fifo_4_12, pointer</column>
<column name="A_fifo_4_12_read">out, 1, ap_fifo, A_fifo_4_12, pointer</column>
<column name="A_fifo_5_12_dout">in, 32, ap_fifo, A_fifo_5_12, pointer</column>
<column name="A_fifo_5_12_empty_n">in, 1, ap_fifo, A_fifo_5_12, pointer</column>
<column name="A_fifo_5_12_read">out, 1, ap_fifo, A_fifo_5_12, pointer</column>
<column name="A_fifo_6_12_dout">in, 32, ap_fifo, A_fifo_6_12, pointer</column>
<column name="A_fifo_6_12_empty_n">in, 1, ap_fifo, A_fifo_6_12, pointer</column>
<column name="A_fifo_6_12_read">out, 1, ap_fifo, A_fifo_6_12, pointer</column>
<column name="A_fifo_7_12_dout">in, 32, ap_fifo, A_fifo_7_12, pointer</column>
<column name="A_fifo_7_12_empty_n">in, 1, ap_fifo, A_fifo_7_12, pointer</column>
<column name="A_fifo_7_12_read">out, 1, ap_fifo, A_fifo_7_12, pointer</column>
<column name="A_fifo_8_12_dout">in, 32, ap_fifo, A_fifo_8_12, pointer</column>
<column name="A_fifo_8_12_empty_n">in, 1, ap_fifo, A_fifo_8_12, pointer</column>
<column name="A_fifo_8_12_read">out, 1, ap_fifo, A_fifo_8_12, pointer</column>
<column name="A_fifo_9_12_dout">in, 32, ap_fifo, A_fifo_9_12, pointer</column>
<column name="A_fifo_9_12_empty_n">in, 1, ap_fifo, A_fifo_9_12, pointer</column>
<column name="A_fifo_9_12_read">out, 1, ap_fifo, A_fifo_9_12, pointer</column>
<column name="A_fifo_10_12_dout">in, 32, ap_fifo, A_fifo_10_12, pointer</column>
<column name="A_fifo_10_12_empty_n">in, 1, ap_fifo, A_fifo_10_12, pointer</column>
<column name="A_fifo_10_12_read">out, 1, ap_fifo, A_fifo_10_12, pointer</column>
<column name="A_fifo_11_12_dout">in, 32, ap_fifo, A_fifo_11_12, pointer</column>
<column name="A_fifo_11_12_empty_n">in, 1, ap_fifo, A_fifo_11_12, pointer</column>
<column name="A_fifo_11_12_read">out, 1, ap_fifo, A_fifo_11_12, pointer</column>
<column name="B_fifo_0_12_dout">in, 32, ap_fifo, B_fifo_0_12, pointer</column>
<column name="B_fifo_0_12_empty_n">in, 1, ap_fifo, B_fifo_0_12, pointer</column>
<column name="B_fifo_0_12_read">out, 1, ap_fifo, B_fifo_0_12, pointer</column>
<column name="B_fifo_1_12_dout">in, 32, ap_fifo, B_fifo_1_12, pointer</column>
<column name="B_fifo_1_12_empty_n">in, 1, ap_fifo, B_fifo_1_12, pointer</column>
<column name="B_fifo_1_12_read">out, 1, ap_fifo, B_fifo_1_12, pointer</column>
<column name="B_fifo_2_12_dout">in, 32, ap_fifo, B_fifo_2_12, pointer</column>
<column name="B_fifo_2_12_empty_n">in, 1, ap_fifo, B_fifo_2_12, pointer</column>
<column name="B_fifo_2_12_read">out, 1, ap_fifo, B_fifo_2_12, pointer</column>
<column name="B_fifo_3_12_dout">in, 32, ap_fifo, B_fifo_3_12, pointer</column>
<column name="B_fifo_3_12_empty_n">in, 1, ap_fifo, B_fifo_3_12, pointer</column>
<column name="B_fifo_3_12_read">out, 1, ap_fifo, B_fifo_3_12, pointer</column>
<column name="B_fifo_4_12_dout">in, 32, ap_fifo, B_fifo_4_12, pointer</column>
<column name="B_fifo_4_12_empty_n">in, 1, ap_fifo, B_fifo_4_12, pointer</column>
<column name="B_fifo_4_12_read">out, 1, ap_fifo, B_fifo_4_12, pointer</column>
<column name="B_fifo_5_12_dout">in, 32, ap_fifo, B_fifo_5_12, pointer</column>
<column name="B_fifo_5_12_empty_n">in, 1, ap_fifo, B_fifo_5_12, pointer</column>
<column name="B_fifo_5_12_read">out, 1, ap_fifo, B_fifo_5_12, pointer</column>
<column name="B_fifo_6_12_dout">in, 32, ap_fifo, B_fifo_6_12, pointer</column>
<column name="B_fifo_6_12_empty_n">in, 1, ap_fifo, B_fifo_6_12, pointer</column>
<column name="B_fifo_6_12_read">out, 1, ap_fifo, B_fifo_6_12, pointer</column>
<column name="B_fifo_7_12_dout">in, 32, ap_fifo, B_fifo_7_12, pointer</column>
<column name="B_fifo_7_12_empty_n">in, 1, ap_fifo, B_fifo_7_12, pointer</column>
<column name="B_fifo_7_12_read">out, 1, ap_fifo, B_fifo_7_12, pointer</column>
<column name="B_fifo_8_12_dout">in, 32, ap_fifo, B_fifo_8_12, pointer</column>
<column name="B_fifo_8_12_empty_n">in, 1, ap_fifo, B_fifo_8_12, pointer</column>
<column name="B_fifo_8_12_read">out, 1, ap_fifo, B_fifo_8_12, pointer</column>
<column name="B_fifo_9_12_dout">in, 32, ap_fifo, B_fifo_9_12, pointer</column>
<column name="B_fifo_9_12_empty_n">in, 1, ap_fifo, B_fifo_9_12, pointer</column>
<column name="B_fifo_9_12_read">out, 1, ap_fifo, B_fifo_9_12, pointer</column>
<column name="B_fifo_10_12_dout">in, 32, ap_fifo, B_fifo_10_12, pointer</column>
<column name="B_fifo_10_12_empty_n">in, 1, ap_fifo, B_fifo_10_12, pointer</column>
<column name="B_fifo_10_12_read">out, 1, ap_fifo, B_fifo_10_12, pointer</column>
<column name="B_fifo_11_12_dout">in, 32, ap_fifo, B_fifo_11_12, pointer</column>
<column name="B_fifo_11_12_empty_n">in, 1, ap_fifo, B_fifo_11_12, pointer</column>
<column name="B_fifo_11_12_read">out, 1, ap_fifo, B_fifo_11_12, pointer</column>
</table>
</item>
</section>
</profile>
