#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* H */
H__0__DR EQU CYREG_GPIO_PRT1_DR
H__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
H__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
H__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
H__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
H__0__HSIOM_MASK EQU 0x00F00000
H__0__HSIOM_SHIFT EQU 20
H__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
H__0__INTR EQU CYREG_GPIO_PRT1_INTR
H__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
H__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
H__0__MASK EQU 0x20
H__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
H__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
H__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
H__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
H__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
H__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
H__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
H__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
H__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
H__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
H__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
H__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
H__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
H__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
H__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
H__0__PC EQU CYREG_GPIO_PRT1_PC
H__0__PC2 EQU CYREG_GPIO_PRT1_PC2
H__0__PORT EQU 1
H__0__PS EQU CYREG_GPIO_PRT1_PS
H__0__SHIFT EQU 5
H__DR EQU CYREG_GPIO_PRT1_DR
H__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
H__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
H__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
H__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
H__INTR EQU CYREG_GPIO_PRT1_INTR
H__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
H__INTSTAT EQU CYREG_GPIO_PRT1_INTR
H__MASK EQU 0x20
H__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
H__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
H__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
H__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
H__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
H__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
H__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
H__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
H__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
H__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
H__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
H__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
H__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
H__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
H__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
H__PC EQU CYREG_GPIO_PRT1_PC
H__PC2 EQU CYREG_GPIO_PRT1_PC2
H__PORT EQU 1
H__PS EQU CYREG_GPIO_PRT1_PS
H__SHIFT EQU 5

/* H_CS */
H_CS__0__DR EQU CYREG_GPIO_PRT3_DR
H_CS__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
H_CS__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
H_CS__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
H_CS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
H_CS__0__HSIOM_MASK EQU 0x00000F00
H_CS__0__HSIOM_SHIFT EQU 8
H_CS__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
H_CS__0__INTR EQU CYREG_GPIO_PRT3_INTR
H_CS__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
H_CS__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
H_CS__0__MASK EQU 0x04
H_CS__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
H_CS__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
H_CS__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
H_CS__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
H_CS__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
H_CS__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
H_CS__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
H_CS__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
H_CS__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
H_CS__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
H_CS__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
H_CS__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
H_CS__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
H_CS__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
H_CS__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
H_CS__0__PC EQU CYREG_GPIO_PRT3_PC
H_CS__0__PC2 EQU CYREG_GPIO_PRT3_PC2
H_CS__0__PORT EQU 3
H_CS__0__PS EQU CYREG_GPIO_PRT3_PS
H_CS__0__SHIFT EQU 2
H_CS__DR EQU CYREG_GPIO_PRT3_DR
H_CS__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
H_CS__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
H_CS__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
H_CS__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
H_CS__INTR EQU CYREG_GPIO_PRT3_INTR
H_CS__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
H_CS__INTSTAT EQU CYREG_GPIO_PRT3_INTR
H_CS__MASK EQU 0x04
H_CS__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
H_CS__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
H_CS__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
H_CS__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
H_CS__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
H_CS__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
H_CS__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
H_CS__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
H_CS__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
H_CS__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
H_CS__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
H_CS__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
H_CS__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
H_CS__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
H_CS__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
H_CS__PC EQU CYREG_GPIO_PRT3_PC
H_CS__PC2 EQU CYREG_GPIO_PRT3_PC2
H_CS__PORT EQU 3
H_CS__PS EQU CYREG_GPIO_PRT3_PS
H_CS__SHIFT EQU 2

/* P3_3 */
P3_3__0__DR EQU CYREG_GPIO_PRT3_DR
P3_3__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
P3_3__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
P3_3__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
P3_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
P3_3__0__HSIOM_MASK EQU 0x0000F000
P3_3__0__HSIOM_SHIFT EQU 12
P3_3__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
P3_3__0__INTR EQU CYREG_GPIO_PRT3_INTR
P3_3__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
P3_3__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
P3_3__0__MASK EQU 0x08
P3_3__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
P3_3__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
P3_3__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
P3_3__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
P3_3__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
P3_3__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
P3_3__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
P3_3__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
P3_3__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
P3_3__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
P3_3__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
P3_3__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
P3_3__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
P3_3__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
P3_3__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
P3_3__0__PC EQU CYREG_GPIO_PRT3_PC
P3_3__0__PC2 EQU CYREG_GPIO_PRT3_PC2
P3_3__0__PORT EQU 3
P3_3__0__PS EQU CYREG_GPIO_PRT3_PS
P3_3__0__SHIFT EQU 3
P3_3__DR EQU CYREG_GPIO_PRT3_DR
P3_3__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
P3_3__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
P3_3__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
P3_3__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
P3_3__INTR EQU CYREG_GPIO_PRT3_INTR
P3_3__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
P3_3__INTSTAT EQU CYREG_GPIO_PRT3_INTR
P3_3__MASK EQU 0x08
P3_3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
P3_3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
P3_3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
P3_3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
P3_3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
P3_3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
P3_3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
P3_3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
P3_3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
P3_3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
P3_3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
P3_3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
P3_3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
P3_3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
P3_3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
P3_3__PC EQU CYREG_GPIO_PRT3_PC
P3_3__PC2 EQU CYREG_GPIO_PRT3_PC2
P3_3__PORT EQU 3
P3_3__PS EQU CYREG_GPIO_PRT3_PS
P3_3__SHIFT EQU 3

/* BLE_1_bless_isr */
BLE_1_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
BLE_1_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
BLE_1_bless_isr__INTC_MASK EQU 0x1000
BLE_1_bless_isr__INTC_NUMBER EQU 12
BLE_1_bless_isr__INTC_PRIOR_MASK EQU 0xC0
BLE_1_bless_isr__INTC_PRIOR_NUM EQU 3
BLE_1_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
BLE_1_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
BLE_1_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* BLE_1_cy_m0s8_ble */
BLE_1_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
BLE_1_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
BLE_1_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
BLE_1_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
BLE_1_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
BLE_1_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
BLE_1_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
BLE_1_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
BLE_1_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
BLE_1_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
BLE_1_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
BLE_1_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
BLE_1_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
BLE_1_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
BLE_1_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
BLE_1_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
BLE_1_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
BLE_1_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
BLE_1_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
BLE_1_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
BLE_1_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
BLE_1_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
BLE_1_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
BLE_1_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
BLE_1_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
BLE_1_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
BLE_1_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
BLE_1_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
BLE_1_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
BLE_1_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
BLE_1_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
BLE_1_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
BLE_1_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
BLE_1_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
BLE_1_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
BLE_1_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
BLE_1_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
BLE_1_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
BLE_1_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
BLE_1_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
BLE_1_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
BLE_1_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
BLE_1_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
BLE_1_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
BLE_1_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
BLE_1_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
BLE_1_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
BLE_1_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
BLE_1_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
BLE_1_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
BLE_1_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
BLE_1_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
BLE_1_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
BLE_1_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
BLE_1_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
BLE_1_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
BLE_1_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
BLE_1_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
BLE_1_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
BLE_1_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
BLE_1_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
BLE_1_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
BLE_1_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
BLE_1_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
BLE_1_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
BLE_1_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
BLE_1_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
BLE_1_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
BLE_1_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
BLE_1_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
BLE_1_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
BLE_1_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
BLE_1_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
BLE_1_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
BLE_1_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
BLE_1_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
BLE_1_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
BLE_1_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
BLE_1_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
BLE_1_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
BLE_1_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
BLE_1_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
BLE_1_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
BLE_1_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
BLE_1_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
BLE_1_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
BLE_1_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
BLE_1_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
BLE_1_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
BLE_1_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
BLE_1_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
BLE_1_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
BLE_1_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
BLE_1_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
BLE_1_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
BLE_1_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
BLE_1_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
BLE_1_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
BLE_1_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
BLE_1_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
BLE_1_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
BLE_1_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
BLE_1_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
BLE_1_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
BLE_1_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
BLE_1_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
BLE_1_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
BLE_1_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
BLE_1_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
BLE_1_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
BLE_1_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
BLE_1_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
BLE_1_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
BLE_1_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
BLE_1_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
BLE_1_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
BLE_1_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
BLE_1_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
BLE_1_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
BLE_1_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
BLE_1_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
BLE_1_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
BLE_1_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
BLE_1_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
BLE_1_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
BLE_1_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
BLE_1_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
BLE_1_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
BLE_1_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
BLE_1_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
BLE_1_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
BLE_1_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
BLE_1_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
BLE_1_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
BLE_1_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
BLE_1_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
BLE_1_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
BLE_1_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
BLE_1_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
BLE_1_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
BLE_1_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
BLE_1_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
BLE_1_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
BLE_1_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
BLE_1_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
BLE_1_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
BLE_1_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
BLE_1_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
BLE_1_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
BLE_1_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
BLE_1_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
BLE_1_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
BLE_1_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
BLE_1_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
BLE_1_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
BLE_1_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
BLE_1_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
BLE_1_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
BLE_1_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
BLE_1_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
BLE_1_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
BLE_1_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
BLE_1_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
BLE_1_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
BLE_1_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
BLE_1_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
BLE_1_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
BLE_1_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
BLE_1_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
BLE_1_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
BLE_1_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
BLE_1_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
BLE_1_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
BLE_1_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
BLE_1_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
BLE_1_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
BLE_1_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
BLE_1_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
BLE_1_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
BLE_1_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
BLE_1_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
BLE_1_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
BLE_1_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
BLE_1_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
BLE_1_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
BLE_1_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
BLE_1_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
BLE_1_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
BLE_1_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
BLE_1_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
BLE_1_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
BLE_1_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
BLE_1_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
BLE_1_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
BLE_1_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
BLE_1_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
BLE_1_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
BLE_1_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
BLE_1_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
BLE_1_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
BLE_1_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
BLE_1_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
BLE_1_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
BLE_1_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
BLE_1_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
BLE_1_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
BLE_1_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
BLE_1_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
BLE_1_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
BLE_1_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

/* LED_B */
LED_B__0__DR EQU CYREG_GPIO_PRT1_DR
LED_B__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_B__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_B__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_B__0__HSIOM_MASK EQU 0x00000F00
LED_B__0__HSIOM_SHIFT EQU 8
LED_B__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_B__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED_B__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_B__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_B__0__MASK EQU 0x04
LED_B__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_B__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_B__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_B__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_B__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_B__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_B__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_B__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_B__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_B__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_B__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_B__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_B__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_B__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_B__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_B__0__PC EQU CYREG_GPIO_PRT1_PC
LED_B__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_B__0__PORT EQU 1
LED_B__0__PS EQU CYREG_GPIO_PRT1_PS
LED_B__0__SHIFT EQU 2
LED_B__DR EQU CYREG_GPIO_PRT1_DR
LED_B__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_B__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_B__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_B__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_B__INTR EQU CYREG_GPIO_PRT1_INTR
LED_B__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_B__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_B__MASK EQU 0x04
LED_B__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_B__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_B__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_B__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_B__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_B__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_B__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_B__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_B__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_B__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_B__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_B__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_B__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_B__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_B__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_B__PC EQU CYREG_GPIO_PRT1_PC
LED_B__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_B__PORT EQU 1
LED_B__PS EQU CYREG_GPIO_PRT1_PS
LED_B__SHIFT EQU 2

/* LED_G */
LED_G__0__DR EQU CYREG_GPIO_PRT1_DR
LED_G__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_G__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_G__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_G__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_G__0__HSIOM_MASK EQU 0x000000F0
LED_G__0__HSIOM_SHIFT EQU 4
LED_G__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_G__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED_G__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_G__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_G__0__MASK EQU 0x02
LED_G__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_G__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_G__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_G__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_G__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_G__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_G__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_G__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_G__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_G__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_G__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_G__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_G__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_G__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_G__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_G__0__PC EQU CYREG_GPIO_PRT1_PC
LED_G__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_G__0__PORT EQU 1
LED_G__0__PS EQU CYREG_GPIO_PRT1_PS
LED_G__0__SHIFT EQU 1
LED_G__DR EQU CYREG_GPIO_PRT1_DR
LED_G__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_G__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_G__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_G__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_G__INTR EQU CYREG_GPIO_PRT1_INTR
LED_G__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_G__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_G__MASK EQU 0x02
LED_G__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_G__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_G__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_G__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_G__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_G__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_G__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_G__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_G__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_G__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_G__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_G__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_G__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_G__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_G__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_G__PC EQU CYREG_GPIO_PRT1_PC
LED_G__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_G__PORT EQU 1
LED_G__PS EQU CYREG_GPIO_PRT1_PS
LED_G__SHIFT EQU 1

/* LED_R */
LED_R__0__DR EQU CYREG_GPIO_PRT1_DR
LED_R__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_R__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_R__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_R__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_R__0__HSIOM_MASK EQU 0x0000000F
LED_R__0__HSIOM_SHIFT EQU 0
LED_R__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_R__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED_R__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_R__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_R__0__MASK EQU 0x01
LED_R__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_R__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_R__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_R__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_R__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_R__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_R__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_R__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_R__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_R__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_R__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_R__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_R__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_R__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_R__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_R__0__PC EQU CYREG_GPIO_PRT1_PC
LED_R__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_R__0__PORT EQU 1
LED_R__0__PS EQU CYREG_GPIO_PRT1_PS
LED_R__0__SHIFT EQU 0
LED_R__DR EQU CYREG_GPIO_PRT1_DR
LED_R__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_R__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_R__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_R__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_R__INTR EQU CYREG_GPIO_PRT1_INTR
LED_R__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_R__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_R__MASK EQU 0x01
LED_R__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_R__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_R__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_R__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_R__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_R__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_R__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_R__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_R__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_R__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_R__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_R__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_R__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_R__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_R__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_R__PC EQU CYREG_GPIO_PRT1_PC
LED_R__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_R__PORT EQU 1
LED_R__PS EQU CYREG_GPIO_PRT1_PS
LED_R__SHIFT EQU 0

/* SPI_1_miso_m */
SPI_1_miso_m__0__DR EQU CYREG_GPIO_PRT4_DR
SPI_1_miso_m__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_1_miso_m__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_1_miso_m__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_1_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_1_miso_m__0__HSIOM_MASK EQU 0x000000F0
SPI_1_miso_m__0__HSIOM_SHIFT EQU 4
SPI_1_miso_m__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_miso_m__0__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_1_miso_m__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_miso_m__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_1_miso_m__0__MASK EQU 0x02
SPI_1_miso_m__0__PC EQU CYREG_GPIO_PRT4_PC
SPI_1_miso_m__0__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_1_miso_m__0__PORT EQU 4
SPI_1_miso_m__0__PS EQU CYREG_GPIO_PRT4_PS
SPI_1_miso_m__0__SHIFT EQU 1
SPI_1_miso_m__DR EQU CYREG_GPIO_PRT4_DR
SPI_1_miso_m__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_1_miso_m__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_1_miso_m__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_1_miso_m__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_miso_m__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_1_miso_m__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_miso_m__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_1_miso_m__MASK EQU 0x02
SPI_1_miso_m__PC EQU CYREG_GPIO_PRT4_PC
SPI_1_miso_m__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_1_miso_m__PORT EQU 4
SPI_1_miso_m__PS EQU CYREG_GPIO_PRT4_PS
SPI_1_miso_m__SHIFT EQU 1

/* SPI_1_mosi_m */
SPI_1_mosi_m__0__DR EQU CYREG_GPIO_PRT4_DR
SPI_1_mosi_m__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_1_mosi_m__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_1_mosi_m__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_1_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_1_mosi_m__0__HSIOM_MASK EQU 0x0000000F
SPI_1_mosi_m__0__HSIOM_SHIFT EQU 0
SPI_1_mosi_m__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_mosi_m__0__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_1_mosi_m__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_mosi_m__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_1_mosi_m__0__MASK EQU 0x01
SPI_1_mosi_m__0__PC EQU CYREG_GPIO_PRT4_PC
SPI_1_mosi_m__0__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_1_mosi_m__0__PORT EQU 4
SPI_1_mosi_m__0__PS EQU CYREG_GPIO_PRT4_PS
SPI_1_mosi_m__0__SHIFT EQU 0
SPI_1_mosi_m__DR EQU CYREG_GPIO_PRT4_DR
SPI_1_mosi_m__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_1_mosi_m__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_1_mosi_m__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_1_mosi_m__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_mosi_m__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_1_mosi_m__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_mosi_m__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_1_mosi_m__MASK EQU 0x01
SPI_1_mosi_m__PC EQU CYREG_GPIO_PRT4_PC
SPI_1_mosi_m__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_1_mosi_m__PORT EQU 4
SPI_1_mosi_m__PS EQU CYREG_GPIO_PRT4_PS
SPI_1_mosi_m__SHIFT EQU 0

/* SPI_1_SCB */
SPI_1_SCB__CTRL EQU CYREG_SCB1_CTRL
SPI_1_SCB__EZ_DATA000 EQU CYREG_SCB1_EZ_DATA000
SPI_1_SCB__EZ_DATA001 EQU CYREG_SCB1_EZ_DATA001
SPI_1_SCB__EZ_DATA002 EQU CYREG_SCB1_EZ_DATA002
SPI_1_SCB__EZ_DATA003 EQU CYREG_SCB1_EZ_DATA003
SPI_1_SCB__EZ_DATA004 EQU CYREG_SCB1_EZ_DATA004
SPI_1_SCB__EZ_DATA005 EQU CYREG_SCB1_EZ_DATA005
SPI_1_SCB__EZ_DATA006 EQU CYREG_SCB1_EZ_DATA006
SPI_1_SCB__EZ_DATA007 EQU CYREG_SCB1_EZ_DATA007
SPI_1_SCB__EZ_DATA008 EQU CYREG_SCB1_EZ_DATA008
SPI_1_SCB__EZ_DATA009 EQU CYREG_SCB1_EZ_DATA009
SPI_1_SCB__EZ_DATA010 EQU CYREG_SCB1_EZ_DATA010
SPI_1_SCB__EZ_DATA011 EQU CYREG_SCB1_EZ_DATA011
SPI_1_SCB__EZ_DATA012 EQU CYREG_SCB1_EZ_DATA012
SPI_1_SCB__EZ_DATA013 EQU CYREG_SCB1_EZ_DATA013
SPI_1_SCB__EZ_DATA014 EQU CYREG_SCB1_EZ_DATA014
SPI_1_SCB__EZ_DATA015 EQU CYREG_SCB1_EZ_DATA015
SPI_1_SCB__EZ_DATA016 EQU CYREG_SCB1_EZ_DATA016
SPI_1_SCB__EZ_DATA017 EQU CYREG_SCB1_EZ_DATA017
SPI_1_SCB__EZ_DATA018 EQU CYREG_SCB1_EZ_DATA018
SPI_1_SCB__EZ_DATA019 EQU CYREG_SCB1_EZ_DATA019
SPI_1_SCB__EZ_DATA020 EQU CYREG_SCB1_EZ_DATA020
SPI_1_SCB__EZ_DATA021 EQU CYREG_SCB1_EZ_DATA021
SPI_1_SCB__EZ_DATA022 EQU CYREG_SCB1_EZ_DATA022
SPI_1_SCB__EZ_DATA023 EQU CYREG_SCB1_EZ_DATA023
SPI_1_SCB__EZ_DATA024 EQU CYREG_SCB1_EZ_DATA024
SPI_1_SCB__EZ_DATA025 EQU CYREG_SCB1_EZ_DATA025
SPI_1_SCB__EZ_DATA026 EQU CYREG_SCB1_EZ_DATA026
SPI_1_SCB__EZ_DATA027 EQU CYREG_SCB1_EZ_DATA027
SPI_1_SCB__EZ_DATA028 EQU CYREG_SCB1_EZ_DATA028
SPI_1_SCB__EZ_DATA029 EQU CYREG_SCB1_EZ_DATA029
SPI_1_SCB__EZ_DATA030 EQU CYREG_SCB1_EZ_DATA030
SPI_1_SCB__EZ_DATA031 EQU CYREG_SCB1_EZ_DATA031
SPI_1_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SPI_1_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SPI_1_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SPI_1_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SPI_1_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SPI_1_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SPI_1_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SPI_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SPI_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SPI_1_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SPI_1_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SPI_1_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SPI_1_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SPI_1_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SPI_1_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SPI_1_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SPI_1_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SPI_1_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SPI_1_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SPI_1_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SPI_1_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SPI_1_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SPI_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SPI_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SPI_1_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SPI_1_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SPI_1_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SPI_1_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SPI_1_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SPI_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SPI_1_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SPI_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SPI_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SPI_1_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SPI_1_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SPI_1_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SPI_1_SCB__SS0_POSISTION EQU 0
SPI_1_SCB__SS1_POSISTION EQU 1
SPI_1_SCB__SS2_POSISTION EQU 2
SPI_1_SCB__SS3_POSISTION EQU 3
SPI_1_SCB__STATUS EQU CYREG_SCB1_STATUS
SPI_1_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SPI_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SPI_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SPI_1_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SPI_1_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SPI_1_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
SPI_1_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SPI_1_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SPI_1_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* SPI_1_SCBCLK */
SPI_1_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL02
SPI_1_SCBCLK__DIV_ID EQU 0x00000040
SPI_1_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL00
SPI_1_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* SPI_1_sclk_m */
SPI_1_sclk_m__0__DR EQU CYREG_GPIO_PRT5_DR
SPI_1_sclk_m__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
SPI_1_sclk_m__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
SPI_1_sclk_m__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
SPI_1_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
SPI_1_sclk_m__0__HSIOM_MASK EQU 0x000000F0
SPI_1_sclk_m__0__HSIOM_SHIFT EQU 4
SPI_1_sclk_m__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_1_sclk_m__0__INTR EQU CYREG_GPIO_PRT5_INTR
SPI_1_sclk_m__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_1_sclk_m__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
SPI_1_sclk_m__0__MASK EQU 0x02
SPI_1_sclk_m__0__PC EQU CYREG_GPIO_PRT5_PC
SPI_1_sclk_m__0__PC2 EQU CYREG_GPIO_PRT5_PC2
SPI_1_sclk_m__0__PORT EQU 5
SPI_1_sclk_m__0__PS EQU CYREG_GPIO_PRT5_PS
SPI_1_sclk_m__0__SHIFT EQU 1
SPI_1_sclk_m__DR EQU CYREG_GPIO_PRT5_DR
SPI_1_sclk_m__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
SPI_1_sclk_m__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
SPI_1_sclk_m__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
SPI_1_sclk_m__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_1_sclk_m__INTR EQU CYREG_GPIO_PRT5_INTR
SPI_1_sclk_m__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_1_sclk_m__INTSTAT EQU CYREG_GPIO_PRT5_INTR
SPI_1_sclk_m__MASK EQU 0x02
SPI_1_sclk_m__PC EQU CYREG_GPIO_PRT5_PC
SPI_1_sclk_m__PC2 EQU CYREG_GPIO_PRT5_PC2
SPI_1_sclk_m__PORT EQU 5
SPI_1_sclk_m__PS EQU CYREG_GPIO_PRT5_PS
SPI_1_sclk_m__SHIFT EQU 1

/* SPI_1_ss0_m */
SPI_1_ss0_m__0__DR EQU CYREG_GPIO_PRT5_DR
SPI_1_ss0_m__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
SPI_1_ss0_m__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
SPI_1_ss0_m__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
SPI_1_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
SPI_1_ss0_m__0__HSIOM_MASK EQU 0x0000000F
SPI_1_ss0_m__0__HSIOM_SHIFT EQU 0
SPI_1_ss0_m__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_1_ss0_m__0__INTR EQU CYREG_GPIO_PRT5_INTR
SPI_1_ss0_m__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_1_ss0_m__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
SPI_1_ss0_m__0__MASK EQU 0x01
SPI_1_ss0_m__0__PC EQU CYREG_GPIO_PRT5_PC
SPI_1_ss0_m__0__PC2 EQU CYREG_GPIO_PRT5_PC2
SPI_1_ss0_m__0__PORT EQU 5
SPI_1_ss0_m__0__PS EQU CYREG_GPIO_PRT5_PS
SPI_1_ss0_m__0__SHIFT EQU 0
SPI_1_ss0_m__DR EQU CYREG_GPIO_PRT5_DR
SPI_1_ss0_m__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
SPI_1_ss0_m__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
SPI_1_ss0_m__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
SPI_1_ss0_m__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_1_ss0_m__INTR EQU CYREG_GPIO_PRT5_INTR
SPI_1_ss0_m__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_1_ss0_m__INTSTAT EQU CYREG_GPIO_PRT5_INTR
SPI_1_ss0_m__MASK EQU 0x01
SPI_1_ss0_m__PC EQU CYREG_GPIO_PRT5_PC
SPI_1_ss0_m__PC2 EQU CYREG_GPIO_PRT5_PC2
SPI_1_ss0_m__PORT EQU 5
SPI_1_ss0_m__PS EQU CYREG_GPIO_PRT5_PS
SPI_1_ss0_m__SHIFT EQU 0

/* I_MEAS */
I_MEAS__0__DR EQU CYREG_GPIO_PRT3_DR
I_MEAS__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I_MEAS__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I_MEAS__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I_MEAS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I_MEAS__0__HSIOM_MASK EQU 0x0000000F
I_MEAS__0__HSIOM_SHIFT EQU 0
I_MEAS__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I_MEAS__0__INTR EQU CYREG_GPIO_PRT3_INTR
I_MEAS__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I_MEAS__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I_MEAS__0__MASK EQU 0x01
I_MEAS__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I_MEAS__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I_MEAS__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I_MEAS__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I_MEAS__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I_MEAS__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I_MEAS__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I_MEAS__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I_MEAS__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I_MEAS__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I_MEAS__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I_MEAS__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I_MEAS__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I_MEAS__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I_MEAS__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I_MEAS__0__PC EQU CYREG_GPIO_PRT3_PC
I_MEAS__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I_MEAS__0__PORT EQU 3
I_MEAS__0__PS EQU CYREG_GPIO_PRT3_PS
I_MEAS__0__SHIFT EQU 0
I_MEAS__DR EQU CYREG_GPIO_PRT3_DR
I_MEAS__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I_MEAS__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I_MEAS__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I_MEAS__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I_MEAS__INTR EQU CYREG_GPIO_PRT3_INTR
I_MEAS__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I_MEAS__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I_MEAS__MASK EQU 0x01
I_MEAS__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I_MEAS__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I_MEAS__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I_MEAS__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I_MEAS__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I_MEAS__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I_MEAS__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I_MEAS__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I_MEAS__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I_MEAS__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I_MEAS__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I_MEAS__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I_MEAS__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I_MEAS__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I_MEAS__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I_MEAS__PC EQU CYREG_GPIO_PRT3_PC
I_MEAS__PC2 EQU CYREG_GPIO_PRT3_PC2
I_MEAS__PORT EQU 3
I_MEAS__PS EQU CYREG_GPIO_PRT3_PS
I_MEAS__SHIFT EQU 0

/* V_MEAS */
V_MEAS__0__DR EQU CYREG_GPIO_PRT3_DR
V_MEAS__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
V_MEAS__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
V_MEAS__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
V_MEAS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
V_MEAS__0__HSIOM_MASK EQU 0x000000F0
V_MEAS__0__HSIOM_SHIFT EQU 4
V_MEAS__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
V_MEAS__0__INTR EQU CYREG_GPIO_PRT3_INTR
V_MEAS__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
V_MEAS__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
V_MEAS__0__MASK EQU 0x02
V_MEAS__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
V_MEAS__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
V_MEAS__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
V_MEAS__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
V_MEAS__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
V_MEAS__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
V_MEAS__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
V_MEAS__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
V_MEAS__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
V_MEAS__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
V_MEAS__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
V_MEAS__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
V_MEAS__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
V_MEAS__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
V_MEAS__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
V_MEAS__0__PC EQU CYREG_GPIO_PRT3_PC
V_MEAS__0__PC2 EQU CYREG_GPIO_PRT3_PC2
V_MEAS__0__PORT EQU 3
V_MEAS__0__PS EQU CYREG_GPIO_PRT3_PS
V_MEAS__0__SHIFT EQU 1
V_MEAS__DR EQU CYREG_GPIO_PRT3_DR
V_MEAS__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
V_MEAS__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
V_MEAS__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
V_MEAS__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
V_MEAS__INTR EQU CYREG_GPIO_PRT3_INTR
V_MEAS__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
V_MEAS__INTSTAT EQU CYREG_GPIO_PRT3_INTR
V_MEAS__MASK EQU 0x02
V_MEAS__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
V_MEAS__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
V_MEAS__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
V_MEAS__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
V_MEAS__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
V_MEAS__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
V_MEAS__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
V_MEAS__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
V_MEAS__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
V_MEAS__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
V_MEAS__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
V_MEAS__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
V_MEAS__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
V_MEAS__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
V_MEAS__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
V_MEAS__PC EQU CYREG_GPIO_PRT3_PC
V_MEAS__PC2 EQU CYREG_GPIO_PRT3_PC2
V_MEAS__PORT EQU 3
V_MEAS__PS EQU CYREG_GPIO_PRT3_PS
V_MEAS__SHIFT EQU 1

/* FR_STBY */
FR_STBY__0__DR EQU CYREG_GPIO_PRT1_DR
FR_STBY__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
FR_STBY__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
FR_STBY__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
FR_STBY__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
FR_STBY__0__HSIOM_MASK EQU 0x000F0000
FR_STBY__0__HSIOM_SHIFT EQU 16
FR_STBY__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
FR_STBY__0__INTR EQU CYREG_GPIO_PRT1_INTR
FR_STBY__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
FR_STBY__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
FR_STBY__0__MASK EQU 0x10
FR_STBY__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
FR_STBY__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
FR_STBY__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
FR_STBY__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
FR_STBY__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
FR_STBY__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
FR_STBY__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
FR_STBY__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
FR_STBY__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
FR_STBY__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
FR_STBY__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
FR_STBY__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
FR_STBY__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
FR_STBY__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
FR_STBY__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
FR_STBY__0__PC EQU CYREG_GPIO_PRT1_PC
FR_STBY__0__PC2 EQU CYREG_GPIO_PRT1_PC2
FR_STBY__0__PORT EQU 1
FR_STBY__0__PS EQU CYREG_GPIO_PRT1_PS
FR_STBY__0__SHIFT EQU 4
FR_STBY__DR EQU CYREG_GPIO_PRT1_DR
FR_STBY__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
FR_STBY__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
FR_STBY__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
FR_STBY__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
FR_STBY__INTR EQU CYREG_GPIO_PRT1_INTR
FR_STBY__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
FR_STBY__INTSTAT EQU CYREG_GPIO_PRT1_INTR
FR_STBY__MASK EQU 0x10
FR_STBY__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
FR_STBY__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
FR_STBY__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
FR_STBY__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
FR_STBY__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
FR_STBY__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
FR_STBY__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
FR_STBY__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
FR_STBY__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
FR_STBY__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
FR_STBY__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
FR_STBY__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
FR_STBY__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
FR_STBY__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
FR_STBY__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
FR_STBY__PC EQU CYREG_GPIO_PRT1_PC
FR_STBY__PC2 EQU CYREG_GPIO_PRT1_PC2
FR_STBY__PORT EQU 1
FR_STBY__PS EQU CYREG_GPIO_PRT1_PS
FR_STBY__SHIFT EQU 4

/* NOT_BTN */
NOT_BTN__0__DR EQU CYREG_GPIO_PRT1_DR
NOT_BTN__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
NOT_BTN__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
NOT_BTN__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
NOT_BTN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
NOT_BTN__0__HSIOM_MASK EQU 0x0000F000
NOT_BTN__0__HSIOM_SHIFT EQU 12
NOT_BTN__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
NOT_BTN__0__INTR EQU CYREG_GPIO_PRT1_INTR
NOT_BTN__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
NOT_BTN__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
NOT_BTN__0__MASK EQU 0x08
NOT_BTN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
NOT_BTN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
NOT_BTN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
NOT_BTN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
NOT_BTN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
NOT_BTN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
NOT_BTN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
NOT_BTN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
NOT_BTN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
NOT_BTN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
NOT_BTN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
NOT_BTN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
NOT_BTN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
NOT_BTN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
NOT_BTN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
NOT_BTN__0__PC EQU CYREG_GPIO_PRT1_PC
NOT_BTN__0__PC2 EQU CYREG_GPIO_PRT1_PC2
NOT_BTN__0__PORT EQU 1
NOT_BTN__0__PS EQU CYREG_GPIO_PRT1_PS
NOT_BTN__0__SHIFT EQU 3
NOT_BTN__DR EQU CYREG_GPIO_PRT1_DR
NOT_BTN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
NOT_BTN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
NOT_BTN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
NOT_BTN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
NOT_BTN__INTR EQU CYREG_GPIO_PRT1_INTR
NOT_BTN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
NOT_BTN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
NOT_BTN__MASK EQU 0x08
NOT_BTN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
NOT_BTN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
NOT_BTN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
NOT_BTN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
NOT_BTN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
NOT_BTN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
NOT_BTN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
NOT_BTN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
NOT_BTN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
NOT_BTN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
NOT_BTN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
NOT_BTN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
NOT_BTN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
NOT_BTN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
NOT_BTN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
NOT_BTN__PC EQU CYREG_GPIO_PRT1_PC
NOT_BTN__PC2 EQU CYREG_GPIO_PRT1_PC2
NOT_BTN__PORT EQU 1
NOT_BTN__PS EQU CYREG_GPIO_PRT1_PS
NOT_BTN__SHIFT EQU 3

/* TP_P0_2 */
TP_P0_2__0__DR EQU CYREG_GPIO_PRT0_DR
TP_P0_2__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
TP_P0_2__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
TP_P0_2__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
TP_P0_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
TP_P0_2__0__HSIOM_MASK EQU 0x00000F00
TP_P0_2__0__HSIOM_SHIFT EQU 8
TP_P0_2__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
TP_P0_2__0__INTR EQU CYREG_GPIO_PRT0_INTR
TP_P0_2__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
TP_P0_2__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
TP_P0_2__0__MASK EQU 0x04
TP_P0_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TP_P0_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TP_P0_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TP_P0_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TP_P0_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TP_P0_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TP_P0_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TP_P0_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TP_P0_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TP_P0_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TP_P0_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TP_P0_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TP_P0_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TP_P0_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TP_P0_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TP_P0_2__0__PC EQU CYREG_GPIO_PRT0_PC
TP_P0_2__0__PC2 EQU CYREG_GPIO_PRT0_PC2
TP_P0_2__0__PORT EQU 0
TP_P0_2__0__PS EQU CYREG_GPIO_PRT0_PS
TP_P0_2__0__SHIFT EQU 2
TP_P0_2__DR EQU CYREG_GPIO_PRT0_DR
TP_P0_2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
TP_P0_2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
TP_P0_2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
TP_P0_2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
TP_P0_2__INTR EQU CYREG_GPIO_PRT0_INTR
TP_P0_2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
TP_P0_2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
TP_P0_2__MASK EQU 0x04
TP_P0_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TP_P0_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TP_P0_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TP_P0_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TP_P0_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TP_P0_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TP_P0_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TP_P0_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TP_P0_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TP_P0_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TP_P0_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TP_P0_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TP_P0_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TP_P0_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TP_P0_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TP_P0_2__PC EQU CYREG_GPIO_PRT0_PC
TP_P0_2__PC2 EQU CYREG_GPIO_PRT0_PC2
TP_P0_2__PORT EQU 0
TP_P0_2__PS EQU CYREG_GPIO_PRT0_PS
TP_P0_2__SHIFT EQU 2

/* TP_P0_3 */
TP_P0_3__0__DR EQU CYREG_GPIO_PRT0_DR
TP_P0_3__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
TP_P0_3__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
TP_P0_3__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
TP_P0_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
TP_P0_3__0__HSIOM_MASK EQU 0x0000F000
TP_P0_3__0__HSIOM_SHIFT EQU 12
TP_P0_3__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
TP_P0_3__0__INTR EQU CYREG_GPIO_PRT0_INTR
TP_P0_3__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
TP_P0_3__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
TP_P0_3__0__MASK EQU 0x08
TP_P0_3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TP_P0_3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TP_P0_3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TP_P0_3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TP_P0_3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TP_P0_3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TP_P0_3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TP_P0_3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TP_P0_3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TP_P0_3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TP_P0_3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TP_P0_3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TP_P0_3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TP_P0_3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TP_P0_3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TP_P0_3__0__PC EQU CYREG_GPIO_PRT0_PC
TP_P0_3__0__PC2 EQU CYREG_GPIO_PRT0_PC2
TP_P0_3__0__PORT EQU 0
TP_P0_3__0__PS EQU CYREG_GPIO_PRT0_PS
TP_P0_3__0__SHIFT EQU 3
TP_P0_3__DR EQU CYREG_GPIO_PRT0_DR
TP_P0_3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
TP_P0_3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
TP_P0_3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
TP_P0_3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
TP_P0_3__INTR EQU CYREG_GPIO_PRT0_INTR
TP_P0_3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
TP_P0_3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
TP_P0_3__MASK EQU 0x08
TP_P0_3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TP_P0_3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TP_P0_3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TP_P0_3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TP_P0_3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TP_P0_3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TP_P0_3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TP_P0_3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TP_P0_3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TP_P0_3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TP_P0_3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TP_P0_3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TP_P0_3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TP_P0_3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TP_P0_3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TP_P0_3__PC EQU CYREG_GPIO_PRT0_PC
TP_P0_3__PC2 EQU CYREG_GPIO_PRT0_PC2
TP_P0_3__PORT EQU 0
TP_P0_3__PS EQU CYREG_GPIO_PRT0_PS
TP_P0_3__SHIFT EQU 3

/* TP_P1_7 */
TP_P1_7__0__DR EQU CYREG_GPIO_PRT1_DR
TP_P1_7__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
TP_P1_7__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
TP_P1_7__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
TP_P1_7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
TP_P1_7__0__HSIOM_MASK EQU 0xF0000000
TP_P1_7__0__HSIOM_SHIFT EQU 28
TP_P1_7__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
TP_P1_7__0__INTR EQU CYREG_GPIO_PRT1_INTR
TP_P1_7__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
TP_P1_7__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
TP_P1_7__0__MASK EQU 0x80
TP_P1_7__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
TP_P1_7__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
TP_P1_7__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
TP_P1_7__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
TP_P1_7__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
TP_P1_7__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
TP_P1_7__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
TP_P1_7__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
TP_P1_7__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
TP_P1_7__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
TP_P1_7__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
TP_P1_7__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
TP_P1_7__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
TP_P1_7__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
TP_P1_7__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
TP_P1_7__0__PC EQU CYREG_GPIO_PRT1_PC
TP_P1_7__0__PC2 EQU CYREG_GPIO_PRT1_PC2
TP_P1_7__0__PORT EQU 1
TP_P1_7__0__PS EQU CYREG_GPIO_PRT1_PS
TP_P1_7__0__SHIFT EQU 7
TP_P1_7__DR EQU CYREG_GPIO_PRT1_DR
TP_P1_7__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
TP_P1_7__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
TP_P1_7__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
TP_P1_7__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
TP_P1_7__INTR EQU CYREG_GPIO_PRT1_INTR
TP_P1_7__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
TP_P1_7__INTSTAT EQU CYREG_GPIO_PRT1_INTR
TP_P1_7__MASK EQU 0x80
TP_P1_7__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
TP_P1_7__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
TP_P1_7__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
TP_P1_7__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
TP_P1_7__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
TP_P1_7__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
TP_P1_7__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
TP_P1_7__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
TP_P1_7__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
TP_P1_7__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
TP_P1_7__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
TP_P1_7__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
TP_P1_7__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
TP_P1_7__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
TP_P1_7__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
TP_P1_7__PC EQU CYREG_GPIO_PRT1_PC
TP_P1_7__PC2 EQU CYREG_GPIO_PRT1_PC2
TP_P1_7__PORT EQU 1
TP_P1_7__PS EQU CYREG_GPIO_PRT1_PS
TP_P1_7__SHIFT EQU 7

/* TP_P2_7 */
TP_P2_7__0__DR EQU CYREG_GPIO_PRT2_DR
TP_P2_7__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TP_P2_7__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TP_P2_7__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TP_P2_7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
TP_P2_7__0__HSIOM_MASK EQU 0xF0000000
TP_P2_7__0__HSIOM_SHIFT EQU 28
TP_P2_7__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TP_P2_7__0__INTR EQU CYREG_GPIO_PRT2_INTR
TP_P2_7__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TP_P2_7__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TP_P2_7__0__MASK EQU 0x80
TP_P2_7__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TP_P2_7__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TP_P2_7__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TP_P2_7__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TP_P2_7__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TP_P2_7__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TP_P2_7__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TP_P2_7__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TP_P2_7__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TP_P2_7__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TP_P2_7__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TP_P2_7__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TP_P2_7__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TP_P2_7__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TP_P2_7__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TP_P2_7__0__PC EQU CYREG_GPIO_PRT2_PC
TP_P2_7__0__PC2 EQU CYREG_GPIO_PRT2_PC2
TP_P2_7__0__PORT EQU 2
TP_P2_7__0__PS EQU CYREG_GPIO_PRT2_PS
TP_P2_7__0__SHIFT EQU 7
TP_P2_7__DR EQU CYREG_GPIO_PRT2_DR
TP_P2_7__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TP_P2_7__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TP_P2_7__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TP_P2_7__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TP_P2_7__INTR EQU CYREG_GPIO_PRT2_INTR
TP_P2_7__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TP_P2_7__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TP_P2_7__MASK EQU 0x80
TP_P2_7__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TP_P2_7__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TP_P2_7__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TP_P2_7__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TP_P2_7__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TP_P2_7__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TP_P2_7__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TP_P2_7__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TP_P2_7__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TP_P2_7__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TP_P2_7__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TP_P2_7__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TP_P2_7__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TP_P2_7__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TP_P2_7__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TP_P2_7__PC EQU CYREG_GPIO_PRT2_PC
TP_P2_7__PC2 EQU CYREG_GPIO_PRT2_PC2
TP_P2_7__PORT EQU 2
TP_P2_7__PS EQU CYREG_GPIO_PRT2_PS
TP_P2_7__SHIFT EQU 7

/* ADC_SAR_Seq_1_cy_psoc4_sar */
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* ADC_SAR_Seq_1_cy_psoc4_sarmux_8 */
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PIN EQU 3
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG08
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG09
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT08
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT09
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK08
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK09
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

/* ADC_SAR_Seq_1_intClock */
ADC_SAR_Seq_1_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL06
ADC_SAR_Seq_1_intClock__DIV_ID EQU 0x00000041
ADC_SAR_Seq_1_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL01
ADC_SAR_Seq_1_intClock__PA_DIV_ID EQU 0x000000FF

/* ADC_SAR_Seq_1_IRQ */
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x8000
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 15
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
