# HIERARCHY OF CONTROL STORES FOR OVERLAPPED DATA TRANSMISSION

## Abstract
A controller for communication between the auxiliary processor and a cache mechanism in the system interface which communication is to be carried on independently of main memory accesses required to update the cache mechan ism in an overlapped manner.