
*** Running vivado
    with args -log adc2dac_ram_offset_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source adc2dac_ram_offset_wrapper.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source adc2dac_ram_offset_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_ad9767_0_0/adc2dac_ram_offset_ad9767_0_0.dcp' for cell 'adc2dac_ram_offset_i/ad9767_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_add_const_0_0/adc2dac_ram_offset_add_const_0_0.dcp' for cell 'adc2dac_ram_offset_i/add_const_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_add_const_0_1/adc2dac_ram_offset_add_const_0_1.dcp' for cell 'adc2dac_ram_offset_i/add_const_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_data16_multi_to_ram_0_0/adc2dac_ram_offset_data16_multi_to_ram_0_0.dcp' for cell 'adc2dac_ram_offset_i/data16_multi_to_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_dupplReal_1_to_2_0_0/adc2dac_ram_offset_dupplReal_1_to_2_0_0.dcp' for cell 'adc2dac_ram_offset_i/dupplReal_1_to_2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_dupplReal_1_to_2_0_1/adc2dac_ram_offset_dupplReal_1_to_2_0_1.dcp' for cell 'adc2dac_ram_offset_i/dupplReal_1_to_2_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_expanderReal_0_0/adc2dac_ram_offset_expanderReal_0_0.dcp' for cell 'adc2dac_ram_offset_i/expanderReal_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_expanderReal_0_1/adc2dac_ram_offset_expanderReal_0_1.dcp' for cell 'adc2dac_ram_offset_i/expanderReal_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_ltc2145_0_0/adc2dac_ram_offset_ltc2145_0_0.dcp' for cell 'adc2dac_ram_offset_i/ltc2145_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_proc_sys_reset_0_0/adc2dac_ram_offset_proc_sys_reset_0_0.dcp' for cell 'adc2dac_ram_offset_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_processing_system7_0_0/adc2dac_ram_offset_processing_system7_0_0.dcp' for cell 'adc2dac_ram_offset_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0/adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0.dcp' for cell 'adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_xbar_0/adc2dac_ram_offset_xbar_0.dcp' for cell 'adc2dac_ram_offset_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_auto_pc_0/adc2dac_ram_offset_auto_pc_0.dcp' for cell 'adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_processing_system7_0_0/adc2dac_ram_offset_processing_system7_0_0.xdc] for cell 'adc2dac_ram_offset_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_processing_system7_0_0/adc2dac_ram_offset_processing_system7_0_0.xdc] for cell 'adc2dac_ram_offset_i/processing_system7_0/inst'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_proc_sys_reset_0_0/adc2dac_ram_offset_proc_sys_reset_0_0_board.xdc] for cell 'adc2dac_ram_offset_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_proc_sys_reset_0_0/adc2dac_ram_offset_proc_sys_reset_0_0_board.xdc] for cell 'adc2dac_ram_offset_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_proc_sys_reset_0_0/adc2dac_ram_offset_proc_sys_reset_0_0.xdc] for cell 'adc2dac_ram_offset_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_proc_sys_reset_0_0/adc2dac_ram_offset_proc_sys_reset_0_0.xdc] for cell 'adc2dac_ram_offset_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc] for cell 'adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc:9]
INFO: [Timing 38-2] Deriving generated clocks [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc:9]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1788.438 ; gain = 459.508 ; free physical = 2552 ; free virtual = 13741
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc] for cell 'adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_data16_multi_to_ram_0_0/data16_multi_to_ram_ooc.xdc] for cell 'adc2dac_ram_offset_i/data16_multi_to_ram_0/U0'
WARNING: [Vivado 12-508] No pins matched 'data32_top_inst/subtop_loop[*].data_subtop_inst/start_acquisition2_s_reg/D'. [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_data16_multi_to_ram_0_0/data16_multi_to_ram_ooc.xdc:33]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins {data32_top_inst/subtop_loop[*].data_subtop_inst/start_acquisition2_s_reg/D}]'. [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_data16_multi_to_ram_0_0/data16_multi_to_ram_ooc.xdc:33]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_data16_multi_to_ram_0_0/data16_multi_to_ram_ooc.xdc] for cell 'adc2dac_ram_offset_i/data16_multi_to_ram_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_add_const_0_0/add_const_ooc.xdc] for cell 'adc2dac_ram_offset_i/add_const_0/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_add_const_0_0/add_const_ooc.xdc] for cell 'adc2dac_ram_offset_i/add_const_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_add_const_0_1/add_const_ooc.xdc] for cell 'adc2dac_ram_offset_i/add_const_1/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_add_const_0_1/add_const_ooc.xdc] for cell 'adc2dac_ram_offset_i/add_const_1/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_processing_system7_0_0/adc2dac_ram_offset_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_proc_sys_reset_0_0/adc2dac_ram_offset_proc_sys_reset_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0/adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_data16_multi_to_ram_0_0/adc2dac_ram_offset_data16_multi_to_ram_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_add_const_0_0/adc2dac_ram_offset_add_const_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_xbar_0/adc2dac_ram_offset_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_add_const_0_1/adc2dac_ram_offset_add_const_0_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_auto_pc_0/adc2dac_ram_offset_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1788.438 ; gain = 777.754 ; free physical = 2558 ; free virtual = 13740
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1820.453 ; gain = 32.016 ; free physical = 2550 ; free virtual = 13732
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 18cc461b0

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 26 inverter(s) to 26 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15e10520e

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1827.453 ; gain = 0.000 ; free physical = 2549 ; free virtual = 13731

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 14 cells.
Phase 2 Constant propagation | Checksum: c9fafd3f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1827.453 ; gain = 0.000 ; free physical = 2549 ; free virtual = 13731

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 280 unconnected nets.
INFO: [Opt 31-11] Eliminated 271 unconnected cells.
Phase 3 Sweep | Checksum: 1057e1bdf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1827.453 ; gain = 0.000 ; free physical = 2549 ; free virtual = 13731

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 16c145781

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1827.453 ; gain = 0.000 ; free physical = 2549 ; free virtual = 13731

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1827.453 ; gain = 0.000 ; free physical = 2549 ; free virtual = 13731
Ending Logic Optimization Task | Checksum: 16c145781

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1827.453 ; gain = 0.000 ; free physical = 2549 ; free virtual = 13731

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 14a974bd6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2492 ; free virtual = 13674
Ending Power Optimization Task | Checksum: 14a974bd6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2012.480 ; gain = 185.027 ; free physical = 2492 ; free virtual = 13674
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2489 ; free virtual = 13674
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.runs/impl_1/adc2dac_ram_offset_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.runs/impl_1/adc2dac_ram_offset_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2479 ; free virtual = 13662
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2478 ; free virtual = 13661

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 60ef8332

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2478 ; free virtual = 13661

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 6769c6db

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2470 ; free virtual = 13653

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 6769c6db

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2470 ; free virtual = 13653
Phase 1 Placer Initialization | Checksum: 6769c6db

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2470 ; free virtual = 13653

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 833d45f7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2470 ; free virtual = 13653

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 833d45f7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2470 ; free virtual = 13653

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a63963ec

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2470 ; free virtual = 13653

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 47e2a436

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2470 ; free virtual = 13653

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 47e2a436

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2470 ; free virtual = 13653

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: cbe68aa5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2470 ; free virtual = 13653

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 134acf4e6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2470 ; free virtual = 13653

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 121c768a7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2470 ; free virtual = 13653

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 121c768a7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2470 ; free virtual = 13653
Phase 3 Detail Placement | Checksum: 121c768a7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2470 ; free virtual = 13653

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.822. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ac531a10

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2469 ; free virtual = 13652
Phase 4.1 Post Commit Optimization | Checksum: ac531a10

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2469 ; free virtual = 13652

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ac531a10

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2469 ; free virtual = 13652

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ac531a10

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2469 ; free virtual = 13652

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 14e3ca0d2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2469 ; free virtual = 13652
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14e3ca0d2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2469 ; free virtual = 13652
Ending Placer Task | Checksum: e611b808

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2469 ; free virtual = 13652
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2469 ; free virtual = 13652
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2465 ; free virtual = 13652
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.runs/impl_1/adc2dac_ram_offset_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2461 ; free virtual = 13646
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2461 ; free virtual = 13646
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2461 ; free virtual = 13645
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 3cee8608 ConstDB: 0 ShapeSum: a9233200 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fc267d94

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2441 ; free virtual = 13625

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fc267d94

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2441 ; free virtual = 13625

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fc267d94

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2432 ; free virtual = 13616

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fc267d94

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2432 ; free virtual = 13616
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1031a5983

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2422 ; free virtual = 13606
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.742  | TNS=0.000  | WHS=-0.936 | THS=-102.830|

Phase 2 Router Initialization | Checksum: 1e1491ed5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2422 ; free virtual = 13606

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bc038a98

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2421 ; free virtual = 13605

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 20257fcb6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2420 ; free virtual = 13605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.650  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2171dc4bc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2420 ; free virtual = 13605

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 12e012943

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2420 ; free virtual = 13605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.650  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a40bdd96

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2420 ; free virtual = 13605
Phase 4 Rip-up And Reroute | Checksum: 1a40bdd96

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2420 ; free virtual = 13605

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a40bdd96

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2420 ; free virtual = 13605

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a40bdd96

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2420 ; free virtual = 13605
Phase 5 Delay and Skew Optimization | Checksum: 1a40bdd96

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2420 ; free virtual = 13605

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ebf12562

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2420 ; free virtual = 13605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.765  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11934cb0a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2420 ; free virtual = 13605
Phase 6 Post Hold Fix | Checksum: 11934cb0a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2420 ; free virtual = 13605

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.814189 %
  Global Horizontal Routing Utilization  = 1.10662 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1861fd170

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2420 ; free virtual = 13605

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1861fd170

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2418 ; free virtual = 13603

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 199c1d5d8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2418 ; free virtual = 13603

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.765  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 199c1d5d8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2418 ; free virtual = 13603
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2418 ; free virtual = 13603

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2418 ; free virtual = 13603
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2012.480 ; gain = 0.000 ; free physical = 2413 ; free virtual = 13603
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.runs/impl_1/adc2dac_ram_offset_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.runs/impl_1/adc2dac_ram_offset_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.runs/impl_1/adc2dac_ram_offset_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file adc2dac_ram_offset_wrapper_power_routed.rpt -pb adc2dac_ram_offset_wrapper_power_summary_routed.pb -rpx adc2dac_ram_offset_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile adc2dac_ram_offset_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./adc2dac_ram_offset_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2249.383 ; gain = 236.902 ; free physical = 2075 ; free virtual = 13265
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 17:19:06 2017...
