{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695627574102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695627574102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 13:09:34 2023 " "Processing started: Mon Sep 25 13:09:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695627574102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1695627574102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd_to_excess_three -c bcd_to_excess_three --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd_to_excess_three -c bcd_to_excess_three --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1695627574103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1695627574512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1695627574512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_excess_three.v 2 2 " "Found 2 design units, including 2 entities, in source file bcd_to_excess_three.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_excess_three " "Found entity 1: bcd_to_excess_three" {  } { { "bcd_to_excess_three.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_to_excess_three/bcd_to_excess_three.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695627581562 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd_to_x3 " "Found entity 2: bcd_to_x3" {  } { { "bcd_to_excess_three.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_to_excess_three/bcd_to_excess_three.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695627581562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695627581562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_excess_three_test.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_excess_three_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_excess_three_test " "Found entity 1: bcd_to_excess_three_test" {  } { { "bcd_to_excess_three_test.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_to_excess_three/bcd_to_excess_three_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695627581562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695627581562 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog2.v " "Can't analyze file -- file Verilog2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1695627581562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd_to_excess_three " "Elaborating entity \"bcd_to_excess_three\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1695627581593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_x3 bcd_to_x3:g1 " "Elaborating entity \"bcd_to_x3\" for hierarchy \"bcd_to_x3:g1\"" {  } { { "bcd_to_excess_three.v" "g1" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_to_excess_three/bcd_to_excess_three.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695627581593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695627581625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 13:09:41 2023 " "Processing ended: Mon Sep 25 13:09:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695627581625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695627581625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695627581625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1695627581625 ""}
