<?xml version='1.0'?>
<signals>
	<signal>
		<gate>\a_valid~regout</gate>
		<simgen>data_format_adapter_a_valid_13q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[7]</gate>
		<simgen>data_format_adapter_a_data0_7_14q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[6]</gate>
		<simgen>data_format_adapter_a_data0_6_15q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[5]</gate>
		<simgen>data_format_adapter_a_data0_5_16q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[4]</gate>
		<simgen>data_format_adapter_a_data0_4_17q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[3]</gate>
		<simgen>data_format_adapter_a_data0_3_18q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[2]</gate>
		<simgen>data_format_adapter_a_data0_2_19q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[1]</gate>
		<simgen>data_format_adapter_a_data0_1_20q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[0]</gate>
		<simgen>data_format_adapter_a_data0_0_21q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_startofpacket~regout</gate>
		<simgen>data_format_adapter_a_startofpacket_22q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_endofpacket~regout</gate>
		<simgen>data_format_adapter_a_endofpacket_23q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\in_ready_d1~regout</gate>
		<simgen>data_format_adapter_in_ready_d1_25q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\state_d1[1]</gate>
		<simgen>data_format_adapter_state_d1_1_26q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\state_d1[0]</gate>
		<simgen>data_format_adapter_state_d1_0_52q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\state_register[1]</gate>
		<simgen>data_format_adapter_state_register_1_53q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\state_register[0]</gate>
		<simgen>data_format_adapter_state_register_0_54q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\sop_register~regout</gate>
		<simgen>data_format_adapter_sop_register_55q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data0_register[7]</gate>
		<simgen>data_format_adapter_data0_register_7_56q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data0_register[6]</gate>
		<simgen>data_format_adapter_data0_register_6_57q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data0_register[5]</gate>
		<simgen>data_format_adapter_data0_register_5_58q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data0_register[4]</gate>
		<simgen>data_format_adapter_data0_register_4_59q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data0_register[3]</gate>
		<simgen>data_format_adapter_data0_register_3_60q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data0_register[2]</gate>
		<simgen>data_format_adapter_data0_register_2_61q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data0_register[1]</gate>
		<simgen>data_format_adapter_data0_register_1_62q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data0_register[0]</gate>
		<simgen>data_format_adapter_data0_register_0_63q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data1_register[7]</gate>
		<simgen>data_format_adapter_data1_register_7_64q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data1_register[6]</gate>
		<simgen>data_format_adapter_data1_register_6_65q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data1_register[5]</gate>
		<simgen>data_format_adapter_data1_register_5_66q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data1_register[4]</gate>
		<simgen>data_format_adapter_data1_register_4_67q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data1_register[3]</gate>
		<simgen>data_format_adapter_data1_register_3_68q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data1_register[2]</gate>
		<simgen>data_format_adapter_data1_register_2_69q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data1_register[1]</gate>
		<simgen>data_format_adapter_data1_register_1_70q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data1_register[0]</gate>
		<simgen>data_format_adapter_data1_register_0_71q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data2_register[7]</gate>
		<simgen>data_format_adapter_data2_register_7_72q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data2_register[6]</gate>
		<simgen>data_format_adapter_data2_register_6_73q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data2_register[5]</gate>
		<simgen>data_format_adapter_data2_register_5_74q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data2_register[4]</gate>
		<simgen>data_format_adapter_data2_register_4_75q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data2_register[3]</gate>
		<simgen>data_format_adapter_data2_register_3_76q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data2_register[2]</gate>
		<simgen>data_format_adapter_data2_register_2_77q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data2_register[1]</gate>
		<simgen>data_format_adapter_data2_register_1_78q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\data2_register[0]</gate>
		<simgen>data_format_adapter_data2_register_0_220q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_empty[0]~reg0</gate>
		<simgen>data_format_adapter_out_empty_0_reg0_221q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_valid~reg0~regout</gate>
		<simgen>data_format_adapter_out_valid_reg0_222q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[31]~reg0</gate>
		<simgen>data_format_adapter_out_data_31_reg0_223q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[30]~reg0</gate>
		<simgen>data_format_adapter_out_data_30_reg0_224q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[29]~reg0</gate>
		<simgen>data_format_adapter_out_data_29_reg0_225q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[28]~reg0</gate>
		<simgen>data_format_adapter_out_data_28_reg0_226q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[27]~reg0</gate>
		<simgen>data_format_adapter_out_data_27_reg0_227q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[26]~reg0</gate>
		<simgen>data_format_adapter_out_data_26_reg0_228q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[25]~reg0</gate>
		<simgen>data_format_adapter_out_data_25_reg0_229q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[24]~reg0</gate>
		<simgen>data_format_adapter_out_data_24_reg0_230q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[23]~reg0</gate>
		<simgen>data_format_adapter_out_data_23_reg0_231q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[22]~reg0</gate>
		<simgen>data_format_adapter_out_data_22_reg0_232q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[21]~reg0</gate>
		<simgen>data_format_adapter_out_data_21_reg0_233q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[20]~reg0</gate>
		<simgen>data_format_adapter_out_data_20_reg0_234q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[19]~reg0</gate>
		<simgen>data_format_adapter_out_data_19_reg0_235q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[18]~reg0</gate>
		<simgen>data_format_adapter_out_data_18_reg0_236q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[17]~reg0</gate>
		<simgen>data_format_adapter_out_data_17_reg0_237q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[16]~reg0</gate>
		<simgen>data_format_adapter_out_data_16_reg0_238q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[15]~reg0</gate>
		<simgen>data_format_adapter_out_data_15_reg0_239q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[14]~reg0</gate>
		<simgen>data_format_adapter_out_data_14_reg0_240q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[13]~reg0</gate>
		<simgen>data_format_adapter_out_data_13_reg0_241q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[12]~reg0</gate>
		<simgen>data_format_adapter_out_data_12_reg0_242q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[11]~reg0</gate>
		<simgen>data_format_adapter_out_data_11_reg0_243q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[10]~reg0</gate>
		<simgen>data_format_adapter_out_data_10_reg0_244q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[9]~reg0</gate>
		<simgen>data_format_adapter_out_data_9_reg0_245q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[8]~reg0</gate>
		<simgen>data_format_adapter_out_data_8_reg0_246q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[7]~reg0</gate>
		<simgen>data_format_adapter_out_data_7_reg0_247q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[6]~reg0</gate>
		<simgen>data_format_adapter_out_data_6_reg0_248q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[5]~reg0</gate>
		<simgen>data_format_adapter_out_data_5_reg0_249q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[4]~reg0</gate>
		<simgen>data_format_adapter_out_data_4_reg0_250q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[3]~reg0</gate>
		<simgen>data_format_adapter_out_data_3_reg0_251q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[2]~reg0</gate>
		<simgen>data_format_adapter_out_data_2_reg0_252q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[1]~reg0</gate>
		<simgen>data_format_adapter_out_data_1_reg0_253q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[0]~reg0</gate>
		<simgen>data_format_adapter_out_data_0_reg0_254q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_startofpacket~reg0~regout</gate>
		<simgen>data_format_adapter_out_startofpacket_reg0_255q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_endofpacket~reg0~regout</gate>
		<simgen>data_format_adapter_out_endofpacket_reg0_256q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_empty[1]~reg0</gate>
		<simgen>data_format_adapter_out_empty_1_reg0_257q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
</signals>
