<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element ram_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element ram_1
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element ram_controller_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element ram_qsys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone V";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CGTFD9E5F35C7" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="7_H5" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface
   name="ram_controller_0_addr_in"
   internal="ram_controller_0.ADDR_in"
   type="conduit"
   dir="end" />
 <interface
   name="ram_controller_0_data_in_in"
   internal="ram_controller_0.DATA_IN_in"
   type="conduit"
   dir="end" />
 <interface
   name="ram_controller_0_data_out_out"
   internal="ram_controller_0.DATA_OUT_out"
   type="conduit"
   dir="end" />
 <interface
   name="ram_controller_0_r_en_in"
   internal="ram_controller_0.R_EN_in"
   type="conduit"
   dir="end" />
 <interface
   name="ram_controller_0_w_en_in"
   internal="ram_controller_0.W_EN_in"
   type="conduit"
   dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <module name="clk_0" kind="clock_source" version="21.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="ram_0" kind="ram" version="1.0" enabled="1" />
 <module name="ram_1" kind="ram" version="1.0" enabled="1" />
 <module
   name="ram_controller_0"
   kind="ram_controller"
   version="1.0"
   enabled="1" />
 <connection kind="clock" version="21.1" start="clk_0.clk" end="ram_0.clock" />
 <connection kind="clock" version="21.1" start="clk_0.clk" end="ram_1.clock" />
 <connection
   kind="clock"
   version="21.1"
   start="clk_0.clk"
   end="ram_controller_0.clock" />
 <connection
   kind="conduit"
   version="21.1"
   start="ram_controller_0.DATA_OUT_in"
   end="ram_1.q">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="21.1"
   start="ram_controller_0.R_EN_out"
   end="ram_1.rden">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="21.1"
   start="ram_controller_0.W_EN_out"
   end="ram_1.wren">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="21.1"
   start="ram_1.address"
   end="ram_controller_0.ADDR_out">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="21.1"
   start="ram_1.data"
   end="ram_controller_0.DATA_IN_out">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
