!SESSION 2024-11-07 20:08:17.336 -----------------------------------------------
eclipse.buildId=2023.2
java.version=11.0.16.1
java.vendor=Eclipse Adoptium
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Command-line arguments:  -os win32 -ws win32 -arch x86_64

This is a continuation of log file D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\.metadata\.bak_0.log
Created Time: 2024-11-07 20:28:06.880

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:06.881
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:06.905
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1], Result: [null, {"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI_FULL": {"name": "axi_fifo_mm_s_0",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "S_AXI_FULL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:06.907
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_ENABLED], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:06.909
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:06.909
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:06.921
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:06.922
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:06.924
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:06.924
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:06.926
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:06.926
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_FREQ], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:06.928
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_FREQ], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:06.928
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:06.930
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_CPU_CLK_FREQ_HZ], Result: [null, 1333333008]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:06.930
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:06.971
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Receive FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the  Receive FIFO is corrupted.   0 - No interrupt pending   1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Transmit FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the Transmit FIFO is corrupted.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354560,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BEE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BEE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BEE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BEE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354564,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354568,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354572,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354576,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354580,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354584,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354588,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354592,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354596,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354600,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354604,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354608,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354612,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354616,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354620,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354624,
},
"TFEC": {"description": "Configure ECC options for Transmit FIFO",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "TRansmit FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BETF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BETF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354628,
},
"TFEEC": {"description": "Transmit FIFO ECC 2Bit Error Counter (TFE2BEC 31:16) and Transmit FIFO ECC 1Bit Error Counter(TFE1BEC 15:0)",
"address_offset": "0x48",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354632,
},
"RFEC": {"description": "Configure ECC options for Receive FIFO",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BERF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BERF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354636,
},
"RFEEC": {"description": "Receive FIFO ECC 2Bit Error Counter (RFE2BEC 31:16) and Receive FIFO ECC 1Bit Error Counter(RFE1BEC 15:0)",
"address_offset": "0x50",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354640,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485632,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485636,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485640,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485648,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485652,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485656,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_efuse": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:06.973
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:06.996
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2], Result: [null, {"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI_FULL": {"name": "axi_fifo_mm_s_0",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "S_AXI_FULL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:06.998
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_ENABLED], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.000
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.001
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_EVENT_COUNTERS], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.015
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.015
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.017
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.018
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_COUNTER_WIDTH], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.019
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.019
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_FREQ], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.021
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_FREQ], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.021
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_CPU_CLK_FREQ_HZ], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.023
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_CPU_CLK_FREQ_HZ], Result: [null, 1333333008]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.023
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.064
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Receive FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the  Receive FIFO is corrupted.   0 - No interrupt pending   1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Transmit FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the Transmit FIFO is corrupted.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354560,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BEE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BEE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BEE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BEE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354564,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354568,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354572,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354576,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354580,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354584,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354588,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354592,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354596,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354600,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354604,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354608,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354612,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354616,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354620,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354624,
},
"TFEC": {"description": "Configure ECC options for Transmit FIFO",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "TRansmit FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BETF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BETF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354628,
},
"TFEEC": {"description": "Transmit FIFO ECC 2Bit Error Counter (TFE2BEC 31:16) and Transmit FIFO ECC 1Bit Error Counter(TFE1BEC 15:0)",
"address_offset": "0x48",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354632,
},
"RFEC": {"description": "Configure ECC options for Receive FIFO",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BERF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BERF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354636,
},
"RFEEC": {"description": "Receive FIFO ECC 2Bit Error Counter (RFE2BEC 31:16) and Receive FIFO ECC 1Bit Error Counter(RFE1BEC 15:0)",
"address_offset": "0x50",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354640,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485632,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485636,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485640,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485648,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485652,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485656,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_efuse": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.066
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.090
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3], Result: [null, {"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI_FULL": {"name": "axi_fifo_mm_s_0",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "S_AXI_FULL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.092
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_ENABLED], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.094
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.095
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_EVENT_COUNTERS], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.108
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.108
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.110
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.111
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_COUNTER_WIDTH], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.113
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.113
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_FREQ], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.115
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_FREQ], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.115
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_CPU_CLK_FREQ_HZ], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.117
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_CPU_CLK_FREQ_HZ], Result: [null, 1333333008]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.117
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.157
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Receive FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the  Receive FIFO is corrupted.   0 - No interrupt pending   1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Transmit FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the Transmit FIFO is corrupted.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354560,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BEE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BEE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BEE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BEE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354564,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354568,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354572,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354576,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354580,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354584,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354588,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354592,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354596,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354600,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354604,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354608,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354612,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354616,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354620,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354624,
},
"TFEC": {"description": "Configure ECC options for Transmit FIFO",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "TRansmit FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BETF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BETF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354628,
},
"TFEEC": {"description": "Transmit FIFO ECC 2Bit Error Counter (TFE2BEC 31:16) and Transmit FIFO ECC 1Bit Error Counter(TFE1BEC 15:0)",
"address_offset": "0x48",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354632,
},
"RFEC": {"description": "Configure ECC options for Receive FIFO",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BERF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BERF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354636,
},
"RFEEC": {"description": "Receive FIFO ECC 2Bit Error Counter (RFE2BEC 31:16) and Receive FIFO ECC 1Bit Error Counter(RFE1BEC 15:0)",
"address_offset": "0x50",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354640,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485632,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485636,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485640,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485648,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485652,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485656,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_efuse": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_1": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm": {},
"psu_r5_0_btcm": {},
"psu_r5_ddr_0": {},
"psu_r5_tcm_ram_0": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.158
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.183
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0], Result: [null, {"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI_FULL": {"name": "axi_fifo_mm_s_0",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "S_AXI_FULL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_1": {"name": "psu_ipi_1",
"base": "0xFF310000",
"high": "0xFF31FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_0_atcm_MEM_0": {"name": "psu_r5_0_atcm",
"base": "0x0",
"high": "0xFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_0_btcm_MEM_0": {"name": "psu_r5_0_btcm",
"base": "0x20000",
"high": "0x2FFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_ddr_0_MEM_0": {"name": "psu_r5_ddr_0",
"base": "0x100000",
"high": "0x7FEFFFFF",
"size": "2145386496",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_tcm_ram_0_MEM_0": {"name": "psu_r5_tcm_ram_0",
"base": "0x0",
"high": "0x0003FFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.185
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_ENABLED], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.187
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.187
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.201
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.202
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.204
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.204
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.206
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.206
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_FREQ], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.208
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_FREQ], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.208
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.210
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_CPU_CLK_FREQ_HZ], Result: [null, 533328002]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.210
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.250
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Receive FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the  Receive FIFO is corrupted.   0 - No interrupt pending   1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Transmit FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the Transmit FIFO is corrupted.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354560,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BEE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BEE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BEE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BEE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354564,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354568,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354572,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354576,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354580,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354584,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354588,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354592,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354596,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354600,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354604,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354608,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354612,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354616,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354620,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354624,
},
"TFEC": {"description": "Configure ECC options for Transmit FIFO",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "TRansmit FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BETF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BETF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354628,
},
"TFEEC": {"description": "Transmit FIFO ECC 2Bit Error Counter (TFE2BEC 31:16) and Transmit FIFO ECC 1Bit Error Counter(TFE1BEC 15:0)",
"address_offset": "0x48",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354632,
},
"RFEC": {"description": "Configure ECC options for Receive FIFO",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BERF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BERF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354636,
},
"RFEEC": {"description": "Receive FIFO ECC 2Bit Error Counter (RFE2BEC 31:16) and Receive FIFO ECC 1Bit Error Counter(RFE1BEC 15:0)",
"address_offset": "0x50",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354640,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485632,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485636,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485640,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485648,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485652,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485656,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_efuse": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_2": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_1_atcm": {},
"psu_r5_1_btcm": {},
"psu_r5_ddr_0": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.252
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.277
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1], Result: [null, {"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI_FULL": {"name": "axi_fifo_mm_s_0",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "S_AXI_FULL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_2": {"name": "psu_ipi_2",
"base": "0xFF320000",
"high": "0xFF32FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_1_atcm_MEM_0": {"name": "psu_r5_1_atcm",
"base": "0x0",
"high": "0xFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_1_btcm_MEM_0": {"name": "psu_r5_1_btcm",
"base": "0x20000",
"high": "0x2FFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_ddr_0_MEM_0": {"name": "psu_r5_ddr_0",
"base": "0x100000",
"high": "0x7FEFFFFF",
"size": "2145386496",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.278
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_ENABLED], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.281
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.281
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.283
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.283
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.285
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.285
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.287
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.288
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_FREQ], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.289
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_FREQ], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.289
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.291
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_CPU_CLK_FREQ_HZ], Result: [null, 533328002]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.291
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_pmu_0], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.332
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_pmu_0], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Receive FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the  Receive FIFO is corrupted.   0 - No interrupt pending   1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Transmit FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the Transmit FIFO is corrupted.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354560,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BEE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BEE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BEE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BEE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354564,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354568,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354572,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354576,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354580,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354584,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354588,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354592,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354596,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354600,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354604,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354608,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354612,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354616,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354620,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354624,
},
"TFEC": {"description": "Configure ECC options for Transmit FIFO",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "TRansmit FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BETF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BETF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354628,
},
"TFEEC": {"description": "Transmit FIFO ECC 2Bit Error Counter (TFE2BEC 31:16) and Transmit FIFO ECC 1Bit Error Counter(TFE1BEC 15:0)",
"address_offset": "0x48",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354632,
},
"RFEC": {"description": "Configure ECC options for Receive FIFO",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BERF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BERF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354636,
},
"RFEEC": {"description": "Receive FIFO ECC 2Bit Error Counter (RFE2BEC 31:16) and Receive FIFO ECC 1Bit Error Counter(RFE1BEC 15:0)",
"address_offset": "0x50",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354640,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485632,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485636,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485640,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485648,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485652,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485656,
},
},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_bbram_0": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_efuse": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_3": {},
"psu_ipi_4": {},
"psu_ipi_5": {},
"psu_ipi_6": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_pmu_iomodule": {},
"psu_pmu_ram": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.334
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_pmu_0], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.360
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_pmu_0], Result: [null, {"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI_FULL": {"name": "axi_fifo_mm_s_0",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "S_AXI_FULL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_3": {"name": "psu_ipi_3",
"base": "0xFF330000",
"high": "0xFF330FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_4": {"name": "psu_ipi_4",
"base": "0xFF331000",
"high": "0xFF331FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_5": {"name": "psu_ipi_5",
"base": "0xFF332000",
"high": "0xFF332FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_6": {"name": "psu_ipi_6",
"base": "0xFF333000",
"high": "0xFF333FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_iomodule": {"name": "psu_pmu_iomodule",
"base": "0xFFD40000",
"high": "0xFFD5FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_bbram_0_MEM_0": {"name": "psu_bbram_0",
"base": "0xFFCD0000",
"high": "0xFFCDFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x7FF00000",
"high": "0x7FFFFFFF",
"size": "1048576",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_1": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_1",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_ram_MEM_0": {"name": "psu_pmu_ram",
"base": "0xFFDC0000",
"high": "0xFFDDFFFF",
"size": "131072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.361
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_pmu_0 C_DEBUG_ENABLED], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.363
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_pmu_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.364
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_pmu_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.365
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_pmu_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.366
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_pmu_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.368
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_pmu_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.368
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_pmu_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.369
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_pmu_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.370
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_pmu_0 C_FREQ], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.372
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_pmu_0 C_FREQ], Result: [null, 180000000]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.372
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_pmu_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.373
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_pmu_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.375
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_0], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.377
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_0], Result: [null, axi_fifo_mm_s_0 axi_timer_0 psu_acpu_gic psu_adma_0 psu_adma_1 psu_adma_2 psu_adma_3 psu_adma_4 psu_adma_5 psu_adma_6 psu_adma_7 psu_afi_0 psu_afi_1 psu_afi_2 psu_afi_3 psu_afi_4 psu_afi_5 psu_afi_6 psu_ams psu_apm_0 psu_apm_1 psu_apm_2 psu_apm_5 psu_apu psu_cci_gpv psu_cci_reg psu_coresight_0 psu_crf_apb psu_crl_apb psu_csu_0 psu_csudma psu_ctrl_ipi psu_ddr_0 psu_ddr_1 psu_ddr_phy psu_ddr_qos_ctrl psu_ddr_xmpu0_cfg psu_ddr_xmpu1_cfg psu_ddr_xmpu2_cfg psu_ddr_xmpu3_cfg psu_ddr_xmpu4_cfg psu_ddr_xmpu5_cfg psu_ddrc_0 psu_efuse psu_fpd_gpv psu_fpd_slcr psu_fpd_slcr_secure psu_fpd_xmpu_cfg psu_fpd_xmpu_sink psu_gdma_0 psu_gdma_1 psu_gdma_2 psu_gdma_3 psu_gdma_4 psu_gdma_5 psu_gdma_6 psu_gdma_7 psu_gpio_0 psu_gpu psu_i2c_1 psu_iou_scntr psu_iou_scntrs psu_iousecure_slcr psu_iouslcr_0 psu_ipi_0 psu_lpd_slcr psu_lpd_slcr_secure psu_lpd_xppu psu_lpd_xppu_sink psu_mbistjtag psu_message_buffers psu_ocm psu_ocm_ram_0 psu_ocm_xmpu_cfg psu_pmu_global_0 psu_qspi_0 psu_qspi_linear_0 psu_r5_0_atcm_global psu_r5_0_btcm_global psu_r5_1_atcm_global psu_r5_1_btcm_global psu_r5_tcm_ram_global psu_rcpu_gic psu_rpu psu_rsa psu_rtc psu_serdes psu_siou psu_smmu_gpv psu_smmu_reg psu_spi_1 psu_ttc_0 psu_ttc_1 psu_ttc_2 psu_ttc_3 psu_uart_1 psu_wdt_0 psu_wdt_1]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.378
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.381
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.382
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_0 C_S_AXI_BASEADDR], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.384
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_0 C_S_AXI_BASEADDR], Result: [null, 0xFD0B0000]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.384
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_0 C_ENABLE_PROFILE], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.386
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_0 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.386
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_0 C_ENABLE_ADVANCED], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.388
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_0 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.388
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_0 C_NUM_OF_COUNTERS], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.390
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_0 C_NUM_OF_COUNTERS], Result: [null, 10]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.390
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.394
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.394
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_1 C_S_AXI_BASEADDR], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.396
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_1 C_S_AXI_BASEADDR], Result: [null, 0xFFA00000]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.396
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_1 C_ENABLE_PROFILE], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.398
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_1 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.398
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_1 C_ENABLE_ADVANCED], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.400
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_1 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.400
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_1 C_NUM_OF_COUNTERS], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.402
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_1 C_NUM_OF_COUNTERS], Result: [null, 3]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.403
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.405
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.406
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_2 C_S_AXI_BASEADDR], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.407
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_2 C_S_AXI_BASEADDR], Result: [null, 0xFFA10000]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.408
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_2 C_ENABLE_PROFILE], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.410
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_2 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.410
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_2 C_ENABLE_ADVANCED], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.412
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_2 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.412
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_2 C_NUM_OF_COUNTERS], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.414
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_2 C_NUM_OF_COUNTERS], Result: [null, 3]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.414
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.418
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.418
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_5 C_S_AXI_BASEADDR], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.420
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_5 C_S_AXI_BASEADDR], Result: [null, 0xFD490000]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.420
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_5 C_ENABLE_PROFILE], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.421
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_5 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.422
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_5 C_ENABLE_ADVANCED], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.423
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_5 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.423
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_5 C_NUM_OF_COUNTERS], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.425
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_apm_5 C_NUM_OF_COUNTERS], Result: [null, 3]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.425
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa zynq_ultra_ps_e_0 PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.427
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa zynq_ultra_ps_e_0 PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ], Result: [null, 249.997498]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:07.429
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY org.eclipse.tcf 4 0 2024-11-07 20:28:09.677
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 20:28:09.728
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 20:28:09.729
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 20:28:09.729
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:09.729
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY org.eclipse.tcf 4 0 2024-11-07 20:28:09.730
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:09.731
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.163
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.166
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.237
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.238
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.251
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.262
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.268
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.269
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.281
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.396
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.402
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.403
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.420
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.421
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.427
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.427
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.441
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.442
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.447
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.447
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.463
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.464
!MESSAGE XSCT Command: [version -server], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.465
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.465
!MESSAGE XSCT Command: [version], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.466
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:46
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.467
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.472
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.473
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.489
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.490
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level == 0}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.507
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level == 0}], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.508
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.509
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.510
!MESSAGE XSCT Command: [source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.512
!MESSAGE XSCT command with result: [source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.512
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.664
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:10.666
!MESSAGE XSCT Command: [rst -system], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:11.102
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:11.103
!MESSAGE XSCT Command: [after 3000], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:14.130
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:14.155
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:14.162
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:14.162
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:14.176
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:14.181
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:14.373
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:14.374
!MESSAGE XSCT Command: [fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:18.991
!MESSAGE XSCT command with result: [fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:19.005
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:19.169
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:19.170
!MESSAGE XSCT Command: [loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:19.694
!MESSAGE XSCT command with result: [loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Result: [null, design_1_wrapper_2]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:19.695
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:19.697
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:19.697
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:19.702
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:19.703
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:19.718
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:19.719
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:19.731
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:19.731
!MESSAGE XSCT Command: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:19.733
!MESSAGE XSCT command with result: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Result: [null, 2]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:29.492
!MESSAGE XSCT Command: [mask_write 0xFF5E0200 0xf000 0], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:29.510
!MESSAGE XSCT command with result: [mask_write 0xFF5E0200 0xf000 0], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:29.511
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:29.520
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:29.521
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:29.559
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:29.561
!MESSAGE XSCT Command: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:30.001
!MESSAGE XSCT command with result: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:30.002
!MESSAGE XSCT Command: [set bp_28_30_fsbl_bp [bpadd -addr &XFsbl_Exit]], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:30.150
!MESSAGE XSCT command with result: [set bp_28_30_fsbl_bp [bpadd -addr &XFsbl_Exit]], Result: [null, 0]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:30.151
!MESSAGE XSCT Command: [con -block -timeout 60], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:31.189
!MESSAGE XSCT command with result: [con -block -timeout 60], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:31.190
!MESSAGE XSCT Command: [bpremove $bp_28_30_fsbl_bp], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:31.212
!MESSAGE XSCT command with result: [bpremove $bp_28_30_fsbl_bp], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:31.213
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:31.226
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:31.226
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:31.272
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:31.273
!MESSAGE XSCT Command: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf], Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:28:31.478
!MESSAGE XSCT command with result: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf], Result: [{Format=Memory write error at 0x0. Cortex-A53 #0: EDITR not ready, Time=1730982511478, Code=1}, ]. Thread: Worker-4: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:07.960
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:07.962
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:07.963
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:07.968
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:07.968
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:07.973
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:07.973
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:07.985
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:07.988
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:07.993
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:07.993
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.005
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.106
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.112
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.112
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.124
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.126
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.130
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.130
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.142
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.144
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.148
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.148
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.160
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.162
!MESSAGE XSCT Command: [version -server], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.162
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.163
!MESSAGE XSCT Command: [version], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.163
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:46
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.164
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.168
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.168
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.180
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.181
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level == 0}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.195
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level == 0}], Result: [null, ]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.196
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.203
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.204
!MESSAGE XSCT Command: [source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.205
!MESSAGE XSCT command with result: [source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.206
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.215
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.215
!MESSAGE XSCT Command: [rst -system], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.416
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:08.416
!MESSAGE XSCT Command: [after 3000], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:11.428
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:11.446
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:11.450
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:11.451
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:11.463
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:11.464
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:11.490
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:11.490
!MESSAGE XSCT Command: [fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:15.925
!MESSAGE XSCT command with result: [fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:15.947
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:15.956
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:15.957
!MESSAGE XSCT Command: [loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:15.968
!MESSAGE XSCT command with result: [loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Result: [null, design_1_wrapper_2]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:15.969
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:15.970
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:15.970
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:15.975
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:15.975
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:15.989
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:15.990
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:15.997
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:15.999
!MESSAGE XSCT Command: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:16.002
!MESSAGE XSCT command with result: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Result: [null, 0]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:16.002
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:16.011
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:16.012
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:16.131
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:16.133
!MESSAGE XSCT Command: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:16.531
!MESSAGE XSCT command with result: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf], Result: [null, ]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:16.532
!MESSAGE XSCT Command: [set bp_29_16_fsbl_bp [bpadd -addr &XFsbl_Exit]], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:16.564
!MESSAGE XSCT command with result: [set bp_29_16_fsbl_bp [bpadd -addr &XFsbl_Exit]], Result: [null, 1]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:16.564
!MESSAGE XSCT Command: [con -block -timeout 60], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:17.644
!MESSAGE XSCT command with result: [con -block -timeout 60], Result: [null, ]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:17.645
!MESSAGE XSCT Command: [bpremove $bp_29_16_fsbl_bp], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:17.656
!MESSAGE XSCT command with result: [bpremove $bp_29_16_fsbl_bp], Result: [null, ]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:17.657
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:17.665
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:17.666
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:17.709
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:17.709
!MESSAGE XSCT Command: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:18.259
!MESSAGE XSCT command with result: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf], Result: [null, ]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:18.260
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:18.261
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:18.370
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:18.387
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:18.387
!MESSAGE XSCT Command: [con], Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:29:18.413
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-14: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-07 20:29:18.417
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:31:47.727
!MESSAGE XSCT Command: [disconnect tcfchan#6], Thread: Thread-337

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:31:47.731
!MESSAGE XSCT command with result: [disconnect tcfchan#6], Result: [null, ]. Thread: Thread-337

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:33:56.554
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:33:56.558
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:33:56.558
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:33:56.562
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-07 20:33:56.562
!MESSAGE Generating MD5 hash for file: D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\ceg5203_project\export\ceg5203_project\sw\ceg5203_project\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:33:56.565
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:33:56.567
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:03.801
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY org.eclipse.tcf 4 0 2024-11-07 20:34:06.003
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 20:34:06.003
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 20:34:06.004
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 20:34:06.004
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 20:34:06.004
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.047
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.047
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.387
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.389
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.397
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.399
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.412
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.415
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.420
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.420
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.433
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.534
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.539
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.540
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.553
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.553
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.558
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.558
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.571
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.571
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.576
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.576
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.588
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.589
!MESSAGE XSCT Command: [version -server], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.590
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.590
!MESSAGE XSCT Command: [version], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.591
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:46
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.591
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.596
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.596
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.609
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.610
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level == 0}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.623
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level == 0}], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.624
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.631
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.632
!MESSAGE XSCT Command: [source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.633
!MESSAGE XSCT command with result: [source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.633
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.642
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.643
!MESSAGE XSCT Command: [rst -system], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.826
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:06.827
!MESSAGE XSCT Command: [after 3000], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:09.846
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:09.863
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:09.868
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:09.868
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:09.880
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:09.882
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:10.065
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:10.066
!MESSAGE XSCT Command: [fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:14.639
!MESSAGE XSCT command with result: [fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:14.663
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:14.671
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:14.672
!MESSAGE XSCT Command: [loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:14.706
!MESSAGE XSCT command with result: [loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Result: [null, design_1_wrapper_2]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:14.706
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:14.707
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:14.708
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:14.712
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:14.713
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:14.725
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:14.726
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:14.733
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:14.734
!MESSAGE XSCT Command: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:14.737
!MESSAGE XSCT command with result: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Result: [null, 0]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:14.737
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:14.747
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:14.748
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:14.854
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:14.855
!MESSAGE XSCT Command: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:15.302
!MESSAGE XSCT command with result: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:15.302
!MESSAGE XSCT Command: [set bp_34_15_fsbl_bp [bpadd -addr &XFsbl_Exit]], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:15.335
!MESSAGE XSCT command with result: [set bp_34_15_fsbl_bp [bpadd -addr &XFsbl_Exit]], Result: [null, 2]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:15.335
!MESSAGE XSCT Command: [con -block -timeout 60], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:16.372
!MESSAGE XSCT command with result: [con -block -timeout 60], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:16.373
!MESSAGE XSCT Command: [bpremove $bp_34_15_fsbl_bp], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:16.386
!MESSAGE XSCT command with result: [bpremove $bp_34_15_fsbl_bp], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:16.386
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:16.544
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:16.545
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:16.600
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:16.600
!MESSAGE XSCT Command: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:17.154
!MESSAGE XSCT command with result: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:17.155
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:17.156
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:17.229
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:17.240
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:17.241
!MESSAGE XSCT Command: [con], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:34:17.278
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-07 20:34:17.279
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '2'

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:35:05.364
!MESSAGE XSCT Command: [disconnect tcfchan#7], Thread: Thread-427

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:35:05.367
!MESSAGE XSCT command with result: [disconnect tcfchan#7], Result: [null, ]. Thread: Thread-427

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:35:50.503
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:35:50.508
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:35:50.508
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:35:50.511
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-07 20:35:50.512
!MESSAGE Generating MD5 hash for file: D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\ceg5203_project\export\ceg5203_project\sw\ceg5203_project\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:35:50.513
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:35:50.516
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-26: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-07 20:36:02.659
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '3'

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:15.476
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY org.eclipse.tcf 4 0 2024-11-07 20:36:17.699
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 20:36:17.701
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 20:36:17.701
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 20:36:17.702
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 20:36:17.702
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 20:36:17.702
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:17.751
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:17.752
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.109
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.110
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.115
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.115
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.129
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.132
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.137
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.137
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.151
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.253
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.258
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.259
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.272
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.272
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.277
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.278
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.291
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.292
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.296
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.297
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.313
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.313
!MESSAGE XSCT Command: [version -server], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.315
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.315
!MESSAGE XSCT Command: [version], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.316
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:46
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.316
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.321
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.321
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.335
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.336
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level == 0}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.350
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level == 0}], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.351
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.352
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.353
!MESSAGE XSCT Command: [source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.354
!MESSAGE XSCT command with result: [source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.355
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.515
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.516
!MESSAGE XSCT Command: [rst -system], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.696
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:18.697
!MESSAGE XSCT Command: [after 3000], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:21.716
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:21.739
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:21.743
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:21.744
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:21.757
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:21.759
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:21.933
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:21.934
!MESSAGE XSCT Command: [fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:26.518
!MESSAGE XSCT command with result: [fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:26.543
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:26.556
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:26.556
!MESSAGE XSCT Command: [loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:26.605
!MESSAGE XSCT command with result: [loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Result: [null, design_1_wrapper_2]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:26.606
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:26.607
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:26.608
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:26.613
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:26.613
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:26.628
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:26.628
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:26.647
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:26.648
!MESSAGE XSCT Command: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:26.651
!MESSAGE XSCT command with result: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Result: [null, 0]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:26.652
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:26.661
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:26.661
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:26.778
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:26.779
!MESSAGE XSCT Command: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:27.221
!MESSAGE XSCT command with result: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:27.222
!MESSAGE XSCT Command: [set bp_36_27_fsbl_bp [bpadd -addr &XFsbl_Exit]], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:27.255
!MESSAGE XSCT command with result: [set bp_36_27_fsbl_bp [bpadd -addr &XFsbl_Exit]], Result: [null, 3]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:27.256
!MESSAGE XSCT Command: [con -block -timeout 60], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:28.339
!MESSAGE XSCT command with result: [con -block -timeout 60], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:28.340
!MESSAGE XSCT Command: [bpremove $bp_36_27_fsbl_bp], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:28.353
!MESSAGE XSCT command with result: [bpremove $bp_36_27_fsbl_bp], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:28.353
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:28.498
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:28.498
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:28.555
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:28.556
!MESSAGE XSCT Command: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:29.118
!MESSAGE XSCT command with result: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:29.118
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:29.119
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:29.229
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:29.242
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:29.243
!MESSAGE XSCT Command: [con], Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:36:29.277
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-21: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-07 20:36:29.279
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '3'

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:37:17.100
!MESSAGE XSCT Command: [disconnect tcfchan#9], Thread: Thread-510

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 20:37:17.104
!MESSAGE XSCT command with result: [disconnect tcfchan#9], Result: [null, ]. Thread: Thread-510

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:43:44.663
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Thread: Worker-38: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:43:44.683
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-38: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:43:44.683
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-38: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:43:44.686
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-38: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-07 22:43:44.687
!MESSAGE Generating MD5 hash for file: D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\ceg5203_project\export\ceg5203_project\sw\ceg5203_project\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:43:44.689
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-38: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:43:44.690
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-38: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:54.595
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY org.eclipse.tcf 4 0 2024-11-07 22:44:56.790
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 22:44:56.791
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 22:44:56.791
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 22:44:56.791
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 22:44:56.792
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 22:44:56.792
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:56.841
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:56.841
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.199
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.200
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.206
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.206
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.218
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.221
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.226
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.227
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.239
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.343
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.349
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.350
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.364
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.364
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.369
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.369
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.382
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.383
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.388
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.388
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.402
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.402
!MESSAGE XSCT Command: [version -server], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.403
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.403
!MESSAGE XSCT Command: [version], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.404
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:46
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.404
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.409
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.410
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.422
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.423
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level == 0}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.436
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level == 0}], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.438
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.441
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.442
!MESSAGE XSCT Command: [source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.444
!MESSAGE XSCT command with result: [source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.445
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.588
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:57.589
!MESSAGE XSCT Command: [rst -system], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:58.032
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:44:58.032
!MESSAGE XSCT Command: [after 3000], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:01.062
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:01.080
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:01.086
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:01.086
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:01.101
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:01.102
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:01.267
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:01.268
!MESSAGE XSCT Command: [fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:05.900
!MESSAGE XSCT command with result: [fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:05.926
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:05.938
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:05.938
!MESSAGE XSCT Command: [loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:05.989
!MESSAGE XSCT command with result: [loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Result: [null, design_1_wrapper_2]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:05.990
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:05.991
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:05.991
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:05.997
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:05.997
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:06.010
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:06.011
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:06.166
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:06.167
!MESSAGE XSCT Command: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:06.168
!MESSAGE XSCT command with result: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Result: [null, 2]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:07.783
!MESSAGE XSCT Command: [mask_write 0xFF5E0200 0xf000 0], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:07.789
!MESSAGE XSCT command with result: [mask_write 0xFF5E0200 0xf000 0], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:07.790
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:07.800
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:07.801
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:07.836
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:07.838
!MESSAGE XSCT Command: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:08.278
!MESSAGE XSCT command with result: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:08.279
!MESSAGE XSCT Command: [set bp_45_8_fsbl_bp [bpadd -addr &XFsbl_Exit]], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:08.310
!MESSAGE XSCT command with result: [set bp_45_8_fsbl_bp [bpadd -addr &XFsbl_Exit]], Result: [null, 4]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:08.311
!MESSAGE XSCT Command: [con -block -timeout 60], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:09.353
!MESSAGE XSCT command with result: [con -block -timeout 60], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:09.354
!MESSAGE XSCT Command: [bpremove $bp_45_8_fsbl_bp], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:09.367
!MESSAGE XSCT command with result: [bpremove $bp_45_8_fsbl_bp], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:09.368
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:09.377
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:09.377
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:09.420
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:09.420
!MESSAGE XSCT Command: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:09.620
!MESSAGE XSCT command with result: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf], Result: [{Format=Memory write error at 0x0. Cortex-A53 #0: EDITR not ready, Time=1730990709619, Code=1}, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:33.922
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:33.923
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:33.924
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:33.928
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:33.929
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:33.933
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:33.934
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:33.946
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:33.949
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:33.954
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:33.954
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:33.966
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.068
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.073
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.073
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.086
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.087
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.091
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.091
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.105
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.105
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.110
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.110
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.124
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.124
!MESSAGE XSCT Command: [version -server], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.125
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.126
!MESSAGE XSCT Command: [version], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.126
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:46
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.126
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.130
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.131
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.145
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.145
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level == 0}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.157
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level == 0}], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.159
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.173
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.174
!MESSAGE XSCT Command: [source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.176
!MESSAGE XSCT command with result: [source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.176
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.185
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.185
!MESSAGE XSCT Command: [rst -system], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.386
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:34.387
!MESSAGE XSCT Command: [after 3000], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:37.394
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:37.412
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:37.417
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:37.417
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:37.430
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:37.431
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:37.457
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:37.458
!MESSAGE XSCT Command: [fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:41.903
!MESSAGE XSCT command with result: [fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:41.929
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:41.937
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:41.938
!MESSAGE XSCT Command: [loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:41.949
!MESSAGE XSCT command with result: [loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Result: [null, design_1_wrapper_2]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:41.949
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:41.950
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:41.951
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:41.957
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:41.958
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:41.971
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:41.971
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:41.980
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:41.980
!MESSAGE XSCT Command: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:41.983
!MESSAGE XSCT command with result: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Result: [null, 0]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:41.984
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:41.992
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:41.993
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:42.111
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:42.112
!MESSAGE XSCT Command: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:42.511
!MESSAGE XSCT command with result: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:42.512
!MESSAGE XSCT Command: [set bp_45_42_fsbl_bp [bpadd -addr &XFsbl_Exit]], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:42.550
!MESSAGE XSCT command with result: [set bp_45_42_fsbl_bp [bpadd -addr &XFsbl_Exit]], Result: [null, 5]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:42.551
!MESSAGE XSCT Command: [con -block -timeout 60], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:43.586
!MESSAGE XSCT command with result: [con -block -timeout 60], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:43.587
!MESSAGE XSCT Command: [bpremove $bp_45_42_fsbl_bp], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:43.597
!MESSAGE XSCT command with result: [bpremove $bp_45_42_fsbl_bp], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:43.598
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:43.606
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:43.607
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:43.636
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:43.637
!MESSAGE XSCT Command: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:44.196
!MESSAGE XSCT command with result: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:44.197
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:44.198
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:44.293
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:44.302
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:44.303
!MESSAGE XSCT Command: [con], Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:45:44.333
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-39: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-07 22:45:44.334
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '4'

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:50:34.050
!MESSAGE XSCT Command: [disconnect tcfchan#10], Thread: Thread-662

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:50:34.054
!MESSAGE XSCT command with result: [disconnect tcfchan#10], Result: [null, ]. Thread: Thread-662

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:25.799
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Thread: Worker-22: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:25.804
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-22: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:25.805
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-22: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:25.809
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-22: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-07 22:52:25.810
!MESSAGE Generating MD5 hash for file: D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\ceg5203_project\export\ceg5203_project\sw\ceg5203_project\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:25.812
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-22: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:25.814
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-22: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:33.620
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY org.eclipse.tcf 4 0 2024-11-07 22:52:35.838
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 22:52:35.839
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 22:52:35.840
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 22:52:35.840
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 22:52:35.840
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 22:52:35.840
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:35.886
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#11]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:35.887
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.248
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.248
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.256
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.257
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.269
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.271
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.276
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.276
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.288
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.390
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.395
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.396
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.408
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.409
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.413
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.413
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.426
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.427
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.431
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.431
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.444
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.444
!MESSAGE XSCT Command: [version -server], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.445
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.445
!MESSAGE XSCT Command: [version], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.447
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:46
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.447
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.451
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.452
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.464
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.465
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level == 0}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.478
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level == 0}], Result: [null, ]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.479
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.489
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.490
!MESSAGE XSCT Command: [source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.492
!MESSAGE XSCT command with result: [source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.492
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.637
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.638
!MESSAGE XSCT Command: [rst -system], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.830
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:36.830
!MESSAGE XSCT Command: [after 3000], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:39.841
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:39.861
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:39.866
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:39.866
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:39.878
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:39.879
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:40.192
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:40.193
!MESSAGE XSCT Command: [fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:44.773
!MESSAGE XSCT command with result: [fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:44.800
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:44.809
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:44.810
!MESSAGE XSCT Command: [loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:44.855
!MESSAGE XSCT command with result: [loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Result: [null, design_1_wrapper_2]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:44.856
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:44.857
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:44.857
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:44.862
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:44.862
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:44.875
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:44.876
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:44.884
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:44.885
!MESSAGE XSCT Command: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:44.897
!MESSAGE XSCT command with result: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Result: [null, 0]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:44.897
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:44.905
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:44.911
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:45.030
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:45.031
!MESSAGE XSCT Command: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:45.473
!MESSAGE XSCT command with result: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf], Result: [null, ]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:45.474
!MESSAGE XSCT Command: [set bp_52_45_fsbl_bp [bpadd -addr &XFsbl_Exit]], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:45.511
!MESSAGE XSCT command with result: [set bp_52_45_fsbl_bp [bpadd -addr &XFsbl_Exit]], Result: [null, 6]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:45.512
!MESSAGE XSCT Command: [con -block -timeout 60], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:46.558
!MESSAGE XSCT command with result: [con -block -timeout 60], Result: [null, ]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:46.558
!MESSAGE XSCT Command: [bpremove $bp_52_45_fsbl_bp], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:46.571
!MESSAGE XSCT command with result: [bpremove $bp_52_45_fsbl_bp], Result: [null, ]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:46.572
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:46.729
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:46.730
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:46.784
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:46.784
!MESSAGE XSCT Command: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:47.344
!MESSAGE XSCT command with result: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf], Result: [null, ]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:47.345
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:47.346
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:47.412
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:47.422
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:47.423
!MESSAGE XSCT Command: [con], Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:52:47.455
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-17: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-07 22:52:47.456
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '5'

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:55:53.812
!MESSAGE XSCT Command: [disconnect tcfchan#11], Thread: Thread-745

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 22:55:53.815
!MESSAGE XSCT command with result: [disconnect tcfchan#11], Result: [null, ]. Thread: Thread-745

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:07:25.750
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Thread: Worker-48: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:07:25.754
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-48: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:07:25.754
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-48: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:07:25.759
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-48: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-07 23:07:25.760
!MESSAGE Generating MD5 hash for file: D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\ceg5203_project\export\ceg5203_project\sw\ceg5203_project\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:07:25.762
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-48: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:07:25.764
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-48: Build Project

!ENTRY com.xilinx.sdx.core 1 0 2024-11-07 23:07:26.416
!MESSAGE Build step failed, canceling full build chain.

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:08:39.462
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Thread: Worker-15: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:08:39.468
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-15: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:08:39.468
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-15: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:08:39.472
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-15: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-07 23:08:39.472
!MESSAGE Generating MD5 hash for file: D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\ceg5203_project\export\ceg5203_project\sw\ceg5203_project\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:08:39.474
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-15: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:08:39.476
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-15: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:49.480
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Thread: Worker-46: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:49.487
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-46: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:49.487
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-46: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:49.491
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-46: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-07 23:09:49.491
!MESSAGE Generating MD5 hash for file: D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\ceg5203_project\export\ceg5203_project\sw\ceg5203_project\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:49.493
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-46: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:49.495
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-46: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:54.226
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY org.eclipse.tcf 4 0 2024-11-07 23:09:56.439
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 23:09:56.440
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 23:09:56.440
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 23:09:56.441
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 23:09:56.441
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 23:09:56.441
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:56.490
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#12]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:56.491
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:56.851
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:56.852
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:56.859
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:56.859
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:56.872
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:56.875
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:56.879
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:56.880
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:56.892
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:56.997
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.002
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.002
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.016
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.016
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.021
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.021
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.034
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.035
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.040
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.040
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.052
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.053
!MESSAGE XSCT Command: [version -server], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.054
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.054
!MESSAGE XSCT Command: [version], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.055
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:46
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.055
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.060
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.060
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.073
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.074
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level == 0}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.087
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level == 0}], Result: [null, ]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.088
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.092
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.092
!MESSAGE XSCT Command: [source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.094
!MESSAGE XSCT command with result: [source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.094
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.254
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.255
!MESSAGE XSCT Command: [rst -system], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.447
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:09:57.447
!MESSAGE XSCT Command: [after 3000], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:00.468
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:00.486
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:00.491
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:00.492
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:00.506
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:00.507
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:00.679
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:00.680
!MESSAGE XSCT Command: [fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.270
!MESSAGE XSCT command with result: [fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.300
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.315
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.316
!MESSAGE XSCT Command: [loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.371
!MESSAGE XSCT command with result: [loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Result: [null, design_1_wrapper_2]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.372
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.374
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.374
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.382
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.382
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.401
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.401
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.410
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.411
!MESSAGE XSCT Command: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.415
!MESSAGE XSCT command with result: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Result: [null, 0]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.415
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.425
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.426
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.547
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.548
!MESSAGE XSCT Command: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.992
!MESSAGE XSCT command with result: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf], Result: [null, ]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:05.993
!MESSAGE XSCT Command: [set bp_10_5_fsbl_bp [bpadd -addr &XFsbl_Exit]], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:06.030
!MESSAGE XSCT command with result: [set bp_10_5_fsbl_bp [bpadd -addr &XFsbl_Exit]], Result: [null, 7]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:06.031
!MESSAGE XSCT Command: [con -block -timeout 60], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:07.120
!MESSAGE XSCT command with result: [con -block -timeout 60], Result: [null, ]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:07.121
!MESSAGE XSCT Command: [bpremove $bp_10_5_fsbl_bp], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:07.133
!MESSAGE XSCT command with result: [bpremove $bp_10_5_fsbl_bp], Result: [null, ]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:07.134
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:07.291
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:07.291
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:07.348
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:07.348
!MESSAGE XSCT Command: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:07.918
!MESSAGE XSCT command with result: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf], Result: [null, ]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:07.919
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:07.925
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:08.005
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:08.016
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:08.017
!MESSAGE XSCT Command: [con], Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:10:08.048
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-49: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-07 23:10:08.050
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '6'

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:11:31.870
!MESSAGE XSCT Command: [disconnect tcfchan#12], Thread: Thread-857

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:11:31.873
!MESSAGE XSCT command with result: [disconnect tcfchan#12], Result: [null, ]. Thread: Thread-857

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:14:33.521
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Thread: Worker-15: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:14:33.528
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-15: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:14:33.528
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-15: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:14:33.533
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-15: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-07 23:14:33.534
!MESSAGE Generating MD5 hash for file: D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\ceg5203_project\export\ceg5203_project\sw\ceg5203_project\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:14:33.536
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-15: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:14:33.539
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-15: Build Project

!ENTRY com.xilinx.sdx.core 1 0 2024-11-07 23:14:34.829
!MESSAGE Build step failed, canceling full build chain.

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:16:54.257
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Thread: Worker-48: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:16:54.262
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-48: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:16:54.263
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-48: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:16:54.268
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-48: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-07 23:16:54.268
!MESSAGE Generating MD5 hash for file: D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\ceg5203_project\export\ceg5203_project\sw\ceg5203_project\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:16:54.271
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-48: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:16:54.273
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-48: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:16:58.285
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY org.eclipse.tcf 4 0 2024-11-07 23:17:00.498
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 23:17:00.500
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 23:17:00.500
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 23:17:00.500
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 23:17:00.501
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2024-11-07 23:17:00.501
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:00.546
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#13]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:00.546
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:00.859
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:00.859
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:00.867
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:00.868
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:00.880
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:00.883
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:00.887
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:00.888
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:00.901
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.002
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.008
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.008
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.022
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.022
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.028
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.028
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.041
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.041
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.047
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.048
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.060
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.061
!MESSAGE XSCT Command: [version -server], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.062
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.062
!MESSAGE XSCT Command: [version], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.063
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:46
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.063
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.068
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.069
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.081
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.082
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level == 0}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.096
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level == 0}], Result: [null, ]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.096
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.099
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.099
!MESSAGE XSCT Command: [source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.101
!MESSAGE XSCT command with result: [source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.101
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.263
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.264
!MESSAGE XSCT Command: [rst -system], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.455
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:01.457
!MESSAGE XSCT Command: [after 3000], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:04.469
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:04.488
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:04.492
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:04.492
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:04.505
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:04.506
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:04.719
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:04.720
!MESSAGE XSCT Command: [fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:09.313
!MESSAGE XSCT command with result: [fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:09.337
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:09.346
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:09.347
!MESSAGE XSCT Command: [loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:09.387
!MESSAGE XSCT command with result: [loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Result: [null, design_1_wrapper_2]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:09.388
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:09.389
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:09.390
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:09.395
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:09.396
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:09.410
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:09.411
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:09.421
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:09.421
!MESSAGE XSCT Command: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:09.425
!MESSAGE XSCT command with result: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Result: [null, 0]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:09.426
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:09.439
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:09.440
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:09.557
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:09.559
!MESSAGE XSCT Command: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:10.017
!MESSAGE XSCT command with result: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf], Result: [null, ]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:10.018
!MESSAGE XSCT Command: [set bp_17_10_fsbl_bp [bpadd -addr &XFsbl_Exit]], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:10.055
!MESSAGE XSCT command with result: [set bp_17_10_fsbl_bp [bpadd -addr &XFsbl_Exit]], Result: [null, 8]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:10.057
!MESSAGE XSCT Command: [con -block -timeout 60], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:11.137
!MESSAGE XSCT command with result: [con -block -timeout 60], Result: [null, ]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:11.138
!MESSAGE XSCT Command: [bpremove $bp_17_10_fsbl_bp], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:11.152
!MESSAGE XSCT command with result: [bpremove $bp_17_10_fsbl_bp], Result: [null, ]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:11.152
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:11.312
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:11.312
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:11.367
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:11.368
!MESSAGE XSCT Command: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:11.721
!MESSAGE XSCT command with result: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf], Result: [null, ]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:11.722
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:11.723
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:11.809
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:11.820
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:11.820
!MESSAGE XSCT Command: [con], Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:17:11.857
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-56: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-07 23:17:11.860
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '7'

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:20.207
!MESSAGE XSCT Command: [disconnect tcfchan#13], Thread: Thread-964

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:20.210
!MESSAGE XSCT command with result: [disconnect tcfchan#13], Result: [null, ]. Thread: Thread-964

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:24.295
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Thread: Worker-46: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:24.303
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-46: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:24.303
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-46: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:24.307
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-46: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-07 23:20:24.308
!MESSAGE Generating MD5 hash for file: D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\ceg5203_project\export\ceg5203_project\sw\ceg5203_project\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:24.309
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-46: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:24.312
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-46: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.465
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.468
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#14]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.469
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.777
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.777
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.786
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.786
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.800
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.802
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.808
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.808
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.821
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.929
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.935
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.936
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.949
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.949
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.955
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.956
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.969
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.970
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.975
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.976
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.989
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.990
!MESSAGE XSCT Command: [version -server], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.991
!MESSAGE XSCT command with result: [version -server], Result: [null, 2023.2]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.991
!MESSAGE XSCT Command: [version], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.992
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2023.2.0
SW Build 0 on 2023-10-09-15:37:46
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.992
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.997
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:30.998
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:31.011
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:31.011
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level == 0}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:31.026
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level == 0}], Result: [null, ]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:31.028
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:31.029
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:31.029
!MESSAGE XSCT Command: [source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:31.031
!MESSAGE XSCT command with result: [source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:31.031
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:31.040
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:31.040
!MESSAGE XSCT Command: [rst -system], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:31.214
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:31.215
!MESSAGE XSCT Command: [after 3000], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:34.223
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:34.242
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:34.247
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:34.248
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:34.261
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:34.261
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:34.287
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:34.288
!MESSAGE XSCT Command: [fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:38.723
!MESSAGE XSCT command with result: [fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:38.746
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:38.755
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:38.756
!MESSAGE XSCT Command: [loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:38.791
!MESSAGE XSCT command with result: [loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Result: [null, design_1_wrapper_2]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:38.792
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:38.793
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:38.793
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:38.798
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL13RTM5FNHA]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:38.799
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:38.812
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:38.812
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:38.821
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:38.822
!MESSAGE XSCT Command: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:38.824
!MESSAGE XSCT command with result: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Result: [null, 0]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:38.825
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:38.832
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:38.833
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:38.948
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:38.949
!MESSAGE XSCT Command: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:39.382
!MESSAGE XSCT command with result: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf], Result: [null, ]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:39.383
!MESSAGE XSCT Command: [set bp_20_39_fsbl_bp [bpadd -addr &XFsbl_Exit]], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:39.415
!MESSAGE XSCT command with result: [set bp_20_39_fsbl_bp [bpadd -addr &XFsbl_Exit]], Result: [null, 9]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:39.416
!MESSAGE XSCT Command: [con -block -timeout 60], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:40.503
!MESSAGE XSCT command with result: [con -block -timeout 60], Result: [null, ]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:40.504
!MESSAGE XSCT Command: [bpremove $bp_20_39_fsbl_bp], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:40.514
!MESSAGE XSCT command with result: [bpremove $bp_20_39_fsbl_bp], Result: [null, ]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:40.515
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:40.523
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:40.524
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:40.575
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:40.576
!MESSAGE XSCT Command: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:40.901
!MESSAGE XSCT command with result: [dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf], Result: [null, ]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:40.902
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:40.903
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:40.975
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:40.985
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:40.987
!MESSAGE XSCT Command: [con], Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:20:41.011
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-54: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-07 23:20:41.012
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '8'

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:21:38.855
!MESSAGE XSCT Command: [disconnect tcfchan#14], Thread: Thread-1033

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-07 23:21:38.858
!MESSAGE XSCT command with result: [disconnect tcfchan#14], Result: [null, ]. Thread: Thread-1033

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:01:08.788
!MESSAGE XSCT Command: [platform read {D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/platform.spr}], Thread: Worker-141: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:01:15.032
!MESSAGE XSCT command with result: [platform read {D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/platform.spr}], Result: [null, ]. Thread: Worker-141: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:01:18.977
!MESSAGE XSCT Command: [platform config -updatehw {D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/design_1_wrapper.xsa}], Thread: Worker-147: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:01:31.793
!MESSAGE XSCT command with result: [platform config -updatehw {D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-147: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:06:07.547
!MESSAGE XSCT Command: [::hsi::utils::closehw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Thread: Worker-147: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:06:07.751
!MESSAGE XSCT command with result: [::hsi::utils::closehw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-147: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:06:07.753
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Thread: Worker-147: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:06:16.042
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-147: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:06:16.043
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Thread: Worker-147: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:06:16.049
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-147: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:06:16.049
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-147: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:06:16.053
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-147: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-08 13:06:16.054
!MESSAGE Generating MD5 hash for file: D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\ceg5203_project\export\ceg5203_project\sw\ceg5203_project\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:06:16.056
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-147: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:06:16.057
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-147: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:10:18.162
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Thread: Worker-146: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:10:18.168
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-146: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:10:18.169
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-146: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:10:18.171
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "9.0",
}]. Thread: Worker-146: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-11-08 13:10:18.172
!MESSAGE Generating MD5 hash for file: D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\ceg5203_project\export\ceg5203_project\sw\ceg5203_project\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:10:18.174
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Thread: Worker-146: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:10:18.178
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-146: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:51.167
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:51.171
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Result: [null, {"device": "xck26",
"family": "zynquplus",
"timestamp": "Fri Nov  8 12:25:03 2024",
"vivado_version": "2023.2",
"part": "xck26-sfvc784-2LV-c",
}]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:51.171
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:51.194
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Result: [null, {"axi_fifo_mm_s_0": {"hier_name": "axi_fifo_mm_s_0",
"type": "axi_fifo_mm_s",
"version": "4.3",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"ps8_0_axi_periph": {"hier_name": "ps8_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps8_0_99M": {"hier_name": "rst_ps8_0_99M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"sobel_hls_0": {"hier_name": "sobel_hls_0",
"type": "sobel_hls",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"zynq_ultra_ps_e_0": {"hier_name": "zynq_ultra_ps_e_0",
"type": "zynq_ultra_ps_e",
"version": "3.5",
"ip_type": "",
},
"psu_axi_interconnect_0": {"hier_name": "psu_axi_interconnect_0",
"type": "psu_axi_interconnect",
"version": "1.0",
"ip_type": "BUS",
},
"psu_coresight_0": {"hier_name": "psu_coresight_0",
"type": "psu_coresight_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_acpu_gic": {"hier_name": "psu_acpu_gic",
"type": "psu_acpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_rcpu_gic": {"hier_name": "psu_rcpu_gic",
"type": "psu_rcpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_r5_tcm_ram_global": {"hier_name": "psu_r5_tcm_ram_global",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_tcm_ram_0": {"hier_name": "psu_r5_tcm_ram_0",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_ram_0": {"hier_name": "psu_ocm_ram_0",
"type": "psu_ocm_ram_0",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ocm": {"hier_name": "psu_ocm",
"type": "psu_ocm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm": {"hier_name": "psu_r5_1_btcm",
"type": "psu_r5_1_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm_global": {"hier_name": "psu_r5_1_btcm_global",
"type": "psu_r5_1_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm": {"hier_name": "psu_r5_1_atcm",
"type": "psu_r5_1_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm_global": {"hier_name": "psu_r5_1_atcm_global",
"type": "psu_r5_1_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_lockstep": {"hier_name": "psu_r5_0_btcm_lockstep",
"type": "psu_r5_0_btcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm": {"hier_name": "psu_r5_0_btcm",
"type": "psu_r5_0_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_global": {"hier_name": "psu_r5_0_btcm_global",
"type": "psu_r5_0_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_lockstep": {"hier_name": "psu_r5_0_atcm_lockstep",
"type": "psu_r5_0_atcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm": {"hier_name": "psu_r5_0_atcm",
"type": "psu_r5_0_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_global": {"hier_name": "psu_r5_0_atcm_global",
"type": "psu_r5_0_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_bbram_0": {"hier_name": "psu_bbram_0",
"type": "psu_bbram_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_ram": {"hier_name": "psu_pmu_ram",
"type": "psu_pmu_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_iomodule": {"hier_name": "psu_pmu_iomodule",
"type": "psu_pmu_iomodule",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_global_0": {"hier_name": "psu_pmu_global_0",
"type": "psu_pmu_global_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_mbistjtag": {"hier_name": "psu_mbistjtag",
"type": "psu_mbistjtag",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rsa": {"hier_name": "psu_rsa",
"type": "psu_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_efuse": {"hier_name": "psu_efuse",
"type": "psu_efuse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_0": {"hier_name": "psu_csu_0",
"type": "psu_csu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csudma": {"hier_name": "psu_csudma",
"type": "psu_csudma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_gpv": {"hier_name": "psu_smmu_gpv",
"type": "psu_smmu_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_gpv": {"hier_name": "psu_fpd_gpv",
"type": "psu_fpd_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_gpv": {"hier_name": "psu_cci_gpv",
"type": "psu_cci_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr_secure": {"hier_name": "psu_fpd_slcr_secure",
"type": "psu_fpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr": {"hier_name": "psu_fpd_slcr",
"type": "psu_fpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_reg": {"hier_name": "psu_smmu_reg",
"type": "psu_smmu_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_reg": {"hier_name": "psu_cci_reg",
"type": "psu_cci_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_cfg": {"hier_name": "psu_fpd_xmpu_cfg",
"type": "psu_fpd_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apu": {"hier_name": "psu_apu",
"type": "psu_apu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_7": {"hier_name": "psu_gdma_7",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_6": {"hier_name": "psu_gdma_6",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_5": {"hier_name": "psu_gdma_5",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_4": {"hier_name": "psu_gdma_4",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_3": {"hier_name": "psu_gdma_3",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_2": {"hier_name": "psu_gdma_2",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_1": {"hier_name": "psu_gdma_1",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_0": {"hier_name": "psu_gdma_0",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_sink": {"hier_name": "psu_fpd_xmpu_sink",
"type": "psu_fpd_xmpu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpu": {"hier_name": "psu_gpu",
"type": "psu_gpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_5": {"hier_name": "psu_apm_5",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_serdes": {"hier_name": "psu_serdes",
"type": "psu_serdes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_siou": {"hier_name": "psu_siou",
"type": "psu_siou",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_5": {"hier_name": "psu_afi_5",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_4": {"hier_name": "psu_afi_4",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_3": {"hier_name": "psu_afi_3",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_2": {"hier_name": "psu_afi_2",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_1": {"hier_name": "psu_afi_1",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_0": {"hier_name": "psu_afi_0",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crf_apb": {"hier_name": "psu_crf_apb",
"type": "psu_crf_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sata": {"hier_name": "psu_sata",
"type": "psu_sata",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_0": {"hier_name": "psu_apm_0",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_qos_ctrl": {"hier_name": "psu_ddr_qos_ctrl",
"type": "psu_ddr_qos_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_phy": {"hier_name": "psu_ddr_phy",
"type": "psu_ddr_phy",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu5_cfg": {"hier_name": "psu_ddr_xmpu5_cfg",
"type": "psu_ddr_xmpu5_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu4_cfg": {"hier_name": "psu_ddr_xmpu4_cfg",
"type": "psu_ddr_xmpu4_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu3_cfg": {"hier_name": "psu_ddr_xmpu3_cfg",
"type": "psu_ddr_xmpu3_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu2_cfg": {"hier_name": "psu_ddr_xmpu2_cfg",
"type": "psu_ddr_xmpu2_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu1_cfg": {"hier_name": "psu_ddr_xmpu1_cfg",
"type": "psu_ddr_xmpu1_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu0_cfg": {"hier_name": "psu_ddr_xmpu0_cfg",
"type": "psu_ddr_xmpu0_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_7": {"hier_name": "psu_adma_7",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_6": {"hier_name": "psu_adma_6",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_5": {"hier_name": "psu_adma_5",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_4": {"hier_name": "psu_adma_4",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_3": {"hier_name": "psu_adma_3",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_2": {"hier_name": "psu_adma_2",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_1": {"hier_name": "psu_adma_1",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_0": {"hier_name": "psu_adma_0",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_xmpu_cfg": {"hier_name": "psu_ocm_xmpu_cfg",
"type": "psu_ocm_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rtc": {"hier_name": "psu_rtc",
"type": "psu_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ams": {"hier_name": "psu_ams",
"type": "psu_ams",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_2": {"hier_name": "psu_apm_2",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_1": {"hier_name": "psu_apm_1",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu_sink": {"hier_name": "psu_lpd_xppu_sink",
"type": "psu_lpd_xppu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_6": {"hier_name": "psu_afi_6",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rpu": {"hier_name": "psu_rpu",
"type": "psu_rpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu": {"hier_name": "psu_lpd_xppu",
"type": "psu_lpd_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crl_apb": {"hier_name": "psu_crl_apb",
"type": "psu_crl_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr_secure": {"hier_name": "psu_lpd_slcr_secure",
"type": "psu_lpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr": {"hier_name": "psu_lpd_slcr",
"type": "psu_lpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_0": {"hier_name": "psu_ipi_0",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_1": {"hier_name": "psu_ipi_1",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_2": {"hier_name": "psu_ipi_2",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_3": {"hier_name": "psu_ipi_3",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_4": {"hier_name": "psu_ipi_4",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_5": {"hier_name": "psu_ipi_5",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_6": {"hier_name": "psu_ipi_6",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ctrl_ipi": {"hier_name": "psu_ctrl_ipi",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_message_buffers": {"hier_name": "psu_message_buffers",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_s": {"hier_name": "psu_iou_s",
"type": "psu_iou_s",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntrs": {"hier_name": "psu_iou_scntrs",
"type": "psu_iou_scntrs",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntr": {"hier_name": "psu_iou_scntr",
"type": "psu_iou_scntr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iousecure_slcr": {"hier_name": "psu_iousecure_slcr",
"type": "psu_iousecure_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iouslcr_0": {"hier_name": "psu_iouslcr_0",
"type": "psu_iouslcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_ddr_0": {"hier_name": "psu_r5_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_0": {"hier_name": "psu_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_1": {"hier_name": "psu_ddr_1",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddrc_0": {"hier_name": "psu_ddrc_0",
"type": "psu_ddrc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_0": {"hier_name": "psu_wdt_0",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_1": {"hier_name": "psu_wdt_1",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_3": {"hier_name": "psu_ttc_3",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_2": {"hier_name": "psu_ttc_2",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_1": {"hier_name": "psu_ttc_1",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_0": {"hier_name": "psu_ttc_0",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_0": {"hier_name": "psu_qspi_0",
"type": "psu_qspi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpio_0": {"hier_name": "psu_gpio_0",
"type": "psu_gpio",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_spi_1": {"hier_name": "psu_spi_1",
"type": "psu_spi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_1": {"hier_name": "psu_i2c_1",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_1": {"hier_name": "psu_uart_1",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_linear_0": {"hier_name": "psu_qspi_linear_0",
"type": "psu_qspi_linear",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_cortexa53_0": {"hier_name": "psu_cortexa53_0",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_1": {"hier_name": "psu_cortexa53_1",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_2": {"hier_name": "psu_cortexa53_2",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_3": {"hier_name": "psu_cortexa53_3",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_0": {"hier_name": "psu_cortexr5_0",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_1": {"hier_name": "psu_cortexr5_1",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_pmu_0": {"hier_name": "psu_pmu_0",
"type": "psu_pmu",
"version": "9.2",
"ip_type": "PROCESSOR",
},
}]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:51.384
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:51.387
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:51.391
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:51.467
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:51.471
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:51.972
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.027
!MESSAGE XSCT Command: [::hsi::utils::get_configurable_ip D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.029
!MESSAGE XSCT command with result: [::hsi::utils::get_configurable_ip D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Result: [null, zynq_ultra_ps_e_0]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.030
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.038
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Result: [null, {}]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.039
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_0], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.082
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_0], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Receive FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the  Receive FIFO is corrupted.   0 - No interrupt pending   1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Transmit FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the Transmit FIFO is corrupted.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354560,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BEE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BEE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BEE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BEE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354564,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354568,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354572,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354576,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354580,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354584,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354588,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354592,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354596,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354600,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354604,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354608,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354612,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354616,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354620,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354624,
},
"TFEC": {"description": "Configure ECC options for Transmit FIFO",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "TRansmit FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BETF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BETF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354628,
},
"TFEEC": {"description": "Transmit FIFO ECC 2Bit Error Counter (TFE2BEC 31:16) and Transmit FIFO ECC 1Bit Error Counter(TFE1BEC 15:0)",
"address_offset": "0x48",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354632,
},
"RFEC": {"description": "Configure ECC options for Receive FIFO",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BERF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BERF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354636,
},
"RFEEC": {"description": "Receive FIFO ECC 2Bit Error Counter (RFE2BEC 31:16) and Receive FIFO ECC 1Bit Error Counter(RFE1BEC 15:0)",
"address_offset": "0x50",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354640,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485632,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485636,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485640,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485648,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485652,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485656,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_efuse": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.084
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_0], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.109
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_0], Result: [null, {"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI_FULL": {"name": "axi_fifo_mm_s_0",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "S_AXI_FULL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.112
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_ENABLED], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.114
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.115
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.117
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.118
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.120
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.120
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.122
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.122
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_0 C_FREQ], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.125
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_0 C_FREQ], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.125
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.127
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_0 C_CPU_CLK_FREQ_HZ], Result: [null, 1333333008]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.127
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.132
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa], Result: [null, {"psu_cortexa53_0": {"bscan": "",
"index": "0",
},
"psu_cortexa53_1": {"bscan": "",
"index": "1",
},
"psu_cortexa53_2": {"bscan": "",
"index": "2",
},
"psu_cortexa53_3": {"bscan": "",
"index": "3",
},
"psu_cortexr5_0": {"bscan": "",
"index": "0",
},
"psu_cortexr5_1": {"bscan": "",
"index": "1",
},
"psu_pmu_0": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.132
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.174
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Receive FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the  Receive FIFO is corrupted.   0 - No interrupt pending   1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Transmit FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the Transmit FIFO is corrupted.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354560,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BEE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BEE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BEE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BEE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354564,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354568,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354572,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354576,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354580,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354584,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354588,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354592,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354596,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354600,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354604,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354608,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354612,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354616,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354620,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354624,
},
"TFEC": {"description": "Configure ECC options for Transmit FIFO",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "TRansmit FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BETF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BETF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354628,
},
"TFEEC": {"description": "Transmit FIFO ECC 2Bit Error Counter (TFE2BEC 31:16) and Transmit FIFO ECC 1Bit Error Counter(TFE1BEC 15:0)",
"address_offset": "0x48",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354632,
},
"RFEC": {"description": "Configure ECC options for Receive FIFO",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BERF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BERF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354636,
},
"RFEEC": {"description": "Receive FIFO ECC 2Bit Error Counter (RFE2BEC 31:16) and Receive FIFO ECC 1Bit Error Counter(RFE1BEC 15:0)",
"address_offset": "0x50",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354640,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485632,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485636,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485640,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485648,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485652,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485656,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_efuse": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.176
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.202
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1], Result: [null, {"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI_FULL": {"name": "axi_fifo_mm_s_0",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "S_AXI_FULL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.203
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_ENABLED], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.205
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.206
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.207
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.208
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.209
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.209
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.211
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.211
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_FREQ], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.213
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_FREQ], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.213
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.215
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_1 C_CPU_CLK_FREQ_HZ], Result: [null, 1333333008]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.215
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.257
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Receive FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the  Receive FIFO is corrupted.   0 - No interrupt pending   1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Transmit FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the Transmit FIFO is corrupted.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354560,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BEE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BEE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BEE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BEE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354564,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354568,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354572,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354576,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354580,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354584,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354588,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354592,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354596,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354600,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354604,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354608,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354612,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354616,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354620,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354624,
},
"TFEC": {"description": "Configure ECC options for Transmit FIFO",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "TRansmit FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BETF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BETF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354628,
},
"TFEEC": {"description": "Transmit FIFO ECC 2Bit Error Counter (TFE2BEC 31:16) and Transmit FIFO ECC 1Bit Error Counter(TFE1BEC 15:0)",
"address_offset": "0x48",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354632,
},
"RFEC": {"description": "Configure ECC options for Receive FIFO",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BERF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BERF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354636,
},
"RFEEC": {"description": "Receive FIFO ECC 2Bit Error Counter (RFE2BEC 31:16) and Receive FIFO ECC 1Bit Error Counter(RFE1BEC 15:0)",
"address_offset": "0x50",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354640,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485632,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485636,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485640,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485648,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485652,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485656,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_efuse": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.260
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.287
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2], Result: [null, {"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI_FULL": {"name": "axi_fifo_mm_s_0",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "S_AXI_FULL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.289
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_ENABLED], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.291
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.292
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_EVENT_COUNTERS], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.294
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.294
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.296
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.297
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_COUNTER_WIDTH], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.299
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.299
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_FREQ], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.301
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_FREQ], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.301
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_CPU_CLK_FREQ_HZ], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.303
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_2 C_CPU_CLK_FREQ_HZ], Result: [null, 1333333008]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.303
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.345
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Receive FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the  Receive FIFO is corrupted.   0 - No interrupt pending   1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Transmit FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the Transmit FIFO is corrupted.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354560,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BEE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BEE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BEE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BEE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354564,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354568,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354572,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354576,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354580,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354584,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354588,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354592,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354596,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354600,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354604,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354608,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354612,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354616,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354620,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354624,
},
"TFEC": {"description": "Configure ECC options for Transmit FIFO",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "TRansmit FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BETF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BETF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354628,
},
"TFEEC": {"description": "Transmit FIFO ECC 2Bit Error Counter (TFE2BEC 31:16) and Transmit FIFO ECC 1Bit Error Counter(TFE1BEC 15:0)",
"address_offset": "0x48",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354632,
},
"RFEC": {"description": "Configure ECC options for Receive FIFO",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BERF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BERF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354636,
},
"RFEEC": {"description": "Receive FIFO ECC 2Bit Error Counter (RFE2BEC 31:16) and Receive FIFO ECC 1Bit Error Counter(RFE1BEC 15:0)",
"address_offset": "0x50",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354640,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485632,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485636,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485640,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485648,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485652,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485656,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_efuse": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.347
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.371
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3], Result: [null, {"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI_FULL": {"name": "axi_fifo_mm_s_0",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "S_AXI_FULL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.372
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_ENABLED], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.375
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.375
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_EVENT_COUNTERS], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.377
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.377
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.379
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.380
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_COUNTER_WIDTH], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.381
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.382
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_FREQ], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.383
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_FREQ], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.384
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_CPU_CLK_FREQ_HZ], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.385
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexa53_3 C_CPU_CLK_FREQ_HZ], Result: [null, 1333333008]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.386
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.426
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Receive FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the  Receive FIFO is corrupted.   0 - No interrupt pending   1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Transmit FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the Transmit FIFO is corrupted.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354560,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BEE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BEE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BEE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BEE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354564,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354568,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354572,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354576,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354580,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354584,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354588,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354592,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354596,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354600,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354604,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354608,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354612,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354616,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354620,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354624,
},
"TFEC": {"description": "Configure ECC options for Transmit FIFO",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "TRansmit FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BETF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BETF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354628,
},
"TFEEC": {"description": "Transmit FIFO ECC 2Bit Error Counter (TFE2BEC 31:16) and Transmit FIFO ECC 1Bit Error Counter(TFE1BEC 15:0)",
"address_offset": "0x48",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354632,
},
"RFEC": {"description": "Configure ECC options for Receive FIFO",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BERF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BERF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354636,
},
"RFEEC": {"description": "Receive FIFO ECC 2Bit Error Counter (RFE2BEC 31:16) and Receive FIFO ECC 1Bit Error Counter(RFE1BEC 15:0)",
"address_offset": "0x50",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354640,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485632,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485636,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485640,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485648,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485652,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485656,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_efuse": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_1": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm": {},
"psu_r5_0_btcm": {},
"psu_r5_ddr_0": {},
"psu_r5_tcm_ram_0": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.428
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.454
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0], Result: [null, {"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI_FULL": {"name": "axi_fifo_mm_s_0",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "S_AXI_FULL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_1": {"name": "psu_ipi_1",
"base": "0xFF310000",
"high": "0xFF31FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_0_atcm_MEM_0": {"name": "psu_r5_0_atcm",
"base": "0x0",
"high": "0xFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_0_btcm_MEM_0": {"name": "psu_r5_0_btcm",
"base": "0x20000",
"high": "0x2FFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_ddr_0_MEM_0": {"name": "psu_r5_ddr_0",
"base": "0x100000",
"high": "0x7FEFFFFF",
"size": "2145386496",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_tcm_ram_0_MEM_0": {"name": "psu_r5_tcm_ram_0",
"base": "0x0",
"high": "0x0003FFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.455
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_ENABLED], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.457
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.457
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.459
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.459
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.461
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.461
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.463
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.463
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_FREQ], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.465
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_FREQ], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.465
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.467
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_0 C_CPU_CLK_FREQ_HZ], Result: [null, 533328002]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.468
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.506
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Receive FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the  Receive FIFO is corrupted.   0 - No interrupt pending   1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Transmit FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the Transmit FIFO is corrupted.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354560,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BEE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BEE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BEE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BEE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354564,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354568,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354572,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354576,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354580,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354584,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354588,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354592,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354596,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354600,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354604,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354608,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354612,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354616,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354620,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354624,
},
"TFEC": {"description": "Configure ECC options for Transmit FIFO",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "TRansmit FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BETF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BETF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354628,
},
"TFEEC": {"description": "Transmit FIFO ECC 2Bit Error Counter (TFE2BEC 31:16) and Transmit FIFO ECC 1Bit Error Counter(TFE1BEC 15:0)",
"address_offset": "0x48",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354632,
},
"RFEC": {"description": "Configure ECC options for Receive FIFO",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BERF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BERF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354636,
},
"RFEEC": {"description": "Receive FIFO ECC 2Bit Error Counter (RFE2BEC 31:16) and Receive FIFO ECC 1Bit Error Counter(RFE1BEC 15:0)",
"address_offset": "0x50",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354640,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485632,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485636,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485640,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485648,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485652,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485656,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_efuse": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_2": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_1_atcm": {},
"psu_r5_1_btcm": {},
"psu_r5_ddr_0": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.508
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.533
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1], Result: [null, {"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI_FULL": {"name": "axi_fifo_mm_s_0",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "S_AXI_FULL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_2": {"name": "psu_ipi_2",
"base": "0xFF320000",
"high": "0xFF32FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_1_atcm_MEM_0": {"name": "psu_r5_1_atcm",
"base": "0x0",
"high": "0xFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_1_btcm_MEM_0": {"name": "psu_r5_1_btcm",
"base": "0x20000",
"high": "0x2FFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_ddr_0_MEM_0": {"name": "psu_r5_ddr_0",
"base": "0x100000",
"high": "0x7FEFFFFF",
"size": "2145386496",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.534
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_ENABLED], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.536
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.536
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.538
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.538
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.540
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.540
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.541
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.542
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_FREQ], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.543
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_FREQ], Result: [null, ]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.543
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.546
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_cortexr5_1 C_CPU_CLK_FREQ_HZ], Result: [null, 533328002]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.546
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_pmu_0], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.587
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_pmu_0], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Receive FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the  Receive FIFO is corrupted.   0 - No interrupt pending   1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detected and fixed a single-bit error on Transmit FIFO.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the ECC decoder detect a double-bit error and data in the Transmit FIFO is corrupted.    0 - No interrupt pending    1 - Interrupt pending 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354560,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFE1BEE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFE2BEE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE1BEE": {"access": "read-write",
"bit_offset": "17",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 1 bit error on Transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFE2BEE": {"access": "read-write",
"bit_offset": "18",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt generation for ECC 2 bit error on Transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354564,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354568,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354572,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354576,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354580,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354584,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354588,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354592,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354596,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354600,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354604,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354608,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354612,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354616,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354620,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354624,
},
"TFEC": {"description": "Configure ECC options for Transmit FIFO",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "TRansmit FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BETF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BETF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354628,
},
"TFEEC": {"description": "Transmit FIFO ECC 2Bit Error Counter (TFE2BEC 31:16) and Transmit FIFO ECC 1Bit Error Counter(TFE1BEC 15:0)",
"address_offset": "0x48",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354632,
},
"RFEC": {"description": "Configure ECC options for Receive FIFO",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFREEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Reset ECC Error Counter when the bit is set
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I1BERF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, single bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"I2BERF": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Until the bit is 1, double bit error injection will be active. Default 0. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354636,
},
"RFEEC": {"description": "Receive FIFO ECC 2Bit Error Counter (RFE2BEC 31:16) and Receive FIFO ECC 1Bit Error Counter(RFE1BEC 15:0)",
"address_offset": "0x50",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 2684354640,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485632,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485636,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485640,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485648,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485652,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684485656,
},
},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_bbram_0": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_efuse": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_3": {},
"psu_ipi_4": {},
"psu_ipi_5": {},
"psu_ipi_6": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_pmu_iomodule": {},
"psu_pmu_ram": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.589
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_pmu_0], Thread: Worker-153: Launching Debugger_sobel_filter-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-11-08 13:19:52.613
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa psu_pmu_0], Result: [null, {"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI_FULL": {"name": "axi_fifo_mm_s_0",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "S_AXI_FULL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_3": {"name": "psu_ipi_3",
"base": "0xFF330000",
"high": "0xFF330FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_4": {"name": "psu_ipi_4",
"base": "0xFF331000",
"high": "0xFF331FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_5": {"name": "psu_ipi_5",
"base": "0xFF332000",
"high": "0xFF332FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_6": {"name": "psu_ipi_6",
"base": "0xFF333000",
"high": "0xFF333FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_iomodule": {"name": "psu_pmu_iomodule",
"base": "0xFFD40000",
"high": "0xFFD5FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_bbram_0_MEM_0": {"name": "psu_bbram_0",
"base": "0xFFCD0000",
"high": "0xFFCDFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x7FF00000",
"high": "0x7FFFFFFF",
"size": "1048576",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_1": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_1",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_ram_MEM_0": {"name": "psu_pmu_ram",
"base": "0xFFDC0000",
"high": "0xFFDDFFFF",
"size": "131072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-153: Launching Debugger_sobel_filter-Default
