
Spectre (R) Circuit Simulator
Version 23.1.0.594.isr12 64bit -- 13 Sep 2024
Copyright (C) 1989-2024 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and Spectre are registered trademarks of Cadence Design Systems, Inc. All others are the property of their respective holders.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA Security, Inc.

User: cinovador   Host: cinova05.lesc.ufc.br   HostID: A8C0050F   PID: 140061
Memory  available: 22.7381 GB  physical: 33.1098 GB
Linux   : Rocky Linux release 8.10 (Green Obsidian)
CPU Type: 13th Gen Intel(R) Core(TM) i5-13500
        Socket: Processors [Frequency] (Hyperthreaded Processor)
        0:       0 [2500.0] (  1 ),  1 [2500.0] (),  2 [2500.0] (  3 )
                 3 [2500.0] (),  4 [1239.6] (  5 ),  5 [2500.0] (),  6 [2500.0] (  7 )
                 7 [2500.0] (),  8 [2500.0] (  9 ),  9 [2500.0] (), 10 [2500.0] ( 11 )
                11 [2500.0] (), 12 [2500.0] (), 13 [2500.0] (), 14 [2500.0] (), 15 [2500.0] ()
                16 [2500.0] (), 17 [2500.0] (), 18 [2500.0] (), 19 [2500.0] ()
        
System load averages (1min, 5min, 15min) : 0.9 %, 1.9 %, 2.3 %
Hyperthreading is enabled
HPC is enabled


Simulating `input.scs' on cinova05.lesc.ufc.br at 5:18:58 PM, Fri Nov 1, 2024 (process id: 140061).
Current working directory: /home/cinovador/Documents/course_files/digital_logic/practice_2/logic_gates/q2_expr/maestro/logic_gates/q2_expr/maestro/results/maestro/ExplorerRun.0/1/logic_gates_q2_expr_1/netlist
Command line:
    /home/tools/cadence/installs/SPECTRE231/tools.lnx86/bin/spectre -64  \
        input.scs +escchars +log ../psf/spectre.out -format psfxl -raw  \
        ../psf +aps +mt +lqtimeout 900 -maxw 5 -maxn 5 -env ade  \
        +adespetkn=0001089D13A302B663E41FB550AF0DF415A679A322D5069144BF588C12F604E07EF416DC01A319B562BB63D35CFF1AB645A31FE504AA02B204EE56F710FB4F924ECA79D15D9175FF349861DF1FFE10BC42F961DF4BA444E642F92692369474D30EA879D118F874D3349879D118F874D334981EF42F49436253BD00003690  \
        -ahdllibdir  \
        /home/cinovador/Documents/course_files/digital_logic/practice_2/./logic_gates/q2_expr/maestro/logic_gates/q2_expr/maestro/results/maestro/ExplorerRun.0/sharedData/CDS/ahdl/input.ahdlSimDB  \
        +logstatus

Simulation Id: nej3VB0vva3BUtzR
Licensing Information:
[17:18:59.101369] Configured Lic search path (22.01-s002): 5280@192.168.0.10

Licensing Information:
[17:19:00.389426] Periodic Lic check successful

Loading /home/tools/cadence/installs/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libinfineon_sh.so ...
Loading /home/tools/cadence/installs/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libphilips_I_sh.so ...
Loading /home/tools/cadence/installs/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libphilips_sh.so ...
Loading /home/tools/cadence/installs/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libsparam_sh.so ...
Loading /home/tools/cadence/installs/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libstmodels_sh.so ...
Reading file:  /home/cinovador/Documents/course_files/digital_logic/practice_2/logic_gates/q2_expr/maestro/logic_gates/q2_expr/maestro/results/maestro/ExplorerRun.0/1/logic_gates_q2_expr_1/netlist/input.scs
Reading file:  /home/tools/cadence/installs/SPECTRE231/tools.lnx86/spectre/etc/configs/spectre.cfg
Reading file:  /home/cinovador/Documents/course_files/digital_logic/practice_2/logic_gates/q2_expr/maestro/logic_gates/q2_expr/maestro/results/maestro/ExplorerRun.0/1/logic_gates_q2_expr_1/netlist/ade_e.scs
Reading file:  /home/tools/cadence/gpdk/gpdk045_v_6_0/models/spectre/gpdk045.scs
Reading file:  /home/tools/cadence/gpdk/gpdk045_v_6_0/models/spectre/gpdk045_mos.scs
Reading file:  /home/tools/cadence/gpdk/gpdk045_v_6_0/models/spectre/gpdk045_diode.scs
Reading file:  /home/tools/cadence/gpdk/gpdk045_v_6_0/models/spectre/gpdk045_bipolar.scs
Reading file:  /home/tools/cadence/gpdk/gpdk045_v_6_0/models/spectre/gpdk045_mimcap.scs
Reading file:  /home/tools/cadence/gpdk/gpdk045_v_6_0/models/spectre/gpdk045_moscap.scs
Reading file:  /home/tools/cadence/gpdk/gpdk045_v_6_0/models/spectre/gpdk045_resistor.scs
Reading file:  /home/tools/cadence/gpdk/gpdk045_v_6_0/models/spectre/gpdk045_inductor.scs
Reading file:  /home/tools/cadence/gpdk/gpdk045_v_6_0/models/spectre/gpdk045_soa.scs
Reading file:  /home/cinovador/Documents/course_files/digital_logic/practice_2/logic_gates/q2_expr/maestro/logic_gates/q2_expr/maestro/results/maestro/ExplorerRun.0/1/logic_gates_q2_expr_1/netlist/_graphical_stimuli.scs
Time for NDB Parsing: CPU = 260.698 ms, elapsed = 2.5674 s.
Time accumulated: CPU = 300.264 ms, elapsed = 2.5674 s.
Peak resident memory used = 186 Mbytes.

Reading link:  /home/tools/cadence/installs/SPECTRE231/tools.lnx86/spectre/etc/ahdl/discipline.h
Reading file:  /home/tools/cadence/installs/SPECTRE231/tools.lnx86/spectre/etc/ahdl/disciplines.vams
Reading link:  /home/tools/cadence/installs/SPECTRE231/tools.lnx86/spectre/etc/ahdl/constants.h
Reading file:  /home/tools/cadence/installs/SPECTRE231/tools.lnx86/spectre/etc/ahdl/constants.vams
Created directory /home/cinovador/Documents/course_files/digital_logic/practice_2/./logic_gates/q2_expr/maestro/logic_gates/q2_expr/maestro/results/maestro/ExplorerRun.0/sharedData/CDS/ahdl/input.ahdlSimDB/input.ahdlSimDB/ (775)
Created directory /home/cinovador/Documents/course_files/digital_logic/practice_2/./logic_gates/q2_expr/maestro/logic_gates/q2_expr/maestro/results/maestro/ExplorerRun.0/sharedData/CDS/ahdl/input.ahdlSimDB/input.ahdlSimDB//bsource_2b273e.va.bsource_2b273e.ahdlcmi/ (775)
Reading file:  /home/cinovador/Documents/course_files/practice_0/lab1_part2/fanout-1/fanout-tests/inverter/maestro/results/maestro/ExplorerRun.0/sharedData/CDS/ahdl/input.ahdlSimDB/input.ahdlSimDB/bsource_2b273e.va.bsource_2b273e.ahdlcmi/Linux-64/obj/optimize/5.0/libahdlcmi_bsource_2b273e.so
Created directory /home/cinovador/Documents/course_files/digital_logic/practice_2/./logic_gates/q2_expr/maestro/logic_gates/q2_expr/maestro/results/maestro/ExplorerRun.0/sharedData/CDS/ahdl/input.ahdlSimDB/input.ahdlSimDB//bsource_2b273e.va.bsource_2b273e.ahdlcmi/Linux-64/obj/optimize/5.0 
Copying files from directory /home/cinovador/Documents/course_files/practice_0/lab1_part2/fanout-1/fanout-tests/inverter/maestro/results/maestro/ExplorerRun.0/sharedData/CDS/ahdl/input.ahdlSimDB/input.ahdlSimDB/bsource_2b273e.va.bsource_2b273e.ahdlcmi/Linux-64/ to directory /home/cinovador/Documents/course_files/digital_logic/practice_2/./logic_gates/q2_expr/maestro/logic_gates/q2_expr/maestro/results/maestro/ExplorerRun.0/sharedData/CDS/ahdl/input.ahdlSimDB/input.ahdlSimDB//bsource_2b273e.va.bsource_2b273e.ahdlcmi/Linux-64/
Finished copying files from /home/cinovador/Documents/course_files/practice_0/lab1_part2/fanout-1/fanout-tests/inverter/maestro/results/maestro/ExplorerRun.0/sharedData/CDS/ahdl/input.ahdlSimDB/input.ahdlSimDB/bsource_2b273e.va.bsource_2b273e.ahdlcmi/Linux-64/ to /home/cinovador/Documents/course_files/digital_logic/practice_2/./logic_gates/q2_expr/maestro/logic_gates/q2_expr/maestro/results/maestro/ExplorerRun.0/sharedData/CDS/ahdl/input.ahdlSimDB/input.ahdlSimDB//bsource_2b273e.va.bsource_2b273e.ahdlcmi/Linux-64/.
The simulator has reused the existing Verilog-A libraries for this simulation run. If you do not want to use these libraries, set the 'CDS_AHDL_REUSE_LIB' environment variable to 'NO' and rerun the simulation.
Existing shared object for module bsource_2b273e is up to date.
Installed compiled interface for bsource_2b273e.
Time for Elaboration: CPU = 17.7 ms, elapsed = 22.511 ms.
Time accumulated: CPU = 318.012 ms, elapsed = 2.58996 s.
Peak resident memory used = 200 Mbytes.


Notice from spectre during hierarchy flattening.
    The value 'psf' specified for the 'checklimitdest' option will no longer be supported in future releases. Use 'spectre -h' to see other recommended values for the 'checklimitdest' option.

 Start ADE Session ID: nej3VB0vva3BUtzR

Time for EDB Visiting: CPU = 619 us, elapsed = 622.034 us.
Time accumulated: CPU = 318.676 ms, elapsed = 2.59062 s.
Peak resident memory used = 202 Mbytes.


Notice from spectre during initial setup.
    Multithreading is disabled due to the size of the design being too small.

Netlist title:
        // Point Netlist Generated on: Nov  1 17:18:56 2024


Global user options:
         psfversion = 1.4.0
            vabstol = 1e-06
            iabstol = 1e-12
               temp = 27
               gmin = 1e-12
             rforce = 1
           maxnotes = 5
           maxwarns = 5
             digits = 5
               cols = 80
             pivrel = 0.001
           sensfile = ../psf/sens.output
     checklimitdest = psf
               save = allpub
             reltol = 0.001
               tnom = 27
             scalem = 1
              scale = 1

Scoped user options:

Circuit inventory:
              nodes 17
              bsim4 8     
     bsource_2b273e 8     
            vsource 5     

Analysis and control statement inventory:
               info 7     
               tran 1     

Output statements:
             .probe 0     
           .measure 0     
               save 1     

Design checks inventory:
          paramtest 1     


Notice from spectre during initial setup.
    Protected devices exist and are not included in the circuit inventory.
    APS enabled.

Time for parsing: CPU = 1.334 ms, elapsed = 132.81 ms.
Time accumulated: CPU = 320.043 ms, elapsed = 2.72346 s.
Peak resident memory used = 202 Mbytes.

~~~~~~~~~~~~~~~~~~~~~~
Pre-Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~
   -   (APS) Multi-threading. The recommended number of threads is 1, consider adding +mt=1 on command line.
~~~~~~~~~~~~~~~~~~~~~~

*************************************************
Transient Analysis `tran': time = (0 s -> 100 ns)
*************************************************
Trying `homotopy = gmin' for initial conditions.
DC simulation time: CPU = 1.95 ms, elapsed = 1.95694 ms.

Opening the PSFXL file ../psf/tran.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 100 ns
    step = 100 ps
    maxstep = 2 ns
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm


Notice from spectre during transient analysis `tran'.
    Multithreading is disabled due to the size of the design being too small.


Output and IC/nodeset summary:
                 save   5       (current)
                 save   17      (voltage)


Notice from spectre at time = 2.2443 ps during transient analysis `tran'.
    Found trapezoidal ringing on node PM11.n1.
Notice from spectre at time = 2.37719 ps during transient analysis `tran'.
    Found trapezoidal ringing on node PM11.n1.
Notice from spectre at time = 2.44364 ps during transient analysis `tran'.
    Found trapezoidal ringing on node PM11.n1.
Notice from spectre at time = 2.57654 ps during transient analysis `tran'.
    Found trapezoidal ringing on node PM11.n1.
Notice from spectre at time = 503.934 ps during transient analysis `tran'.
    Found trapezoidal ringing on node PM9.n1.
        Further occurrences of this notice will be suppressed.

    tran: time = 2.502 ns     (2.5 %), step = 123.1 ps     (123 m%)
    tran: time = 7.502 ns     (7.5 %), step = 43.29 ps    (43.3 m%)
    tran: time = 12.5 ns     (12.5 %), step = 84.64 ps    (84.6 m%)
    tran: time = 17.5 ns     (17.5 %), step = 65.64 ps    (65.6 m%)
    tran: time = 22.5 ns     (22.5 %), step = 68.36 ps    (68.4 m%)
    tran: time = 27.5 ns     (27.5 %), step = 73.79 ps    (73.8 m%)
    tran: time = 32.5 ns     (32.5 %), step = 60.12 ps    (60.1 m%)
    tran: time = 37.5 ns     (37.5 %), step = 77.72 ps    (77.7 m%)
    tran: time = 42.5 ns     (42.5 %), step = 52.06 ps    (52.1 m%)
    tran: time = 47.5 ns     (47.5 %), step = 73.25 ps    (73.3 m%)
    tran: time = 52.5 ns     (52.5 %), step = 92.34 ps    (92.3 m%)
    tran: time = 57.5 ns     (57.5 %), step = 77.97 ps      (78 m%)
    tran: time = 62.5 ns     (62.5 %), step = 123.1 ps     (123 m%)
    tran: time = 67.5 ns     (67.5 %), step = 43.29 ps    (43.3 m%)
    tran: time = 72.5 ns     (72.5 %), step = 84.64 ps    (84.6 m%)
    tran: time = 77.5 ns     (77.5 %), step = 65.64 ps    (65.6 m%)
    tran: time = 82.5 ns     (82.5 %), step = 68.36 ps    (68.4 m%)
    tran: time = 87.5 ns     (87.5 %), step = 73.79 ps    (73.8 m%)
    tran: time = 92.5 ns     (92.5 %), step = 60.12 ps    (60.1 m%)
    tran: time = 97.5 ns     (97.5 %), step = 77.72 ps    (77.7 m%)
Number of accepted tran steps =             11502

Notice from spectre during transient analysis `tran'.
    Trapezoidal ringing is detected during tran analysis.
        Please use method=trap for better results and performance.


Maximum value achieved for any signal of each quantity: 
V: V(out) = 1.264 V
I: I(IN_A:p) = 178.8 uA
If your circuit contains signals of the same quantity that are vastly different in size (such as high voltage circuitry combined with low voltage control circuitry), you should consider specifying global option `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (25.6 %)      2 (12.1 %)      4 (3.8 %)       6 (2.8 %)
         8 (3.8 %)      10 (30.8 %)     12 (1.6 %)      14 (1.3 %)
        Total: 86.3%
Initial condition solution time: CPU = 1.969 ms, elapsed = 1.97506 ms.
Intrinsic tran analysis time:    CPU = 575.462 ms, elapsed = 579.294 ms.
Total time required for tran analysis `tran': CPU = 578.029 ms, elapsed = 581.865 ms, util. = 99.3%.
Time accumulated: CPU = 904.185 ms, elapsed = 3.31258 s.
Peak resident memory used = 218 Mbytes.


Notice from spectre.
    4422 notices suppressed.

finalTimeOP: writing operating point information to rawfile.

Opening the PSF file ../psf/finalTimeOP.info ...
modelParameter: writing model parameter values to rawfile.

Opening the PSF file ../psf/modelParameter.info ...
element: writing instance parameter values to rawfile.

Opening the PSF file ../psf/element.info ...
outputParameter: writing output parameter values to rawfile.

Opening the PSF file ../psf/outputParameter.info ...
designParamVals: writing netlist parameters to rawfile.

Opening the PSFASCII file ../psf/designParamVals.info ...
primitives: writing primitives to rawfile.

Opening the PSFASCII file ../psf/primitives.info.primitives ...
subckts: writing subcircuits to rawfile.

Opening the PSFASCII file ../psf/subckts.info.subckts ...
Licensing Information:
Lic Summary:
[17:19:02.132736] Cdslmd servers:5280@192.168.0.10
[17:19:02.132744] Feature usage summary:
[17:19:02.132744] Virtuoso_Multi_mode_Simulation


Aggregate audit (5:19:02 PM, Fri Nov 1, 2024):
Time used: CPU = 915 ms, elapsed = 3.33 s, util. = 27.5%.
Time spent in licensing: elapsed = 1.42 s, percentage of total = 42.7%.
Peak memory used = 219 Mbytes.
Simulation started at: 5:18:58 PM, Fri Nov 1, 2024, ended at: 5:19:02 PM, Fri Nov 1, 2024, with elapsed time (wall clock): 3.33 s.
spectre completes with 0 errors, 0 warnings, and 13 notices.
