b'L\nL\n\n--\n\n\n~\n\n~---\n\n--------\xc2\xad\n\nq\n\nI?\n\n\'\n- -- -- -- ----\n\n~\n\nZI-#-~ .\n. .\n\nL-\n\n"-\n\n-0*>- 2.\n\n---\n\nI\n\n-\n\n-\n\n- . . . . .. . - - - . . ..\n\nC\n\nI\n\n--\n\n--\n\n--\n\n-\xc2\xad/\n\nUS\n\nIyo "\n\n] 4-\n\n"\n\nr-\n\n\'\n\nL-7\n\no\n\n-\xc2\xad\n\n\'\n\n7\n\n7\n\n__S\n\n-r-\n\n-\n\n-\n\n-\n\n- -a --\n\nI\n\np);oaes\n\n-,#/*\n\n-q\n\nS\n\n-\n\n6\n\n-\'\n\n. .\n\n. .\n\n. .\n\nI\n\n-\n\n+lt.-\n\nRot-\n\nA1--\n\nCs\n\nV\n\nS\n\n?\n\nDO\n\n14\n\n--\n\na.~Fri\n\n....\n\nI,\n\nT.\n\no..,\n\nC4T.\n\nI"\n\niFir\nAt.\n\nrye\n\nI..\n\n-\n\nI-\n\ni-\n\nIg\n\n6\n\nT3\n\n3\n\n\xc2\xad\n\nII\nI\n\nIj.\n\nII\n\ni\n\nAGAO\n\na\n\nCS",\n5\n\n-\n\nSwny\n\n-\n\nCr\n\nq\n\n)?2\n\n,3316945\nS\n\nR"..\n\nff4\n\nR3\nI\n\ntORA\n\nZ(~ST25-3O\n\nk.\n717\n*945\n\n\'P44\n\nss\n\n74L\'SO5\n\n~\n\nC*\n\n74C505\n\npsto-4L\n\n.t-\xc2\xad\n\ntS\n\n:9-SI\n\n-R\n\n,.\n\n-3~\n\nAS\n\nA7-\n\n-.-\n\n217981\n\n~\n\nt~\n\n9\n\nPIS\nACEI,\n\noul\n\n241\n\nvl\n\nA\'AV\n\n-I1\n\n~~41\n\n(47)\n\nAli)\n\non?)\n\n7,ic\n\n-ya\n\nL/\n\n1\n\nL02\n\nk-t-\n\nC\n\nR\nZGCTJSS-P?\nCOR\n\nr\nt~~4S\n\nON4\n\n4C4p\n\n4344Un\n\nIt.\n\n*tsv\n\nRIO\n\n4\n\ns2\n\nL\n\n3\n\na9\n\n9\n\n-T,\xc2\xad\n\n.741\nY~\n*i\n\nACs\n\nQ-\n\n170\n\nE~\n\nt\n\n4\n\n3\n\n2\n\nRA\n\nsf A,*4/\n47h\n\n-\'41j\n5\n\nC\n\nII~\n\ns\n\n97\n\n--\n\nZ.\n_______\n\n____\n\n____F.\n\n__\n\n_\n\n____C-\n\n\'4<\n\n-a-\n\nt\n\n\',(\n\ni--\n\n9Ktt\n_\n\n6W6~)\n\n6nm46)\n\n.-. 0 A,\n\nor\n\n5\n\nC\n\n~i\n\nY#o4owtIA4,\n\n\'S\n\n67\n\n0\'\n\n7\n\n0\n\n-\n\nC\n\n67\n\n-\n\n~\n\n)soo}(\n\n\'S~\n\n\'0\n\nto\n\n.45\n\n\'\n\nC4>b.t*4~\n\n/047\n\nCA")\n\n6)6r)a)64t1\n\nt~\n\neo\n\n4\n\nca54-1.(\n\n5\'\n\n(00-o\n\n-\n\n0\n\n35/\n\n44,2\n\n>,r)\n\n-\n\n-\n\nS or,.rfll\n\n(14245\n\n~41\n\nC/fl)\np\n\n6.t\')\n\n~\n\n&~\'j >A~t\n\n-\n\n(432)\n\nA\'AO?\n\nOsoCt.\n\n\'432)\n\n,&t\'nw at\n\nart,\n4405\n\n~r\n\nr\n\n~\n\ns-sr\nC\n\n.3\n\n(~Afl\n\n~\n\n~\n\nI\n\n(js~\n\n-z OSr\n\n-\n\nc~432\n\n-\n\nA\'A~05\n\nSWSSrCM,-s\n\nSrW455~\n\n3337521-2\nSe\n-sc/er A\n\n--\xc2\xad\n\'a\n,%c-nAn-\': ~\n\n,-~,\n\ncae>t,\n\no-z~-7,\n\n~\n\n4w),\n\naI\n\n"IVr\n\nr\n\nat~\n\n~\n\nf\n\nFes~q~j\n\nt5\n\noa\n\n3\n\n-AF\n\nn> Ra\nq\n\nfl1~\n\nc\n\n(WI\' -3)\nc(In -A43~\n\n(M17\naPl\n\n-\'\n- 3)\n\n(U,\n\n7-t.\n\n(Pt)-&17\n\n(U~7-\n\n7\n\nU,\')\n\n-y)\n\n(4239\n3\nr\n\nIHd\n\nXic\n\n--\n\nwa\n\n*A4-6gic\n\nQtI;\n\nA~\n\nztW\n\nt4.V3~\n\n"7\n1\n\n-\n\n1.\n\n3\n\nq#\n\nDtC404z\n\n1L16\n\nrS17~\n\nrrrs~fw~\n\n~\n\nLEO\n6A\'7)I\nA~a\n\n>\n\n~\n\n-\n\n-\n\n.\n\n2\n\n33375 2-C\n44\n\ns-A,\'\n64\'4J g~A;r\n\nI\n\n(SS~)\n\n~\nArzw\n\nUS\n\n2\'\n\n~\n\na\n\n\'I\n\ne\n\nSfl\nii\nQU\n\n-\n\nflrw\n\nt5r Scr.rC,\n\nrMAnsw#\n\n5rawr\n\nerkU\n"S\n~jtI\n\nI.\n\nCn3.I) ** Pr\n\n6\n\n,,,\n\n\'t-\'*1\n\n(s~-A)\nCfl\n\n,~snoj\n\nI\n\nseer S\n\n.~\n\n2\n\n.\n\npw\n\n7S3*\n\n-3.\xc2\xad\n\nii\n\nIt-g\n\n~\n\nAP\n\n"\n\n3-\n\n(o.wo\n\n\n93 ov\n\nu i\n\n-\n\n.\n\nI\n\n\na )\n\n66\n\n\n646)46\n\nof\'\n\n\xc2\xb1r\n\n\xc2\xa36\n\n4~t~\'-~-~~"\n\nr\n\n46 \n\n\nE6C\n\nS5O~7C\n\nA/gsa\n\ntc,6.6\',66.6.\n\ncan4\n\n-\'\n\n\'9r\n\n>eraA\n\nlow-C\n\nso\n\nCq3\n\n6\n\nS r\n\nz)\n\n/\n\nt S\n\n2339&g-)\n47\n\nAa)-92,t97,S\n\nDATA MANAGEMENT SYSTEM\n\nCIU AND DIU\n\nFINAL TECHNICAL REPORT\n\n\nAPPENDIX A\n\nDIU TEST SET SCHEMATICS\n\n\nPREPARED FOR\n\nNATIONAL AERONAUTICS AND SPACE ADMINISTRATION\n\nGEORGE C. MARSHALL SPACE FLIGHT CENTER\n\nUNDER CONTRACT\n\nNASR-31443\n\n\nPREPARED BY\nSCI SYSTEMS, INC.\nFEBRUARY,\n\n1976\n\nU7n\n\nMO-\'Xe,\n\nwe~61\n\nWR\n\n__\n-____-___-___-_\n-\n\n(,A)\n\np~\n\nS\n\n"-ii7A\n\n\xc2\xad\n\na.)h,\n\na041\n\nask\n3~-\n\nf....\nAr-\n\n5Y043373\'V\n\n\xc2\xa32\n\n9\n\xc2\xa393e\n\nSt~SA,\n\n,,3\n\n(K\n\nf\xc2\xb1\n\n?oS-)\n\n(ADs\n\nus\n\nsc\n\n/Aw\n\ndIO-A\n\nj\n\n4r\'\n\nfqv\n\n/O~iO\n\n3\n\n5-TL\n\n.\n\n(SI\n\n~S4#.fw4,\n\n...\n\n4.1\n\n1/ac\n\n-\n\n77s\n\nS\n\n(L4)\n\n)S4W\n\nA~\n\ntwo ~44~tnt\n(n pA t4~/ov~topr~..\')\nsee,\n\n~\n\n\'QLc ,w~r\n\n$e~\n\nr, J"Yz ~\n\noevc\n\nb2S-2\n\nzzy\n\n~Sea-a.\n\nC-"\',\n\n\'~\n\n-\n\nsa.b\n\ntsr\n\n-\n\n7-eq\n\nC~faar.4\n\nSr.\nzrsr\n\nrxrrs~,-ys twmp\n\nM8\n\nIA-ll\n\n71A\n1\n\n7CM)\n\n-Cs\n\n--\n\nA-<- -A-\n\n-13\n\n4\'S\n\n4\n1\n\n07\n\n~~AI\n\nAg\n\nC"),I\n\n4.0\n\nAA~0AAAAA\n\n.4\n\n-\n\n,n.k.\n\nAo,.0\n000\n6\n\nPA\n\n04\n\non\n\nron\nI\n\nIron\'\n\n040\n\nA\n\n14\n\nSAW\xc2\xad\n\nA\n\n4\n\n-\'A\'.,\'\n\n,,.\n\nCiA- )\n\n\'--P\n\n(09 -3)\n\n00000000\n\n-\n\n01050000\n\n(00.-I.\n\nMpor~\n\n5107\n\nSb\n\nCflkCA.fl0\n\nt-,sns\n\na.\n\nEl\n\nDATA MANAGEMENT SYSTEM\n\nDIU TEST SYSTEM\n\nFINAL TECHNICAL REPORT\n\n(NASA-CR-144195)\n\nDATA MANAGEENT SYSTEM DIU \n\n\nTEST SYSTEM Final Technical Report, (SCI\n\nSystems, Inc., Huntsville, Ala.)\n92 p HC\n\n$5.00 \n\nCSCL 09B\n\nN7&-18805\n\n\nUnclas\n\nG3/60\n\n20_089\n\n\nPREPARED FOR\n\nNATIONAL AERONAUTICS AND SPACE ADMINISTRATION\n\nGEORGE C. MARSHALL SPACE FLIGHT CENTER\n\n-UNDER CONTRACT\n\nNAS8-31443\n\n\nPREPARED BY\nSCI SYSTEMS, INC.\nFEBRUARY,\n\n1976\n\nSCI SYSTEMS, INC.\n\nDATA MANAGEMENT SYSTEM\n\nDIU TEST SYSTEM\n\nFINAL TECHNICAL REPORT\n\n\nPREPARED FOR\nNATIONAL AERONAUTICS AND SPACE ADMINISTRATION\nGEORGE C. MARSHALL SPACE FLIGHT CENTER\nUNDER CONTRACT\nNAS8-31443\n\nPREPARED BY\nSCI SYSTEMS,\n\nINC.\n\nFEBRUARY,\n\n1976\n\nTABLE OF CONTENTS\n\n1.0\n\nINTRODUCTION\n\n\nZ. 0\n\nDIU TEST CONTROL UNIT,\n\nCONTROL AND DISPLAY DESCRIPTION\n\n2. 1\n2. z\n\nSupervisory Bus Control\n\nZ. 3\n\nReply Bus Display\n\n2.4\n\nRI-RO Control and Display\n\n\n2.5\n\nMonitoring Functions\n\n\n2. 6\n3. 0\n\nIntroduction\n\nPower Control\n\nDIU STIMULUS PANEL (STP) FUNCTIONAL DESCRIPTION\n3. 1\n3.2\n\nDIU Analog Stimulus Panel/Precision Power Supply\n\n\n3.3\n4.0\n\nIntroduction\n\nDIU Discrete Stimulus Panel Functional Description\n\n\nDIU TEST SYSTEM INTERNAL FUNCTIONAL DESCRIPTION\n\n4. 1\n\nPower Supplies\n\n4. Z\n\nMechanical Outline\n\n4.3\n\nTCU/STP Circuit Block Diagram Descriptions\n\n\n4.3. 1\n\nIntroduction\n\n\n4.3.2\n\nTest Synthesis and Timing\n\n\n4.3.3\n\nTest Synthesis (Sequence Control)\n\n\n4.3.4\n\nSupervisory Bus Interface\n\n\n4.3.5\n\nReply Bus Interface 1\n\n\n4.3.6\n\nReply Bus Interface 2\n\n\n4.3.7\n\nSuib System Synthesis 1\n\n\n4.3.8\n\nSub System Synthesis Z\n\n\n4.3.9\n\nSub System Synthesis 3\n\n\n4.3. 10\n\nRO Clock Receiver\n\n\n4.3. 11\n\nRI/RO Bus Receiver\n\n\n4.3. 1Z\n\nRI Transmit Logic\n\n\n4.3. 13\n\nSignal Conversion\n\n\n4.3.14\n\nDIU Stimulus Panel\n\nL\n\n1.0\n\nINTRODUCTION\n\nThe information contained in this document detailing the functions of the DIU\n\nTest System constitutes the Final Technical Report for NASA-MSFC \n Contract\nNAS8-31443.\n\nSection 2 and 3 present functional and operational descriptions of the Test\nControl Unit (TCU), Analog Stimulus Panel (A-STP), Discrete Stimulus Panel\n(D-STP) and the Precision Source. The TCU is presented in Section 2 and\nthe Stimulus Panel, comprised of the three separate sections, is described\nin Section 3.\nIn Section 4 the internal operation of the units under discussion are presented\nin terms of block diagram level descriptions. These descriptions are at a\nlevel that an engineer skilled in electronic deciplines of the hardware could\nuse them as a guide for employing the appropriate unit schematics (pre\xc2\xad\nsented in Appendix A),drawings, listings and procedures to make repairs\nor modifications. The mechanical configuration is defined and illustrated to\nprovide card and component location for modification or repair. The unit\nlevel interfaces are mirror images of the DIU interfaces and are described\nin the Final Technical Report for NASA-MSFC contract NAS8-29155.\n\n2.0\n\nDIU TEST CONTROL UNIT (TCU) CONTROL AND DISPLAY\nDESCRIPTION\n\n2.1\n\nINTRODUCTION\n\nThe DIU TEST CONTROL UNIT (TCU) performs two major functions in the\ntesting of a DIU.\n\nIt emulates the CIU Transmit/Reply interface and the RI/\n\nRO Subsystem Transmit/Reply interface.\nThe \tTCU is subdivided into the following areas:\n(1) \t\n\nSUPERVISORY BUS CONTROL\n\nWord Select Control\n\nA - \'Word\n\nWC - Word\n\nD\n- Word\n\nSequence Rate Control\n\nNumber of Blank Words Control\n\nInstruction Sequence Control\n\nReset\n\nReply Auto/Normal\n\nContinuous /Single\n\nStart\n\nStop\n\nWC Error/Normal Control\n\nOperational Error Display\n\nIllegal OP Code\n\nWord Count 0\n\n\n(2) \t REPLY BUS DISPLAY\nDIU \t Reply Display\n\nSync -Word\n\n\nz\n\nD-Word\n\nError Status - Word\n\nB -Word\n\nD Word Select Control\n\n(3) \t\n\nRI/RO CONTROL/DISPLAY\nData Input Control\n\nError Status Control\n\nSubsystem D Word Select Control\n\nClock Select Control\n\nClock Enable Display\n\nReply/No\' Reply Control\n\nData Out Display\n\n(4) \t MONITORING FUNCTIONS\nDigital Multimeter\n\nSystem Function Test Points\n\nPower Supply Test Points\n\n\n(5) \t POWER CONTROL\n\n-System Power Control/Display\n\nDIU Power Control\n\n\nThis document describes the function of these controls and displays. Reference\nshould be made to Figure Z. 1-1 which identifies the location of each control\nand display.\n\n3\n\n\nZ. 2\n\nSUPERVISORY BUS CONTROL\n\nThis section of the TCU controls the information and format of the emulated\nCIU transmit signals on the Supervisory Bus.\n\nZ.2. 1\n\nWord Select Control\n\nThe Supervisory Bus information consists of three words that are controtable\nfrom the TCU.\n\nZ.Z.1. 1 A-Word (Address Word) - 20 Bit Switches\n\n2Z.-1. 1. 1 Prefix Bits (WS, C1 and CZ Bits)\nWS, Cl and C2 switches constitute the Sync bit and bus code prefix bits\nrespectively.\n\nAll word sync (WS) bits must be logical "l\'s\n\nto be valid.\n\napplies to "A" words, "WC" words, "D" words and "Blank" words.\ncode prefix bits Cl and C2 must be logical "l"s for an "A" word.\n\nThis\n\nBus\n\nAny of\n\nthese three switches (WS, Cl, or CZ) a logical "0" invalidates the "A" word\ncommand and a DIU would not recognize the message.\n\nThis means that a\n\nDIU would remain reset awaiting a proper "A" word command.\n\n2.2.1. 1.Z DIU Address Bits (Bits 0 thru 4)\nBits 0 through 4 are DIU address switches and are used to select one of 32\npossible DIU\' s.\n\nThey are binary weighted with Bit 4 beign the Least\n\nSignificant Bit (LSB).\n\nThe DIU address select thumbwheel is an octal switch, therefore the binary\naddress bits programmed by the TCU and the DIU Address Switch must agree\nas follows to ensure DIU recognition at its address.\n\n4\n\nTCU "A" WORD SWITCH\n\nDIU ADDRESS SWITCF\n\n\nBinary\nBO\n\nBi\n\nDecimal\n\nB2\n\nB3\n\nOctal\n\nB4\n\n0\n\n0\n\n0\n\n0\n\n0\n\n0\n\n00\n\n0\n\n0\n\n0\n\n0\n\n1\n\n1\n\n01\n\n0\n\n0\n\n0\n\n1\n\n0\n\n2\n\n02\n\n0\n\n0\n\n0\n\n1\n\n1\n\n3\n\n03\n\n0\n\n0\n\n1\n\n0\n\n0\n\n4\n\n04\n\n0\n\n0\n\n1\n\n0\n\n1\n\n5\n\n05\n\no\n\n0\n\n1\n\n1\n\n0\n\n6\n\n06\n\n0\n\n0\n\n1\n\n1\n\n1\n\n7\n\n07\n\n0\n\n1\n\n0\n\n0\n\n0\n\n8\n\n10\n\n0\n\n1-\n\n0\n\n0\n\n1\n\n9\n\n11\n\n0\n\n1\n\n0\n\n1\n\n0\n\n10\n\n12\n\n0\n\nI\n\n0\n\n1\n\n1\n\n11\n\n13\n\n0\n\n1\n\n1\n\n0\n\n0\n\n12\n\n14\n\n0\n\n1\n\n1\n\n0\n\n1\n\n13\n\n15\n\n0\n\n1\n\n1\n\n1\n\n0\n\n14\n\n16\n\n0\n\n1\n\n1\n\n1\n\n1\n\n15\n\n17\n\n1\n\n0\n\n0\n\n0\n\n0\n\n16\n\n20\n\n1\n\n1\n\n0\n\n0\n\n0\n\n24\n\n30\n\n1\n\n1\n\n1\n\n1\n\n1\n\n31\n\n37\n\n5\n\n\nZ.2. 1. 1.3\n\nOP Code Bits (Bits 5 thru 9)\n\nThese are the "OP Code" switches that instruct the addressed DIU which program\nis to be performed.\n\nBelow are the 5 bit binary instructions to be used.\n\nAll\n\nother Op Codes are invalid and will illuminate the Invalid Op Code (IOC) LED\nlocated on the TCU front panel (Figure 2. 1-1).\n\nTCU "A WORD" BITS\nB6\n\nB7\n\nI\n\n1\n\n0\n\n0\n\n0\n\n1\n0\nI\n1\n0\n\n0\n1\nI\n1\n0\n\n0\n1\n1\n1\n1\n\n0\n0\n0\n1\n1\n\n0\n1\n1\n0\n1\n\nREAD RI\nREAD ERROR STATUS\nREAD AI DELTAS (AIO-AI63)\n\n0\n0\n0\n\n0\n1\n1\n\n0\n0\n0\n\n1\n1\n1\n\n1\n0\n1\n\nREAD AI DELTAS. (A164-AIIZ7)\nREAD AI EXCEEDING DELTAS\n\n1\n1\n\n1\n1\n\n0\n1\n\n1\n0\n\n1\n0\n\nREAD AI\'s\n\n1\n\n1\n\n0\n\n1\n\n0\n\nREAD\nREAD\nREAD\nREAD\n\n1\n1\n1\n1\n\n1\n0\n0\n0\n\n0\n0\n0\n0\n\n0\n1\n1\n0\n\n1\n1\n0\n1\n\n1\n1\n\n0\n1\n\n1\n1\n\n0\n1\n\n1\n1\n\nB5\n\nWRITE DO\'s\nWRITE\nWRITE\nWRITE\nWRITE\nWRITE\n\nDI MONITOR CONTROL\nAI DELTAS (Alo-A163)\nAI DELTAS (A164-AII27)\nAO\'s\nRO\n\nDO STATUS\nDI MONITOR CONTROL\nDI CHANGE\nDI\' s\n\nDIU TO DIU TRANSFER\nRESET\nZ. 2. 1.1.4\n\nB8\n\nB9\n\nChannel Address Bits (Bits 10 thru 15)\n\nThe channel address switches select a 6 bit binary channel command.\nis the least significant bit (LSB).\n\nBit 15\n\nEach DIU shall be able to control its DO\'s\n\nDI\'s, AO\'s, AI\'s, and RI/RO\'s by the channel address.\n\n6\n\n\nEXAMPLE:\n\nRI/RO --------channels.\n\nSelect one of eight possible sub system\n\nThe codes are:\nBinary\n\nB10\n0\n0\n0\n0\n0\n0\n0\n0\n\nNOTE: \t\n\nBli\n0\n0\n0\n0\n0\n0\n0\n0\n\nOctal/Decimal\n\nB12\n\nB13\n\nB14\n\nBI5\n\n0\n0\n0\n0\n0\n0\n0\n"0\n\n0\n0\n0\n0\n1\n1\n1\n1\n\n0\n0\n1\n1\n0\n0\n1\n1\n\n0\n1\n0\n1\n0\n1\n0\n1\n\n0\n1\n2\n3\n4\n5\n6\n7\n\nThe "Clock Sell switch in the TCU RI/RO section (Figure 2. 1-1)\nwill determine which of the above channels will be received\nby the sub system (RI/RO section). This switch (thumbwheel)\nis an octal switchhowever digits 0 through 7 are the same in\noctal and decimal.\n\n2.2. 1. 1.5 Parity Bit (P Bit)\nThe parity switches for all CIU Type words enter either "odd" or "even"\nparity depending on the switch position.\n\nOdd parity is the correct parity\n\nand is entered with the parity switch in the down or "0" position. To check DIU\nparity error detection capabilities, "even" parity is entered by the ("1")\nposition.\n\nZ. 2. 1. 2 WC-Word (Word Count Word) - 20 Bit Switches\n\nZ.Z.1.2.1\n\nPrefix Bits (WS, Cl and C2 Bits)\n\n\nWS valid is a logical "1" as for the "A" words.\n\nBus code prefix bits will be\n\n\nC1=l and C2=1 for a write operation and C1=0 and C2=\n\nfor a read operation.\n\n\nThe "01" prefix indicates an "end of message" meaning the words to follow\n\nwill be blank words.\n\nThe "I1"\n\nmeans that data will follow.\n\n\n7\n\n\n2.Z. 1.2. 2 \t Word Count Bits (Bits 0 thru 15)\nThese are binary word count bits which determine the magnitude of the\n\nmessage field. Bit 0 is the MSB(2 1 5 \n = 32768) and Bit 15 is the LSB (2 =1).\n\n2.Z. 1.Z. 3 Parity Bit (P Bit)\n\nThe parity bit is the same as for the "A word".\n\nZ. Z. 1. 3 D \tWord (Data Word) Z0 Bit Switches\nZ.Z. \t1.3.1 Prefix Bits (WS, C1 and C2 Bits) for Data Entered in a write\n\noperation.\n\nThe WS bit is the same as for A & WC words.\nprefix bits are "10"\n\nThe Cl and CZ bus code\n\n\nand "01" \n for D words with more to follow and D word\n\n\nend of message respectively.\n\nThe switches do not control these bits. \n They\n\n\nare automatically entered properly.\n\nZ.2. 1. 3. 2 Data Bits (Bits 0 thru 15)\n\nThese are the Date message bits and can be \nset to any desired pattern consistent\nwith the write operation being conducted.\n2.Z. 1.3.3 \t Parity Bit (P Bit)\nSame as "A" and"WC" words.\n2. 2. Z\n\nSequence Rate Control (2 octal thumbwheel switches)\n\nThis set of 2 octal thumbwheel switches can be employed to insert up to 64\nblank words between message sequences.\nis required,\n\nA minimum of I blank word\n\nOne blank word will exist when the switches are set to 00.\n\nnumber of blank words is I more\nnumber set into the switches.\n\nThe\n\nthan the decimal conversion of the octal\n\nUsing the maximum setting as an example:\n\n8\n\n\n77\n63\n+1\n64\n\n2.2. 3\n\n-\n\nSwitch setting in Octal\nDecimal Conversion\nCorrection Constant\nNumber of Blank Words\n\nNumber of Blank Words Control (1 Decimal Thumbwheel Switch)\n\nThis is a decimal (BCD coded) thumbwheel switch.\n\nIts function is to insert\n\nblank words between Data Words (D-Words) during a Write Operation.\nIt provides a means of testing a DIU\'s ability to identify more than the 5\nblank words between Data Words.\ntrolled from 0 to 9.\n\nThe number of blank words can be con\xc2\xad\n\nWhen entering a number from 0, the TCU must be\n\nreset and re-started to initialize the logic properly.\n\n\'Changing from any\n\nnumber other than 0 this is not required.\n\n2. Z. 4\n\nInstruction Sequence Control (5 Function Switches)\n\nThis is a group of 5 function switches used to control bus operations as\ndefined in the paragraphs to follow.\n\n2Z. 4. 1 Reset (Momen tary Toggle Type Switch)\nThis switch resets the TCU when depressed.\n\nCounters and command logic\n\nin the TCU are initialized which causes blank words to be transmitted on the\nS-Bus until a program is initiated by the Start Switch.\n\nZ. 2. 4. Z Reply AUTO/NORM (Toggle Switch)\nThis switch is used for Read Operations.\n\nIn the AUTO position the TCU\n\nWord Counter is decremented each word time after the WC-Word.\neliminates any dependancy on returned data from the DIU.\n\nThis\n\nIn the NORM\n\nposition the operation of the TCU will be dependent on data returning from\nthe DIU.\n\nFor Read RI\n\noperations this switch should be in the NORM position\n\n9\n\n\nto prevent over lapping replays from the DIU with the next message instruction.\n2. 2.4.3\n\nCONT/SINGLE (Toggle Switch)\n\nThis switch programs the TCU for either single messages or multiple\n(continuous) message operation.\n\nMost basic test are conducted with the\n\nswitch in the CONT position.\n2. Z. 4.4 START (Momentary Toggle Type.Switch)\nThis switch controls the start of each test program.\n\nWhen the CONT/SINGLE"\n\nSwitch is in SINGLE Position the reset switch isn\'t need to reset the TCU.\nSimply depress and release the start switch to send the next message.\n\nIn\n\nany mode the start of any test is begun by depressing and releasing this\nswitch.\n\n2. Z. 4.5 STOP (Momentary Toggle Type Switch)\nDepressing and releasing the stop switch will terminate any message at the\nend of its transmission.\n\nIn single mode this switch isn\'t necessary.\n\nIt will\n\nnot terminate a message prior to end of message.\n\nZ. 2. 5\n\nWC ERR/NORM Control (Toggle Function Switch)\n\nThis switch is the word count error control and is used for word count error\nchecking.\n\nIn the "ERR" position it will induce a word count error by modifying\n\nthe "WC WORD" word count field.\n\nIn a write operation this means the number\n\nof Data words issued and the number of Data words expected (the number\ndefined by the word count field) will be in variance.\nthere is no alternation of the expected data words.\n\na0\n\n\nIn the NORM position\n\n2.2.6\n\nOperational Error Displays\n\nTwo flags to indicate operational errors have been included in the TCU. They\nare illegal OP Code entered (IOC) and word count of zero (W/CO) entered.\n\nThe flags are to allert the operator to errors.\nZ. Z. 6. 1 Illegal OP Code - IOC (LED Bit Display)\nThis indicator is lit when an illegal OP Code has been entered by the operator.\nWhen an illegal OP Code is entered the TCU will operate as if a write command\nhad been programmed. The IOC flag will be illuminated but the TCU will\ncontinue transmitting messages with the "A" word containing the bogus OP\nCode. The responding DIU should set the "OP Code" flag in the returned\nerror status word.\n\nSee figure Z. 1-1.\n\nZ.2. 6. Z Word Count of 0 - W/C = 0 (LED Bit Display)\nA word count of zero (W/C = 0) is a non-defined operation and should be\navoided. If W/C=O is entered by the operator this indicator will be lit.\n\n11\n\n\n2. 3.0\n\nREPLY BUS DISPLAY\n\nCIU receive data are presented by the "DIU REPLY" led indicators.\n\nThis section\n\nconsists of a returned 12 bit sync word, data word display (used in read\noperations), error status word and first blank word received flags.\n\nA\n\nD\n\nword select control is used to select a specific D-Word to display from the\nmessage.\n\n2.3.1\n\nDIU Reply Display (LED Bit Display)\n\n2.3. 1. 1 Sync - Word (12 LED\'s)\nThis group of IZ LED\'s display a fixed 6 bit code (111101),\ndisplays the returned DIU (wired) address, and a parity bit.\n\n5 bits that\nThe odd parity\n\nis only for the 5 bit DIU address and does not include the 6 bit fixed\n\n2. \t3.1.2\n\nsync code.\n\nD-Word(20 LED\'s)\n\nDisplays the prefix (WS, Cl and C2),. information (Bits 0 thru 15) and Parity bit.\n\n2. 3. 1. 3 Error Status - Word (20 LED\'s)\nThe error status word will display returned errors and a DIU DIU transfer\n\nflag (bit 0).\n\nThe "DIU TRANS" indicator will be on for a valid trnasfer.\n\n\nThis display includes the prefix bits (WS, Cl and C2), error and flag in\xc2\xad\nformation (bits 0-15) and parity bits.\n\n\n2.3.1.4 B-Word (I LED)\nThe "B Word" flag indicated that the first word received when the reply bus\n\nwas activated was a blank word.\n\n\n12\n\n\n2. 3.Z\n\nD-Word Select Control (3 Octal Thumbwheel Switches)\n\nThe "D word sel" thumbwheels will determine which "D" word in a data\nstream will be displayed.\n\nThey are octal switches and are compared with\n\nthe data received to determine the "D" word to be displayed.\n\nWhen the "D\n\nword sel" and word count are the same "D" word end of message should be\ndisplayed.\n\nThis is verified by the bus code prefix bits CI and C2 which\n\nchange from "10"\n\nto "01"\n\n13\n\n\n2.4\n\nRI/RO CONTROL/DISPLAY\n\nFunctions in the RI/RO section of the TCU are similar to those for the CIU\ninterface section.\n\nControls are provided to supply the DIU RI interface\n\nproper inputs to exercise and test the RI function.\n\nControls and Displays\n\nare provided to verify and test the DIU RO outputs.\n\nA read RI OP Code of 00011 will present data to the Subsystem/DIU interface\nand is programmed by the DATA IN and ERROR STATUS switches.\n\nA write RO OP Code of 00111 will command the DIU to supply data to the TCU\nto be displayed by the DATA OUT indicators,\n\nZ.4.1\n\nData In Control (20 Bit Switches)\n\nThese switches are the same as "D word" switches in the CIU interface section.\nParity will be entered automatically either "even" or "odd" as described in\nprevious sections.\n\nZ.4. 2\n\nError Status Control (8 bit switches)\n\nThese 8 switches provide a simulated sub system error status word.\n\nThe\n\nsub system saved error status bits are labeled 12, 13, .14 and 15 to match\ntheir positions in the DIU error status word (see fig.\nsections).\n\nI,RI/RO and DIU REPLY\n\nThey are programmed manually to simulate errors.\n\nParity is\n\nnot entered automatically and must be determined by the 7 preceeding\nerror status switch positions.\n\nWS, Cl and CZ bits shall be 111 for proper\n\noperation.\n\n2.4.3\n\nSubsystem D Word Select Control (3 Octal Thumbwheel Switches)\n\nAs with "D word" display in the "DIU REPLY" section, "SUB SYS D WORD SEL"\n\n14\n\nthumbwheel switches will select the data word,\n\nreceived from the DIU, to be\n\ndisplayed.\n\n2.4.4\n\nClock Select Control (1 Octal Thumbwheel Switch)\n\nSelects the RI/RO channel (I of 8) to be tested by the TCU.\n2.4.5\n\nClock Enable Display (8 LED Displays)\n\nThese leds correspond to the "clock sel" switch.\nis to be selected.\n\nThey display which channel\n\nFor proper operation in either Read RI or write RO the\n\n"clock sel" switch, "A" word channel address switches and "clock enable"\nindicators must agree.\n\nThe information presented to the DIU will be returned to the TCU via the\nreply bus and will be displayed in the "DIU REPLY" display section.\n\nTherefore,\n\nchanging bits in the RI/RO section "DATA IN" and "ERROR STATUS", will\nbe mapped back into the "DIU REPLY" display section.\n\n2. 4.6\n\nReply/No Reply Control (I toggle switch)\n\nThe REPLY/NO REPLY Switch will determine whether the RI/RO section\nwill respond to interrogation by a DIU.\nsponse\n\nZ. 4. 7\n\nerror condition.\n\nIt is used to check Sub System\n\nre\xc2\xad\n\nThis is bit 10 in the returned error status word.\n\nData Output Display (20 LED Displays)\n\nA "WRITE RO" OP Code (00111) will direct the addressed DIU to pass the Data\nwritten into it, by the TCU, on to the sub system (RI/RO) via the RO line.\nThe data will be displayed by the "Data Out" indicators.\n\nChanging the "D\n\nword" bit pattern in the "word select" section will be mapped back into the TCU\n"Data Out" indicators.\n\nWhen the word count has been satisfied, an error\n\n15\n\n\nstatus word will be returned to the DIU, and then returned to the TCU "DIU\nREPLY" indicators.\n\n16\n\n\n2.5\n\nMONITORING FUNCTIONS\n\nZ.5.1\n\nDigital Multimeter\n\nA digital multimeter is included in the TCU for the purpose of measuring\nDC volts, AC volts, Resistance, DC Micro Amps and AC Micro Amps.\nresistance ranges selectable are10 Mx..\n\nlOOn,\n\nIOKri,\n\nlKn,\n\nVoltage and Micro Amp ranges are:\n\n1,\n\n100Ki,\n\nThe\n\nlMn,\n\n10, 100 and 1000.\n\nA special\n\n1000 Micro Amp input is required for the last AC or DC Micro Amp range.\nThis is a 31/2 digit decimal display.\n\nA ZERO control is included on the\n\nfront panel.\n\n2.5.?\n\nSystem Function Test Points (11 TP\'s)\n\nThe following listed test points are provided on the front panel.\nSYNC\nNRZ 1 (S-Bus)\nHI\nBI\nBI\n-LO\n2 MHZ\nNRZ 2 (R-Bus)\n1 MHZ\nNRZ 3 (RI)\nNRZ 4 (RO)\n4 MHZ REC (RO)\nSS BI 0 OUT\nZ;5.3\n\nPower Supply Test Points (5 Power TP\'s and 2 Gnd TP\'s)\n\nThe power test points are for monitoring the power supplies. They are not to\nbe used as sources for auxiliary equipment.\nlocated on the rear panel.\n\nThe supplies have fabled fuses\n\nPower TP\'s are: +5V, +gVFP, +12V,\n\n+28V.\n\n17\n\n\n-12V and\n\n2.6\n\nPOWER CONTROL\n\n2. 6. 1\n\nSystem Power Control/Display (Indicating Switch)\n\nThe "System Power" switch is a push button illuminated switch.\nis a 5V miniature.\n\nz. 6. z\n\nThe lamp\n\nTo energize the TCU depress and release this switch.\n\nDIU Power Control (3 position toggle switch)\n\nThis switch controls the output of the power supply in the TCU that provides\npower to the DIU being tested.\n\nIt is a three position switch and it can be\n\nchanged to test the input voltage requirements of the DIU\noutputs +28VDC.\nZZVDC.\n\nNORM position\n\nThe HI position provides 3ZVDC and the LO position provides\n\nThe switch can be changed while the power supply is being loaded by\n\nthe DIU.\n\n18\n\n\nDTGITAL\nMULTIM1III\n\nDIU TEST CONTROL Umir\nACV\n\n0.A\n0\n\nOTT\n\nA\n\n\xe2\x80\xa2\n\nHE\n\nI\nto\n\n0\n\nToo\n\n\xe2\x80\xa200\n\nT\n\nI\n\nD1 A\nEl\n\nto\n\nrut\n\nt~\n\n-\n\n1000.A\n\n\nC2\n2l\n\nWS\n\n0\n\n2\n\nI\n\n.\nw-a l1M\na)*I<\n\n3\n\n4\n\n6\n\n7\n\n~ K ADDS\nI\'S\n4K ~~~I\n\n3PCl\n\nDIU~\n\nA"\nWOOD\n\nkS\n\n5\n\nWORD SELECT ,LL.....\n\nwoo\n\nWOOD\xe2\x82\xace CI\nWI\n\nERRO\n\n0\n\n1 ,I e6 o\n\nOOWORD\nO\nCOUNT\n\nC|\n\ntit\n\nC2\n\n.O\n\n10\n\n1\n\nI\n\nt HNI 8\n\n12 I13\n\n4\n\n\'\nu-\n\nOil\n\n2\n\nAYFS\n\nO\nOOO) O\n\nis\n\nSEQRATE\n\nNO &W\n\nNAR*&\n2 OSt\n(R-\n\n\'O\n\n\xc2\xad\n\nO OOO\nO\n\n,.~\nE.1r\n\n,\n\nM,.\'\nM, a\n\n111\n\n1.\n\n(\nI\n\nD\n\n*\n\nI.\n\n.41\n\nCOtit\n\nAAR\nW\n\nAL4nlV-Y\n\nHUN\':j Lr\n\nYTE I\n\nTTUS@@@@\n\n1\nI.......... 0\nSYNC\n\nIYT\n\n@OOS@\n\nDIUS\nADa!\n\n15\n\nREPLY\n\n_4b\n\n00000006\n\n4m\n\naRe-R&)\n\nPyl\n\n@@O@O\n\n14RISC1-0\n\n@@@\n0 \n\n\nU\n\nSSE\n\nQ0\n\nSURSYSI O\n\nD SU\n\nCLOCK Sit\n\nDATA O\n\n0\n\n-our\n\n14\n\n\nVR\n\n\nWE\n\ncI\n\nC2\n\n12\n\nI\n\n1\n\n4\n\nn.\nLU.\n...\n\n*Ifl\n\n*55\nfll\n\n-.\n\ngur*\nIs\n\nLISP\n\n.\n\n-i lc S\n\n....\n\nn\nOPERATIONIAL\n\nw/co0\nMOM\n\n.I~\n\n+SkV\n\nFiLgur e Z. 1-1I\n\n+S-VrP\n\n+Ilav\n\n-l\n\nV\n\nZ.Rv\n\ncj.NO\n\n3. 0\n\nDIU STIMULUS.PANEL (STP) FUNCTIONAL DESCRIPTION\n\n3.1\n\nINTRODUCTION\n\nThe function of the DIU Stimulus Panel (STP) is to provide all of the Stimuli,\nand loads, required to functionally verify the performance of each of the\nDiscrete and Analog channels under test.\n\nThree separate panels comprise the DIU STP; one each for the Precision\nAnalog Source, Analog functions and Discrete functions.\n\nEach function panel\n\nhas its control switches and test points bracketed to conform to the functional\nmodularity as described in the DIU specification.\n\nThe STP when used in conjunction with the Test Control Unit (TCU) completely\nexercises the DIU under test to the levels set forth in the specification.\n\nThe\n\nDIU Acceptance Test Procedure (ATP) outlines the tests to be conducted using\n-\n\nthis equipment, and identifies the auxiliary test equipment required.\n\n3. Z\n\nDIU ANALOG STIMULUS PANEL/PRECISION POWER SUPPLY\n\nThe purpose of the Analog Stimulus Panel is to completely exercise the\nAI channels of the DIU under test.\n\nTo ensure proper signal levels are issued\n\na precision, programmablelanalog power supply is used for the stimulus\nof each Al channel.\n\nAl\'s are selected by 128 toggle switches located on the front panel.\n\nThe\n\nswitches are Labeled sequentially from 0 through IZ7 corresponding to the\n128 possible AI channels.\n\nAdditionally, the programming modularity is\n\n8 groups of 16 switches per group, with the first group being designated\ngroup 0.\n\nReference should be made to Figures 3.Z-1 and 3. Z-2 for the\n\nlocation and operation of each control and test point.\n\n19\n\nTo select a particular mode of operation a Stimulus Select switch has been\nincorporated which allows for Normal, Open (isolation and continuity tests),\n+32V (overvoltage tests) and -3ZV (under voltage tests).\n\nFor common mode rejection tests the Stimulus Selector is set to the NORMAL\nposition and the Common Mode Switch is set to EXTERNAL, allowing for\ncoupling of the common mode signal into the analog source return.\n\nAn\n\nexternal source provides the 400 Hz signal, and is coupled via the COMMON\nMODE INPUTS test points.\n\nFor all other Al tests the Common Mode switch\n\nis set to the ground (GND) position.\n\nTo verify channel crosstalk is within limits, bias, or noise, signals are\ninjected into one or more channels with the adajacent channels having normal\nanalog information.\n\nThe Al Bias Switch in the external position allows the\n\nbias to be entered into the selected channels.\n\nCrosstalk verification is\n\nobtained by monitoring the normal channel\'s D-word display on the TCU\nfront panel.\n\nIt should not be affected by the noise on the adjacent channel.\n\nFor normal At operation the Bias Switch is set to the GND postion.\n\nAI isolation and continuity tests are accomplished using the CONT/ISOL\nSELECTOR Switch for group (16 channels) selection, then measurements\nbetween switched and unswitched COMM/CH. GND test points are performed.\nThe complete procedure is detailed in the DIU acceptance test procedure,,\nSection 7. Z.\n\nThe remaining test points (AI INPUTS) allow for the verification of proper\noutput signal levels using a suitable Digital Voltmeter.\n\n20\n\n\nm\n\nm\n\nm\n\nm\n\nmm--\n\nm1m1m\n\nA1\nDIV ANALOG STMULUS PANEL\n\nHUNTSVLLE ALABAMA\n\nm*\nritt\nIt\n\n9.\n\nItl\n\n4\n\nto\n\nis\n\ni!t 21\nl\n\nis\n\nn\n\nit\n\n3\n\na\n\nN\nJ111\n\nm\n\n1\n\na\n\nMI\n\n,\n\nl 44\n1\n\nIs\n\nSO\n\n31\n\nF .\n\n51t"\n\nto SL\xc2\xa2tofl=\n\n13131D\n\na 4n\nat\nhill\n\n1\n\nf-u,\n\nFigure 3,.2-1\n\nFigure 3. 2-2\n\n\n3.3\n\nDIU DISCRETE STIMULUS PANEL FUNCTIONAL DESCRIPTION\n\n3.3. 1\n\nIntroduction\n\nDiscrete Inputs (DI\'s), Discrete Outputs (DO\'s), and Analog Outputs (AO\'s) are\nprogrammed using this panel in conjunction with the TCU.\n\nFigure 3. 3-1\n\nshould be used for reference in determining the location and functional setting\nof each control switch and test point.\n\n3.3.2\n\nDiscrete Input (DI) Discussion\n\nThe modularity of the 128 DI\'s has been defined as being 8 DI words of 16 bits\n(channels) each.\n\nEach word has been assigned a group number sequentially\n\nlabeled from 0 through 7.\n\nThe DIU Acceptance Test Procedure (ATP), section\n\n5. 1. 5, further delineates the words as being HI LEVEL, LO LEVEL or SINK,\nand when shipped the DIU\'s had, (1) groups 0, 2, 4 and 6 set as HI LEVELS,\n(2) groups 1 and 3 set as LO LEVELS, (3) groups 5 and 7 as SINK channels.\nBefore checking Dl\'s ensure the Signal Type Switches (STSW\'s) for even and\nodd groups are set to the correct position for the groups under test.\nSTSW\'s are labeled HI LEVEL, LO LEVEL and SINK,\n\nThe\n\nsee Figure 3.3-1.\n\nEach group is bit (channel) programmable using the CHANNEL SELECT\nSWITCHES (CSSW\'s) which are the 32 toggle switches,\n\n16 each under the\n\nDISCRETE INPUTS (EVEN) or (ODD) headings.\n\nDI isolation testing is accomplished in a manner -similar to that for Al\'s\ndescribed in the proceeding section, section 3. 2, using both the even and\nodd (return, ground and common) test points.\nfor the complete procedure.\n\nSee the DIU ATP section 5. Z\n\nAdditionally, the switched return switch (RTSW)\n\nis set to the open position for the isolation portion of DI testing and is set to\nground for all other tests.\n\n21\n\n\nA pulse mode switch has also been incorporated to provide Z msec pulsed\noutputs used to verify the performance of the 2 msec transient supression\nfilter on each DIU\'s DI channel input lines.\n\nFor all DI tests, excluding filter\n\nverification, the PULSE/DC switch (PSW) is set to the DC position.\n\n3.3.3\n\nDiscrete Outputs Discussion\n\nThe Discrete Outputs (DO\'s) channel modularity is essentially the same as\nthat of the Dl\'s discussed in section 3.3. Z with the following exceptions, (1)\nEVEN groups are HIGH level interfaces, and (2) ODD groups are LOW level\ninterfaces.\n\nSince there is the possibility of modules being swapped around\n\nin the field the strapping sequence could have been altered, therefore, it is\nextremely important to verify the DO strapping prior to any DO testing.\nDrawing 3339004 shows the output strapping.\n\nLoads presented to the DO\n\ninterface have been calculated to provide a maximum load of 50 ma.\n\nSince\n\nloads for 5 volt signal levels would necessarily stress the DO output transistors\nif 32 volts were applied the voltage source switches will select the correct\nloads for the source voltage selected.\n\nThen once DO modularity (strapping)\n\nhas been determined be certain the V-supply switch, Figure 3. 3-1,\n\nis set to\n\nthe correct position for the DO under test, le, as preset at the factory only\nDO\'s (EVEN) should have the VS VSW set to 32 V.\n\nEither EVEN or ODD can\n\nbe set for +5 V operation without stressing the system.\n\nDO isolation tests are conducted in a manner similiar to that previously stated\nfor AI\'s and DI\'s using the ground, common, and channel ground test points\nplus the Return\n\nswitches.\n\nShort circuit tests are conducted using the bit (channel) toggle switches located\nin Figure 3.3-1 under the headings Discrete Outputs (EVEN) or (ODD).\n\nFor\n\nthe short circuit testing the following precautions must be adhered to in order\nto prevent damage to the equipment.\n\n2Z\n\n\nWARNING!\n\n(1)\n\nSwitch only one bit (channel) switch to the ground (up) position\nat a time, and always return the switch to the normal (down)\nposition prior to shorting the next channel.\n\n(2)\n\nVerify DO module strapping prior to testing.\n\nTo verify DO outputs from the DIU LED indicators are provided for the groups\nbeing tested.\n\nThe LED\'s will be on for all DO "l\'s" being issued to the inter\xc2\xad\n\nface and off for all 1O1\'s".\n\nIn addition the LED\'s will turn off whenever the\n\noutput channels are grounded during the short circuit tests.\n\n3.3.4\n\nAnalog Output (AO) Discussion\n\nThe four Analog Output (AO) channels, A 0 through A3\' are functionally\nexercised by the TCU AOprogranrning used in conjunction with the loads\nprovided by the Discrete Stimulus Panel (Discrete STP).\n\nEach AO channel\n\nload is switch programmable to present either the normal 2K ohm resistive\nload, or a short circuit to the AO interface under test.\n\nThe four swtiches\n\nare grouped under the Analog Outputs heading on the Discrete STP with the\ntest points for each channel directly below the switch.\n\nThe test points are used for monitoring via. a suitable Digital Voltmeter each\nchannel during functional testing.\n\nFor isolation and continuity checks the AO\n\nreturn lines are switched open by the returns open/ground switch.\ntests require the switch to be set to the ground position.\n\n23\n\n\nAll other\n\nFigure 3.3-1\n\n4.0\n\nDIU TEST SYSTEM INTERNAL FUNCTIONAL DESCRIPTION\n\n4. 1\n\nPOWER SUPPLIES\n\nThree power supplies are incorporated into each TCU, two 5 volt supplies,\n+ 15 volt supply and a Z4-50 voLt supply used to power the DIU under test.\nThe second 5 volt supply was added due to the complexity of the test set\nand the requirements of the display LED\'s.\n\nManufacturer specification sheets\n\nare provided in Figures 4.1-1, 4. 1-2 and 4.1-3 as aids in troubleshooting,\nalignment and replacement of the units.\n\nThe physical mounting location of the\n\npower supplies is on the under side of the circuit catd chassis.\n\nAll internal\n\nvoltages are brought to a terminal block for distribution to the system, and\nexternal fusing of the supplies is provided.\n\nFigure 4. Z-1 shows the locations\n\nof the fuses and distribution terminal block.\n\nThe Stimulus Panel has three power supplies for logic and limits testing in\naddition to the Precision Analog Source.\n\nThe manufacturer\'s data sheets\n\nfor the 3Z volt supplies are shown in Figures 4. 1-4 through 4. 1-7.\n\nZ4\n\n\nSPECIFICATIONS\nAC INPUT: 105 to 125VAC, 47 to 6311z (Berets Unit 15%\nfor 50Hz operation). For wider range\nor 40011z operation, consult the factory.\n\nOVERLOAD PROTECTION: Unit is protected from overload\n& short circuit using the current told\xc2\xad\nback method.\n\nDC OUTPUT RATINGS:\n\nINPUT FUSING: 2A input fusing is recommended for power\nsupply protection.\n\nXFMR (2)\nTERMINALS\n\n\nOUTPUT (1) MAX. OUTPUT \n\nVOLTAGE\nCURRENT\n\nOUTPUT\n\n1.5 A\n1.3 A\n\n12 V\n15 V\n\n1.5 A\n\n12 V\n\nCOOLING: Convection cooled. Moving air is desirable when\nmounted in a confined area. Do not re\xc2\xad\nairflow\nstrict \nthrough baseplate for maxiratings.\nmum\n\n6A\n\nN/A\n\nOPERATING TEMPERATURE:\n___________ \t\n\nAl \t\n\n12 V\n\nA2\n\n12 V\n\n15V\n\n1.3A\n\nisV\n\nAS\n\n5V\n\n15V\n\nSee table below\n_____\n\nPERCENT OF FULL RATED\nLOAD AT AMBIENT TEMPERATURE\n\n(1). Adj. range \xc2\xb1 5%\n(2). See outline drawing \t\n\n50% \'\n\n75%\n\n100%\n\nLine \xc2\xb1 0.25%, Load \xc2\xb1 0.25% \t\nOUTPUT RIPPLE: 1 mV RMS, 3 mV p to p \t\nTRANSIENT RESPONSE: 50u sec. for 50% load change.\nREGULATION:\n\n4600\n\n+500C\n\n+400C\n\nCONSTRUCTION:\n\n+71C"\n35%\n\nAll alminum, anodized\n\nWEIGHT: 8.2 Pounds\n\nCONNECTIONS FOR VARIOUS VOLTAGES\nOPTIONAL\n\nBASIC CONFIGURATION \t\n\nOUTPUTS\n\nAl) +12V to 15V\nA2) -12V to 15V\nAS) 5V floating\n\nllI7\n\nAl\n\nI\n\nA2\n\n+\n\nr\n\n+\n\n2V to 15V\n\nAl\n\n+\n\nAZ\n\nOUTPUTS\n\n+\n\n1)\n-5V\n2)+1.V to 15V\n-1 to 20V\n\nCOMMON\n\n+3)\n\nCOMMON\n-17V to 20V\n\n-12V to 15V\n\n-SV\n\n5-\n\nOPTIONAL\n\nOPTIONAL\n\nNEVA\n\n+\n\n+\n-\n\nOUTPUTS\n1) +17V to 20V\n2)-12V to 15V\n.A2\n3)4SV\n\n+24V to 30V\n\n+\n\nAS\n\n15092-001\n\nAt\n\nA2\n\nOUTPUTS\n1)+24V to 30V\n2) +12V to ISV\n\n+12V to 115V\n\n+12V to iSV\n\nAl\n\n+17V to 20V\n\n+\n" VV-12V\nAS\n\n+5V\n\n+\n\n++5V\n\nCOMMON\n\n1\nFigure 4. 1-\n\n(a)\n\nALL INFORMATION ON THIS MANUAL SUBJECT\nTO CHANGEWITHOUT PRIOR NOTICE\n\nto 15V\n\nCOM.ON\n\nTO\n\nS\n\no\n\nP/N\nREFDS \nPOWERTEC\n(AMAZ\n\n2\n\n3\n\n4\n\nS0\n\nDESCRIPTION\n\nCOML EQUIV\n\nDECRPTO\n\nNS STM31CSSOAA3\n\ncz\nC3\n\n31-11005-003\n32 -13006-004\n\nNRp -EL\nIEC-0CZ...IKS\n\n0 IMFO,IOOV\nZOOMFOSy\n\nCRI-4\n\nI - 1300001\n\nSEMTECH 3S1E\nlIN4735A\nSEMTECH-S-Z\nRCO ISJ\n\nMI.\n\n. 3000 MFO 50\n\n-\n\nCI\n\n3 -130OT-O\n\nCI5\nAg\nCR5I\nA.\n\n12 -13lS -008\nC0-S0I\n11-1009-001\n?T\nZo-i3004 -O\'rr\n\n_0+OTU\nCIF\n\nS, fl .S\n\nZ,\n\na,\n\nC83\n\nED\n\n. ..... /:+%T\n;,\n.IZ\n\n-\n\nT\n\n33A. VE,10%\n\nME\n\n24-11014-007\n\nInC-OWN\n\nAS\n\n20-13004-051\n\nRC 0OPIIJ\n\n20-13004-052\n\nR\n\nEAR. 1/\n.,,112\n\nAs.,\n\n20-13004-049\n\nRC20OFI0I4\n\nPt\n\n20 304..C200FZ..J\n20-13004-063\nRC200FGSJ\n\nRIO\n\nOCF0242J\n.\n\npiO\nN1 \n\n0 S\n\n20-1300405l\n20 \xc2\xad 1300 00\n\n1\n+\n\nW 5%\n\nt!12,\n\n9\nC20OFOS J\n\niC14\nRIO\n\n22. \'12W5%\n\n10-30I1.\'O 0t\n10-13021-001\n\nO\n\n+ND\nol\nC13040\n\n2N3053\n\n0R\n\n6\n\n,4\n\n2NZIBA\n\n10 \'3002.O0O\n\nEA.5\n\n0\n\nC\n\n03\n\n+ c,,SO\n\n.\n\nA\n\nCR0\n\nA.\n.4\n\nOOA,I/W,5%\n\nV\xc2\xb0O,.,12\n/\n\nCIS\n\nR+\n\n1loo . 1SW.5%\n\nA4 \n\n\n-\n\n0 \n\n\n\xc2\xa31.2\nTI\n\n-P-l\n\n.1\n\nINPUT]\n\n-\n\nP a0 * 2015V-24V\n\nO5-12195-00 1\n40-1191...\nE, T\n\n.13\nA30F21\nZD100\n\nZA\n\nI\n\na,\n\nKy\n\nA2\n\nCOMMON\nON\n\nCol -8\nC)\n\n1\n0\n\nCIS-Qi\nSA\n, S\',0\n\nRS\n\n5\n\n1511\n\nTEST VO\'TAOCSA E PEE\xc2\xa3NCEO TO NESATIVE\nOUTPJT FOP -- SPPLY (AS)\nP\n\n"n\n\nr-\n\n4. 10\n\n(US\n\n__\n\n\'D2442s*\'394\n\n\'f\n\nREVISIONS\nIO\nA\n\nC\nnlPO.wR\n\ndnonfl\nwpmet*\n\nSYM\n\nPOWERTEC P/N COM\'L EQUIV\n32-13006-003\n32-13008-001\n31-13005-003\n11-13009-001\n11-13012-001\n12-13013-008\n22-13049-002\n20-13004-049\n22-13280-001\n20-13004-070\nZ0-15004-073\no0-13004-103\n\nCI.5\nC23\nC4\nCR1.\nCR34\nCR5\nR\nR7.8\nR3\nR4\nR5 \n\n\nSEE ECN 011037\n\nB\n\nth\nINC.\nPOV(ERTEC .. SNOdW\nEwqeFHeeeyoR\nE hetfIUHRdt id\nRI INCIpodub\n\no6 71\n\n_\n. cCWTo\n\nSEE ECN 011120\n\nAlOE\n\nI-Tt\n\nDESC\n\nPCZiOOOPNI5 1000 MFD. IV\nSTU2CI3AA93 OCOMFO, I5V\nMFG. IOOV\n.01\nNPC-EL\nSI-2\n\nINI200 \n\n1N4735A\nPW5-I0,,t 104ItOSW, 10%\nlO.Il. 1/2W, 5%\nRC2OGFIOTJ\n.051, 5W. 5%\nKSCO0\n\nRECZOGT5I\n0S L.......\nIN.I/2W, 5%\nRC:ZOGFI02J\n1OK,1/2W,5%\nRC20GF83J\nR060AI\n560.0, l/2W, 5%\nR9 \n 20-13004-067 RC200F561J\n1\n1\n23-13016 - 001 (:TS- 1\nRIO\n620.,I/ZW,5%"\nRCZOGF62IJ\n20-13004-068\nFill\n-O\n\nO1 10-13002-003 2N3055\n0\n-A3\n\n10-13018-001 2N2219A\n03.4 \t\n10-13021-001 2NZ905A\nGo\n-500\n\n55-12891-001\nP CIT.\n-+43\n\n40-13967-00\nTI\n130nI/2W,5%\nR2A 20-13004-052 RC20GF13IJ\n\n+\n\n+17.3V\n\n15.5V\nE\n\nO\n\n,\n\nIRS\nI0\n5w\n\nNE\n560\n\nTO\n\nC4\n,0\n\n+6.2V\n\n+..\n\nR\n\nAI\n\n3-\n\n130A\n\nQI\n\nPART OF n \n\n\n9R.0\n\n5.5\n\nc + 3\n\n(:.~\ncC\n\n+\n\n(8K\n\noo5o0ou\n\nTPIT\n\n620\n\ntO\n\nR4\n\nin\n\n47C\'T\nOCOE\nLIST" TE\nOF RIALS\nS\n\n.\nSN Et STLY\n3AI\nV\n.OOtXCIFIS.TIOX\nPACIPSTIG.\n5S.0 -TO\nUTITN\n115VOLAGIAJUTE\n\nARE TAKEN AT FULL RATED} LOAD CURRENT.\n3, TEST VOLTAGES\n115 VAC:INPUT. OUTPUT VOLTAGE ADJUSTED TO 5.0 VOLTS.\n2.\n\nREFERSENCE0\nALL VOLTAGES AFRE\n\nTO NEGATIVE\n\nUTL OTHEISE\nDINENSIO I\nO0WA\nANGLES X. til\n=*\' \' \n\n\nEPECIFIE \n\nguSAR eCHE\nr\n11(cTO\nX SeeL\n0\nIAAS\nxx .0\nNXAT\nTExR-Al \n\n\nI\nP\nI\nNEIC M. Ik\nNI ,O ITO\nOA LRWINO0ATt\n\nIC\n\nOUTPUT.\n\nTITLE\n4*\n\nE LEEDY\n"HE\nTS (\n\n1. A\n\nINDIC:ATES NOMINAL VAL.UE.\n\nNOTEUNLESS\nO"PERMSE SPECIFIED\n\nR(EgEuORS\n"G\n\n----\n\nE CA\nH\n\nIT\nHOU\nT\n\nNUS\nd NOTMI\nA\nW\npROpER\nAUTRORtblF\nION\n\nFLgure 4. 1-.1 (c)\n\nL\n\nAVE C1,TSE.RT. OA11F\n9111\n\nOEM SERIES\n5 V - -6 A\n\nT1"\n\nLOS 11W\n\nE3m\n\n42\n\n\n-OREAKfOGMIN\n\nORT E\n\n914.\n\n"2\n\n\n1\n7 -7\n1 21t\n17/7/71\n\nC\nZE\nETO\nP TO\nNIER\nM152, DPF\nGINI\n\nIES\n\nNOTER\n\nAl eAL\n\nPOWERTEC DIVISION\n\n\nNo\n\nCONTRACT\n\nPO\n\nM\n\n--\n\n\nAPPRO\xc2\xa5WEDA[\n\n-\n\nXhL\n\nItE\n\nIO\n\n-\n\n.\n\nTROUBL+ESHOOTING GUIDE\n\nCheck voltage test points shownon schematic 13984 forease of failure determination.\n(Applies toAtorA2)\n\n-\n\n...\n\nCHECK:\n\nFAILURE INDICATION:\n1. \tHigh Input current, blows fuses.\n\nC1 shorted\nCRI-CR4 shorted\nC1 open\nCR1-CR4 open\nQ3 shorted\n\n2. \tPoor regulation, high output ripple.\n\npossible output overload\n\nQ1, Q3 shorted\nQ2 open\nC3 leaky\nCR1-CR4 open\nQ4\'shorted\n\n3. \tHigh output voltage and rlpple,,poor ragulation.\n4. \tLow output voltage with excessive ripple.\n\npossible output overload\n\nImproper input frequency or voltage\npossible output overload\ninadequate ventilation\nimproper transformer tap connection\n(See schematic)\n\n5. \tExcessive unit heating.\n\nCheck voltage test points shown on schematic 15033 for ease of failure determination.\n(Applies to A3)\nCHECK:\n,FAILURE INDICATION:\nC1.C3 shorted\n\n1. \'High input current, blows fuses.\nCR1-CR4 shorted-\n\nCI-C3 open\n\n2. \tPoor regulation, high output ripple.\nCRI-CR4 open\n\nQZ shorted\n\npossible output overload\n\n\n3., \t High output voltage and ripple, poor regulatirm.\n4. \t Low output voltage with excessive ripple.\n\nQ1, Q2 shorted\n\nQ4 open\n\nC5 leaky\n\nCR1-CR4 open\n\nQ3 shorted\n\npossible output overload\n\n\n5. \t Excessive unit heating.\n\nImproper input frequency or voltage\npossible output overload\ninadquate ventilation\nimproper transformer tap connection\n\n(See schematic)\n\nOpTIMAAL VP A &At)\n\nM\nCOrNECiSINGLEOVA ACROSS+TERMINAL\n(AM) "0 -tMRM\n*t2V \t (l2T O.VP TO261100.\n\nO~r~O)/,L O.p\n(A)--%Foe\n\nF\n\nA IV ST\n\nA\n\nOW.. TOESnRG \t\n\nVEW TY FOR\n\n---- o-\n\n(AM)\n\n\n,VP TO 33110C\n\n-0 \t\n\nWA\n\nORLAES\n\nFigure 4. 1-1 (d)\n\nMOTh\n\nA\n\nPooR\n\n,-PAGE\nQ1JALI\n\nIOC600\n\n\nimum output voltage by a simple reconnetion-of.\nthe bansformer and filter circuits. Reduce maximum output current 15% for operation at 50Hz.\n\n25V CONNECTION\nMO\nEL\n\nou\n\nConvection cooled. Moving air Is desirable when\nmounted in a confined area. Do not restrict\naif ow through baseplate for maximum ratings.\n\nCOOLING:\n\nSOV\nCONNECTION\n\not\n\n12-25\nVTC\nO\n\n12 Amps.\n- Max.\n\n24-50\n\n6 Amps. \t\n\n10CI00 \t\n\n12-25\n\n24 Amps.\n\n24-50\n\n12 Amps.\n\nVDC\n\nMax.\n\nVUC\n\nSee table below:\n\nTEMPERATURE:\n\nuPERATING\n\nE u\n\n103300\n\nMax.\n\nREGULATION:\n\nVDC\n\nPERCENT \n FULL RATED\nO\nLOAD AT TEMP.\n\nMax. \t\n\nLine \xc2\xb11% + 50 oV Load \xc2\xb11% + s0 mV\niOUTPUT.RIPPLE: 300 mV MS\n25vCONNECTION\n50V CONNEC\nTION 600 mV RMS\n\nvalue\nThese rippWq may be\n300 rV MSrespetively reduced to 150 mVthe\n12\nby addition of &\noptional ripple reducing kits.\n\n*50\xc2\xb0C\n\n+40\xc2\xb0C\n\n. 60nc\n\n\'\n\n+710C\n\nCONSTRUCTION: All aluminum, anodized\nEGT\nWEGT\n\n-\t\n\nMO L1030\n\nM\n1\nMODEL 10C600\n\n7pns\n7p\nD\n32 pounds\n\nTROUBLESHOOTING GUIDE\nCheck voltage test poInts shown on sche\xc2\xad\nmatic for ease of failure determination.\n\nFAILURE INDICATION:\n-\n\nI)\n\nCHECK:\n\nHigh input\' curreN\nt blows circuit breaker,\n\noutput overload or short\nCS-CS, CR14-CR17 or TI shorted\nimproper 25V/m0V-nterceadncton\n\n2) High output voltage, no adjustment, no regulation\n\nC1i,\n\n04,\n\nCR3, CR4, RZ1, C, CR9, CR10 open\n\n01, 02, Q3,.Q8, CR1 Shorted\n\nOI IGINA\nOf POOR\n\nAG.-L\nALI !\n\n3) Low output yoltage, no adjustment, no regulation\n\nQi, Q2, Q3, Q6, Q7, CR1, RI, R3, R16, R17 open\nQ4, CR9, CR10,R,21;\'t, CR3, CR4, shorted\n\n4) High ripple or output oscillation \t\n\nC5-C8, CR14-CR17, R11, CI, CR3; CR4 open\nif load Is highly Inductive or of a pulsed nature\nit may be necessary to adjust R11 and C3 for\noptimum stability.\n\n5) Excessive unit heating \t\n\nimproper Input voltage or frequency\nInadequate ventilation\nimproper 25V/50V interconnection\n\nFtgur e 4..-1-Z (a)\n\n"\n\n-Tl*\n\n.-\n\n3*\nEI*l\n..\n\n.Ar\nI000\n\n473\nIDA\nmisa\n\nCt\n\n1\nlllO\n\nI...\n\nAIM\n490\n\n\'00\n\nIn\n\n"AlI\n\n00\n\n\'\n\nc"\nfac;~*\n\nC\'\n\nLW\n\nPOT\n\n35\n\nDf\nt\n\nI\n\nC.20\n\nIM\n\n\'\n\n4,70\n\nZ0\n\nM\n\n200D\n\nE0.11\n\n.0\n\nAV\n\n354!\n\nwI\n\nIM\n\n-M\n\ntot\n\nAD=E\n\nI--\n\n\n..\n\n"\n\n------\n\n- --------\n\n--\n\n------\n\nVI...-\n\n\n....\n\nDR SERIES SCHEMATIC DIAGRAM\n\nMADL\n\nc\n\nEAM\n\nRQ-.--.O\n\n. \'\n,\n\n-\n\n----- ,,....--,.,\n,,,,,\n-\n\no ,,- ,\n\n77\n\nFigur,\n\n4.1-\n\nLEEe\n-\n\n.1t\xc2\xad\n\n(b)EL\n\nb\n\nA\n\nOUTLINE DIMENSIONS\nOUTLINE DIMEN\'SIONS\n\nOEM\n\nSERIES\n\n\nPOWER SUPPLY MODULES\n\n\nINSTRUCTION\n\nMANUAL\n\n\nacic electronics inc.\n\nOCEANSIDE, CALIFORNIA\n\nFigure 4. 1-4\n\nINPUT: \t\n\n105-125 VAC, 47-63 Hz (Useable also at 400 Hz;\n\nconsult factory for derating.)\n\n\nOUTPUT: \t Voltage is adjustable between limits by externally\n\naccessible screwdriver adjustment of a potentiometer,\n\nOutput is floating; either positive or negative tprminal\n\nmay be grounded. Current: Zero to full load.\n\n* .25V\n\n4-8 Volt Models\nAdjustment range:\nt .5V\n10-18 Volt Models\n\xc2\xb1\nIV\n20-32 Volt Models\nNote: Voltage and current are coded by model no.\nExample: \t OEM5N5.7 is a 5 volt supply with\n\na maximum current rating of 5.7\n\namp at 40\'C.\n\nREGULATION: \t 0.1% + 5 mV NL-FL, \xc2\xb10.1%\n\nt5 mV for 10% input change.\n\n\nRIPPLE: \t 2 mV RMS max., 20 mV P-P max.\n\nSTABILITY:\nTEMPERATURE:\nCOEFFICIENT\n\n\nTypically 10 mV for eight hour period after initial warmup.\n\n0.02% /\n\n0\n\nC max.\n\n\nOUTPUT:\nIM-PEDANCE\n\nOC-IKHz: 0.001 RL or 0.005 ohm max.\n\nIKHz-IOOKHz: 0.005 RL or 0.5 \nohm max. (RL is the rated load)\n\n\nTRANSIENT:\nRESPONSE\n\nOutput voltage returns to within regulation limits within\n\n50 psec in response to a 50% load step.\n\n\nREMOTE:\nSENSING\n\nTerminals are provided to maintain regulation at the load,\n\ncompensating for the DC voltage drop in the load cable.\n\n\nREMOTE:\nVOLTAGE\nADJUSTMENT\n\n\nOutput voltage may be remotely adjusted over a limited range\n\nby insertion of a variable resistor in the positive sensing line.\n\n\nOVERLOAD:\nPROTECTION\n\nInherently protected against overload and short circuit by a\n\nfoldback type characteristic.\n\n\nAny model can be furnished with overvoltage protection which\n\nOVERVOLTAGE:\ncrowbars the output in the event of a rise in the output voltage\n\nPROTECTION\n(OPTIONAL) \t of between I to 2 volts or 10-20% (whichever is larger). This\n\nprotection circuit is completely independent of the supply.\n\nThe addition of overvoltage protection does not add to the outline\n\ndimensions of the supply.\n\nOn dual models, overvoltage protection "crowbars" both voltages\n\nto near\'zero in the event of a rise of one or both of the voltages\n\nof 20% or 4 volts (whichever is greater).\n\nAMBIENT:\nTEMPERATURE\n\nOperating; 0 to 710C-\n\nStorage: -50 to 850C\n\n\nSPECIFICATIONS-\n\nOEM SERIES\n\nacdc etmctrmmlcu Inc.\nFigure 4. 1-5\n\n+\n\nGE-+OUT\n\nLOAD\nCOM\n\nSENS\nSENSO\n\nLOAD\n\nc\n\nCOW\nSENS\n\nLOAD\n\nOUTPUT. LOCAL SENSE\nDUAL\n\nSINGLE OUTPUT, LOCAL SENSE\n\nTO\nARE REFERENCED WECUAD\nP\nTROD SI IVE ARC ,UrTIYE (UJTPIITs\nWFOOIJ\nAUCUSSINLE\nMAy RE ADJUSTEDBy POTENTIOICTERS\nTROT INTRETS\nC\nwITH AUTOMATIC\nHOLES \'Iq THE 000CRg TIlE POER SUPPLYIS EQUIPPED\nPR\'OTECTION. ThU PO]SITIVEOjUTPUTIS ThE MASTER ,lIEN\nOVERLOAD\nTIF\nWILL RE TUIWUO\nBOT OUTPUTS\nlOAFPOsITlUIVOII I S SNORPTED\n\nYE\nTHE POSITI YE OR IIEGATI OUTPUTMANFE GIU0EJOCO A VOLTAGE\nA\nIS\nPOTENTIOANTER ACCESSIRLETIROUOW HOLE IN\nADJUSTMEN\'T\nNAPRIER\nAT\nR\nINE CASE. NEGJLATIIN SMOUlLOE IMEASURED IVAN\nOVERLOAD\nWITS! AUTOMATIC\nSUPPLy IS EQUIPPED\nSTRIP. THEPOWER\npROTECTIOtN\n\nnC EEUT15VA\n\nAC LINE\n\xc2\xad\n\nGROUND\n\n_\n\n115 VAC\n\n__NEUT\n\nF1OIIEO"U\n\nPRTETIN\n\nETRE\n\nsNM)MNCRISWL\n\nD\n\nDUAL OUTPUT\n\nSINGLE OUTPUT\nREMOTE SENSE\n\n\'0 ACP OTUE.\nELOOE\nIE pBCRLEP RN POLR LEADS\nAITU\n. REL\nEU SHISE D SENTE LEADSABD IOSTE FOR\nAPP\nOTABILITY\nVALIWUFOILO\nCAPPCITOT\nO\nAU\nINPMED ACE ND lIIPPOV CIVR T\nSR OUTPOT\nUD\nTOEP R\n\nCAPAI\nWE P\nIATULy\n\nETIp\n(CI) 1I SLIC STED\nIDOWOAASC.\nIVE\n\nU\n\nDUA\n\nSINGLE OUT UT -\n\nA\nT\n\nREMOTE VOLTAGE ADJUSTMENT\nFORNINII&RI\nT\nAOJUSIWeNTPOTENIONETrERS\npP ,lMOUTRITS, ADJUSTVOLTAGE\nSENSING TDO\nALL INSTAUCTIONSFORREMOTE\nOBSERVE\nWANNECI"OD.\nCAREThAT LEADSART PUIR\'ANENTLY\nRESISTANCE (Up) AS SPECIFIED. USING EETSUEF*\nTHE pROOP.,WINO\n0DOOUTPUT. WORNECT\nLD\nVALUEOPRp SNOI NE ,PROXSPECIFIED ADJUSTIOITp-RNGE. Th4E\nPRGRABOVE EORUELCW\n00 NOTSWITO!. 00NOT ATTTO\n2\nIMA.TELYD00 0O40 PER VOLT. Pp MUSTBE A LOWNOlSE, TO TYPE RESISTrOR. SHIELDEDLEADSAID A CAPACITOR(COOARENEESSANY\nAND ESE.\nHAVELOW LEAKAGE\nTO AINTAIN LkWRIPPLE. THECAAITOR SHOULO\n\nCOMMON APPLICATION PROBLEMS\n\nGENERAL NOTES\nENTS M WAO[EPED\nADJUSTM\nOVERL ADAND OVERVOLTAGE\nO\nTIRE\nA\nD O T AKE RAY J ST IENTwITHOUT\nADJUST INTS .\nFACTORY\nCOSULTING ACTUR.\n\nAP\n\nA\nPROTECT|I IS INCLOSUCOLINE FUSE SIOULD\nIF OVERVDlTAGE\nAGAINSTCATASTROPHIC\nUSER FORpROTECTION\nBY IThE\nRE INSTALLED\nFAILLRE\n\nNOOIJTpW NO AC INPUT. DETECTIVELINE FUSE, OUTPUTSHORTED,\n.\nN C ECT OOK\nOPEKATINO,\nCURSENT OVERVOLTAGE\nOUTPUT EXCESSIVE LOAD\nLOW\nSE\nADJUSTEDTOO MIGN, OPEN SEN\nOUTPUTVOLTAGE\nOPENSENSE LEADS.\nHIN OUTT\' LEADSOR pROON,*I1NORESISTRICT.\nlTE AC\nTIY , AWUST INPUT\npROYTE\nTO REYCLE VERVOLTAG\nFORAPPNOSIMTELy 2 SEWIDS MADThEN REAPLIUD.\n\nR\nO 0"\n\'!\n\nOPERATING INSTRUCTIONS-OEM SERIES\nacdc electronics inc.\n\nFigure\n\n4. 1-6\n\nNTRIOVEO\n\nCase R3\n\nCase R1 & R2 \t\nA\n.41-91\nDimensionTable\n\n4\n\n41\n\nCaser\n225\n\n1\n\nA 625\n5 \xc2\xad\n\n225\n\nth412t\n\nCaseR2\nA 1000\n8 459\n\n_____Weight____\n\n47\n\nE\n\n40.41\n\nlS-bis\n\n45Lb1s\n\n______________\n\n1n0\n\nFunctions\nM \t 5Terminal\nAnon \t\n\n_\n\n2-AC Neutral2C1\n\n6-Pox Output \t\noaseR4R54ua\n0e2p\n3-a OutputamrSrl\n-294-Ne\n65-t\nSneftgt\n\nT..\n\n.\n\nI\n\nl\n\nP12\n00M12\n\nMax\n4-ensSam\n\nPro\n\n5-0oe\n\ntenson\n\n4\n\nGE 80G\n\nTerina Barie-Dual Modules RI & R2\n\nCase R4 &R5 \t\n\nLinei\n3-Nee~~~Ne\n14 6-e ermina\nT\nax\n\nA 12mOD 1600\nA\n\nS\n\nTo\n\n3SC\n\no5\n\n0\n\n-\n\n4711\n\n4) 1rvd 1clearance37\n\nAND. MOUNTIN\n\nCawR2\n\nA 625\n\nA 1000D\n\nCP4\n\nC\n\n5\n\n985\n\n4\n\n1\n\nWeight\n\nWeight\n\nTerminal Functions\n1Vg1-ACNeutral\n\ntons\n\n-Note:\n\nDir\nmionTable\n\nlc\n\n3- .29t\n\n0?\n\n225\n\neight\n\nal \t\n\nQJ~li!1!V\n\nOupt29\nSams.ns\n\nCapea\n\n2\n\naugh\n\n94un\n\n-~jlS~~\'\n0\n\n-\n\n225\n\nF 45\n\n1AM1\n\nOUTIN\n\nA\n\n-E=\']\n\nS0\n\na\n.14\nTy______________________\nMo.\n\n-\n\nB\n\n.41\n\n0 15.18\n\n310\n\nSOG O-\n\nre Sti\n\n@\n\n456 C\n-2F\n\n4NeOtutpu\n4-Nr\n\n125\n\n6628\n\n01118\nD~\n\n0\n\nTerminal Functions\n\n,ti-\n\nLine\n\nDimnPin Table\nR\nCae R4 Clase 5\n\n01\n\nSens\n\n-Ne\n\n4\n\n6 Temia Same\nGridC\n\nes\n\n5-Pos Sense\n6-Pox utput\no\n\n6-\n\nSee\n\nabi\t\n\nOY-P\nee-----\n\n\ntp\nOtu\n\n3-e\n\nsa:1\n\n2-AC Line\n\n4-Nag Output\n\nin\n\n45 \t\n\n0\n\naxep-ig\n5N\n\na\ns, \t\n\nas9oe\nrqlrd\n\n6_9Po \t\n\nDIMNSIONS-OEM SERIE\n\nsMo\n\nLehcd sur\non th\n\nSense\n\n6~~-mm on\nCo\n\n459e\nlo a\n\nOutputpu\n\nrepeated on opposite aide fursa total of 5posisible\n(i This mounting pattern Is\nholes have threads to recsives #82 scraWS.\nAll mounting\n(1) rovide clearance holes as required for screwhesds on this surfacle.\nP\n\nOUTLINE AND MOUNTING DIMENSIONS -- OEM SERIES\nacdc electronics\nFigure 4. 1-7\n\nMECHANICAL OUTLINE\n\n4.2\n\nThe circuits are layed out on wired printed circuit boards with distributLon\nvia card edge connectors and point to point chassis wiring.\n\nFigure 4. Z-1\n\nshows the chassis layout for the TCU circuit boards, fuses,and power dis\xc2\xad\ntribution terminal block.\n\nRear panel connectors have been deleted since\n\nthey mirror those of the DIU under test.\n\nThe front panel layout is shown\n\nin Figure 2. 1-1 and its operation is described in Section 2.\n\nCooling air to the TCU is provided by three muffin type fans pushing air\npast the internal circuits with all of the panels in place.\n\nIt is important\n\nto ensure the unit is operated with the sides and top in place to avoid over\xc2\xad\nheating of components.\n\nThe stimulus panel consists mainly of load resistors, power sources, control\nswitches and indicator LED\'s.\n\nIt is an open frame structure and any fault\n\nisolation can be done with the aid of the schematics shown in Appendix A\nsince they follow a flow chart arrangement.\n\nThis is due to the basic switch\n\nlogic implementation.\n\nFor the DI\'s and DO\'s three circuit boards are utilized for loads and lamp\ndrivers.\n\nFigure 4. Z-2 shows the arrangement of these cards behind the\n\nDiscrete Stimulus Panel and the placement of the power sources.\nis made to DWG 3339550,\ncard.\n\nReference\n\nin Appendix A, for components located on each\n\nFigures 4.2-3 and 4. Z-4 show the rear panel layouts for the Discrete\n\nand Analog Stimulus Panels respectively.\n\n25\n\n\na sIOC\n\nA sloe\'\n\n*\nsi\n\n*\n\'7!gS7-8/Al vAr,C\xc2\xad\n\nsq!\n55\n\n9\n81aA y, V7FAC\n\n641S\n\n,f fIlY\n\n*\nsq!\n\nI\n\ngo\n\n.1\n\nCN r\'Ve\n\nI&\n\nI\nCc.k\n\npeccvceN\n\nI\n\nTCU MECHANICAL OUTLINE\n\nFigure 4. 2-1\n\nki\n\nF0ur\n\n0)\n\n4.\n\n+\n\nNtj\n\n-\xc2\xad\n\n4\'\n\n.4\n\ng\n4\n\n...\n\nit\n\nl9\n\n4\n\nDISREEyTIMLU\nAERVE\nFAue4.Z3\n\nPNE\n\nANALOG STIMULUS PANEL\nREAR VIEW\nFigu\'e 4.2-4\n\n4.3\n\nTCU/STP CIRCUIT BLOCK DIAGRAM DESCRIPTIONS\n\n4.3.1\n\nIntroduction\n\nThe block diagram circuit descriptions will be presented by examining the\nsystem functionally at the P.C. board level.\n\nTherefore, each block diagram\n\ncorresponds to a single card starting with card SI, Figure 4.3-1, and pro\xc2\xad\nceeding sequentially through card Sll, Figure 4.3-15.\n\nFigure 4.3-16 is a\n\nblock diagram which depicts the operation of the Stimulus Panel.\n\nEach\n\nsection and diagram identifies which drawings in Appendix A are to be used\nin conjunction with the block diagrams for troubles hooting the system.\n\nUsing the information contained in the four sections of this report plus the\nschematics in Appendix A, repairs and modifications to the Test System can\nbe accomplished with a minimum amount of difficulty by qualified personnel.\n\n4.3.2\n\nBoard S-i\n\n-\n\nTest Synthesis and Timing (3339510-1, 2)\n\nThe basic timing functions for the Supervisory Bus Interface portion of the\nTCU are generated on this card whose block diagram is shown in Figure\n4.3-1.\n\nSince the Sub System (RI/RO) and the Reply Bus Interface sections\n\nare dependent on DIU transmitted data, their. basic timing differs from that\npresented in this section, and will be covered later.\n\nThe three basic clocks derived from the 16 MHz crystal oscillator are 8\nMHz, 4 MHz and 2 MHz system clocks.\n\nThe 8 MHz clock is divided into\n\nclock phase bits by the -. 4 bit phase Johnson Counter. Each of the 4 phases\n\ngenerated is one fourth the 2 MHz bit time or 125 nano seconds\nrate).\n\nwide (4 MHz\n\nTo avoid glitches when decoding only 3 of the 4 phases are actually\n\nused, these being OW,\n\nOX, and OY.\n\nFigure 4. 3-Z shows the basic bit phase\nThe Z MHz output clocks the - 20 bit Johnson\n\ntiming and the bit phase decodes.\n\n26\n\nCounter which generates the Z0 bits necessary for system word timing.\n\nEach\n\nbit decoded is 500 nano-seconds wide and a total word time is then 500 x 20,\nor 10000, nano-seconds in duration.\ntiming and decodes.\n\nFigure 4.3-3 shows the bit counter\n\nWhen the bits and bit phases are mixed in the decoder\n\nany combination of bit times and bit phase times can be obtained.\n\nAn example\n\nwould be a parity x phase pulse obtained from the parity bit decode and the\nx phase decode.\n\nThe TCU\'s power onreset pulse is also generated on this card, and is derived\nfrom a delayed signal being presented to a one-shot when power is initially\napplied.\n\nThe RO time constant allows the one-shot to stabilize prior to the\n\ninput triggering the reset pulse.\n\nA Low impedance turn off path is used to\n\n-discharge the capacitor latch and allow rapid recycling of the system power.\nThe outputs from the one-shot are buffered on each card to prevent excessive\nloading on the reset circuitry.\n\nCommand type decoding is block decoded from switch inputs to allow for\nop code groupings as shown in Figure 4.3-1.\n\nThe read and write commands\n\nplus an illegal op code flag are then decoded.\n\nAdditionally, illegal op codes\n\nare combined with the write command, to verify proper DIU Rejection of\nthis code.\n\nTherefore, the TCU executes an JOG command as if it were a\n\nwrite command.\n\nFront panel test point buffer and a read override (read Auto) function complete\nthe signals generated.\n\nThe read auto function is explained in Section Z. Z.4. Z.\n\nThe inputs to the Read Auto Logic start and stop the count during a read\noperation.\n\nThis circuitry serves the same function as a I\'D" word enable\n\nduring a write operation, that is, counting the number of Words being\ntransmitted on the Supervisory Bus.\n\nZ7\n\n\nC~~\nb~\n\n44V zacci\n\nOro\n\nxr.\n\n0.5C.\n\nZ.ZAA\n\nCoW^,rE\n\ntw\n\nS17r\n\nCommc\n\n0* cape\xc2\xad\n\nCot, rE\n\n#6s641\n\nTEST SYNTHESIS TIMING\nFigure 4. 3-1\n\n3-39f-9\n3339-570 -2\n\niamecl\n\n[e-\n\nV$8\n\nOP\n\n48_\n\n7-\n\n_7\n\n___\n\nI u\n\n______DgF\n\n0x\n\n__\n\n1\n\nS___\n\nWRwS\n\n--\n\ns\n\ncI\n\n2.\n\naZ\n\ngoIBAt\n\n10\n\n1\n\n318\'4\n\nas\n\n86\n\n87\n\nB889.80\n\n8 /1a B /a.\n\n013\n\n814\n\nBSS\n\nP\n\n4.3.3\n\nBoard S2 - Test Synthesis (Sequence Control) (3339512-1,\n\nZ)\n\nTest programming selected by switches on the TCU front\npanel is implemented\nwith the logic on board SZ, Figure 4. 3-4. When the start\ntest switch has\n\nbeen actuated the next clock pulse (Px) will clock the Clock\nControl Flip\n\nFlop (FF1) initializing the sequency logic.\n\nWord frames will then be generated\nfor each additional clock pulse word type decode gates\nthen decode the frames\ninto "Al\' word, "well word, "D" words or "B" words which\nselect the proper\noutput multiplexer channels (SA and SB); Sequence control\nlogic determines\n\nthe types of words \n to be generated and the order of implementation.\nFor Write operations the number of blank words between\neach data word is\n\ncontrolled by the number of Blank Words \n Generator (BWG)\nand the Associated\nControl Logic. The desired number of blank words \'are\nset by No. B/W\n\nthumbwheel switches on the TCU front panel. The zero\n"B" wm rds disables\n\nthe BWG when no blank word spacing is desired.\n\nThe reset logic provides\n\n\nthe automatic resetting for each word cycle.\n\n\nTo determine the total length of each test sequence the\ncount control s ection\nmust keep track of the program progress. Inputs to the\ncontrol logic deter\xc2\xad\nmine when the count clock pulse is applied to the 16 bit\nword counter. Word\ncount inputs from the word count switches on the front\npanel set the data field\nlength.\n\nThe word counter is implemented as a down counter and\nstarts at\nthe Word Count setting, and counts to zero. When the\nlast word is detected\nby the last word decode logic, "D word prefix bits are\nproperly changed\nduring write operations, and a last word strobe is generated\nto set up sequence\ntermination Logic. A strobe generated when the word count\ngoes to zero sets\nup the Auto Reset LogLc and provides the enable for the\n8 bit Sequence Rate\nCounter.\n\nOnce enabled the Sequence Rate Counter puts a number\nof blank\nwords, determined by thumbwheeL inputs, between each\nsequence frame.\nThis spacing will allow for Late data being returned from\nthe DIU under test.\n\n28\n\n\nsWp6\n\nLOSC\n\n._I\nCO+\'DEC.\n\n[-XF 7\n\nE\n\n.\n]. 9~(~\n\nez,\n\nwpsr\n\n-.\n\n,LOCK\n\nc ,.,\'o\n\nww s/o082\n\nLAST\' WMD\n\nFtgre\n\nacle\no\n\n.3\xc2\xad\n\n3-\n\nVR lC AV\ne\n\n7ROS\n\nFt~~~I\n\nw Iv\n\nW\n\n3-Old\n\nW1, 7-W\n\n0vVz4441VA\n\ntvOP\n\nB) 7-cj\nS\n\nWhen the Sequence Rate count goes to zero the entire sequence control\nlogic is reset.\n\nIf the SINGLE/CONT.\n\nrepeats automatically.\n\nswitch is set to CONT. the program\n\nA simplified timing diagram depicting the basic\n\ntiming functions is presented in Figure 4.3-5 for use as an aid in following\nthe sequencer logic.\n\n4.3.4\n\nBoard S3 - Supervisory Bus Interface (3339514-1, 2)\n\nThe block diagram of Figure 4. 3-6 shows the data to be transmitted on the\nSupervisory Bus ("S" Bus), to the DIU under test,\n\nData are entered into the Word\n\nMultiplexer via the word bits switches on the TCU front panel.\n\nMux Select\n\ncontrol lines explained in the previous section, 4.3.3, select the order in\nwhich the words are to be transmitted.\n\nThe timing diagram of Figure 4. 3-5\n\ndepicts a typical sequence.\n\nFrom the multiplexer the Data are loaded broadside into the output shift\nregister, on a command by the control logic.\n\nOnce resident in the register\n\nthe bits are shifted out serially to the NRZ to Bi-phase converter, then pre\xc2\xad\nsented to the transmitter for transmission on the\n\nt"S"\n\nBus.\n\nThe NRZ serial\n\ndata are converted to Bi-phase by combining the data with the Z MHZ system\nclock in an exclusive-OR gate.\n\nEncoding glitches are removed by clocking\n\nthe resulting Bi-phase information through a flip-fLop with the 4 MHz system\nclock, Figure 4.3-1.\n\nThe transmitter circuitry employs a pair of push-pull\n\ntransistors with Baker Clamp diodes to prevent saturation, and a center-tapped\noutput transformer.\n\nParity Generators are utilized to program the parity bit attached to the end\nof each word transmitted, excluding the Blank Word.\n\nA provision for inserting\n\nparity errors has been incorporated by exclusive OR-ing the parity switch\ninputs with the outputs from the parity generators.\n\n29\n\n.0t\n\n~\n\nnnC\n\niC\n\nr1AZWIE\n\nIN;\nA7\n\nAOUX\n\nC\n\n\xc2\xa3\n\nta\n\nI lV\nY\' K\n\nntV\n\nB\n\nBW\n\nCL\n\nSS4\n\ncanrtv\n\nmaw\n\nWO\nm47A7\n\n}wn\n\nc&,aeE.E 104fllp>\n\nRc ,SL\n\nSUPERVISORY BUS INTERFACE\n\nFtgure 4. 3-6\n\nSo,\n\n3359\n\nInverters used to convert thumbwheel negative logic inputs into postive logic\nsignals are included on this card.\n\nThe remaining circuitry, self test logic,\n\nwas employed to test the Sub System circuits of TCU number 2 during\nconstruction.\n\n4.3.5\n\nBoard S4 - Reply Bus Interface 1 (3339516-1,\n\n2)\n\nThe block diagram for Reply Bus Interface I is shown in Figure 4. 3-7.\nInputs from the Reply Bus are serially shifted into the Input Register then\nparallel loaded into the appropriate display registers.\n\nSince the sync word\n\ndoesn\'t contain a full 20 bits of information it is treated separately.\n\nThe\n\nfirst 12 bits shifted into the Input Register are loaded into the Sync Word\nDisplay Register, then a strobe is generated (CTR-CLK) to reset the Reply\nlogic for normal 20 bit words.\n\nA Blank word decode ("B" word) pulse is\n\ngenerated to reset the Reply timing Control logic during Blank word trans\xc2\xad\nmissions on the Reply Bus to ensure proper sync is maintained.\n\nOnce\n\nresident in the display registers the outputs are displayed on the TCU front\npanel LED\'s.\n\nBuffer circuits are employed to reduce loading on the display\n\nregisters output transistors these buffer/inverter boards are mounted in a\nseparate fixture shown in Figure 4.2-1.\n\nThe signals buffered by each card\n\nare labeled on this diagram.\n\n4.3.6\n\nBoard S5 - Reply Bus Interface 2 (3339518-1,\n\nZ)\n\nFigure 4.3-8 depicts the block diagram for Reply Bus Interface Z.\n\nThe\n\nbasic timing for the Reply section of the TCU, exclusive of the timing for\nthe Sync Word, is generated on this board.\n\nA 20 bit Johnson Counter identical\n\nto the one shown in Figures 4.3-1 and 4.3-3 is employed to generate the basic\nbit timing sequences.\n\nCounter control logic controls the count during the\n\nSync Word time frame and reset it after the first 12 bits have been received.\nInstead of three bit phases running at a 4 M1VHz rate as was the case previously.,\nthe 2 MHz clock is combined with the outputs of the bit counter to obtain the\nbit decodes.\n\nThis allows 2 bit phases per bit time.\n\n30\n\n.sr/C/er\n\nColPerC-\n\nCW~RCLCAR\n\nwo,?\n\nSCeOe\n\nCOPTSISPLA\nCLOCK\n\nLo~\'\n\n9c\n\n~9CoWR\n\n4\n\n4\n\n!FCCZ\n\nCzAoC\n\nCPOZ)\n\nCLO~k p"456\n\nREPLY BUS INTERFACE 1\nFiLgure 4. 3- 7\n\nCAOz)\n\n0.0\nFvna,4\n\n,r\n\nCJ~1tC/S/LA\n\nOSPLA\n\nCY/\nVT\n\nwORD sgacr\n\ncod\n\nbv\'f\n\nDAMC"\n\nro\n\nD\'san\n\nL06\'L\n\n1Fiur\n\n4.3-8\n\nsrs\n\n(arare\n\nTo be able to select "D" words on an individual basis a \'D" word counter\nand I\'D" word select comparator are employed.\n\nThe I\'D" word Counter\n\nlooks for data words in-the received information and counts each one received.\nThis count is broadside loaded into a comparator and weighed against data\npresented via "D" word select thumbwheeL switches.\n\nWhen the count matches\n\nthe thunmbwheel setting a Display Strobe (RBI-DISP) is generated to load the\ndisplay register.\n\nTo ensure only "D" words are counted the control logic\n\nexamines the prefix bits of each word allowing only "D" words to be counted.\nOnce the desired word has been found the control logic resets the "D" word\nCounter to zero.\n\nAdditionally, the sync word enable clock pulse (sync set) is activated by the\nBus\n\nActive Signal generated by the receiver circuitry.\n\nUndesirable trans\xc2\xad\n\nmiter turn on characteristics are avoided by disabling the 2 MHz clock to\nthe Sync Word count Control logic, Figure 4.3-7, until transients have sub\xc2\xad\nsided.\n\nAn additional circuit provides for the detection and display of the\n\nfirst blank word received on the Reply Bus after the Sync word.\n\nIf the word\n\nfollowing the Sync word is a Blank word the "B" word display LED (single\nLED) is illuminated on the TCU front panel.\nBlank word the LED stays off.\n\nIf a data word precedes the first\n\nIn any event the Blank word Display Logic\n\nis reset at the end of each DIU transmission.\n\n4.3.7\n\nBoard S6 - Sub System Synthesis 1 (3339520-1,\n\n2)\n\nSub System Synthesis 1 block diagram is shown in Figure 4.3-9.\n\nClock\n\nsynchronization is implemented with the phase-locked loop circuitry.\n\nThe\n\n2 MHz recovered clock and the loop generated Z MHz clock are supplied to\na phase comparator.\n\nThis circuit generates an error signal proportional\n\nto the phase difference between the two clocks.\n\nThe charge pump in concert\n\nwith the amplifier inverts one of input wave forms from the phase detector\nand translates the voltage levels before they are applied to the loop filter.\n\n31\n\n\n7fgr,-,\n\n-\n\nCO\'4\n\n?ECO vnwCI CLOW~/\n\nAV56\n\nct6e6e\n\n4\n\n\n.9AhA/M0\n\nPRE "\n\n,A\nE7\n\nP41CC\n\n4\n\nWO\n\nL06C\n\n17-\n\n\nZo\n\n&r\n\n~w~r~E\n\nc04t.\'MR\n\nn~ car(AO)\n\ncnoR6(CI-M)\n\ncex cavl. 1\n\n\nSUB SYSTEM SYNTHESIS 1\nFigure 4. 3-9\n\n\n3$ 3\n 52-/\n\n.\n\n.4--\n\nTherefore, the output of the amplifier will "pump up" to raise the VCO\nfrequency and "pump down" to Lower the frequency.\n\nThe tow-pass filter\n\ncontrols the fundamental loop characteristics such as signal capture range,\nloop bandwidth, capture time, and transient response.\n\nThe VCO frequency\n\nis set to lock at 8 MHz which is then used as the System 8 MHz clock.\n\nAt- 4\n\ncounter in the feedback loop reduces the 8 MHz to the internal 2 MHz clock,\nwhich is compared to the recovered clock.\n\nA -t- 4 bit phase counter and a t Z0 bit counter,\n\nessentially the same as those\n\nshown in Figure 4. 3-1,4. 3-2, and 4.3-3, provide the timing signals for the\nSub System timing decode signals.\n\nThe 20 bit counter is reset to a different\n\nstate (all zero\'s) than is shown in Figure 4.3-3, but the decodes will only be\nshifted by one bit time.\n\nThe clock generator is a binary counter that reduces\n\nthe 8 MHz to the needed 4 MHz and 2 MHz system clocks.\n\nThe Data Out word counter,\n\nData Out word select comparator,\n\nand the\n\nassociated control, reset, logic is the-same as that described in Section\n4.3. 6 and shown in Figure 4.3-8.\n\nThe difference being that the data is\n\nbeing presented to a sub system from the DIU under test instead of being\nsupplied to the CIU interface (Reply bus).\n\nCircuitry to invert the RO clock select thumbwheel inputs and to define the\nproper op code is provided.\n\nThe thumbwheel inputs are converted to true\n\nlogic and the op codes are later combined to give a clock/select enable\ns ignal.\n\n4.3.8\n\nBoard S7 - Sub System Synthesis 2 (3339522-1,\n\nZ)\n\nFigure4. 3-10 shows the block diagram of Sub System Synthesis 2 Logic board.\nThe logic contained on this card performs essentially the same function as\nboard S2, Section 4.3.3.\n\nTransmit synthesis logic provides the correct word\n\n3Z\n\n\nATPvA4S6\n\nA\'\n\nC\'Leeks\n\nA wao\n\nAsn$/\n\nctca\nlrv\n\nL~\n\nVA\'i1D\n\norCclc\nt.Faefr,?\n\nowr\n\nQA\'P\n\n\'W22M\n\nCWRD\n\n.g~r75F\n\ncrx\n\nM .4,.\nxC\nWC5CC7F\n\nM OA,\n\n, ;flr\ns\n\nIn c4\'.v\nZeRc\n\nczoa\n/\n\n(Oo\n\ncA.\n\nCwc%)\n\nV-r/V\n\nb4SC\n\nI\n\n/4//T SpflN\n\nC40\n\nMe\'\n\n,nA\'r-\n\nCiCsr\n\nBEr\nDC 06\n\n( \'\n\n4 & -\n\nes~x&rs\n\npfr#\n\n/V\n\nvl eni7\'\n\nac)A\n\n3339S22-\n\nSUB SYSTEM SYNTHESIS 2\nFigure 4. 3- 10\n\nflhmp~\n\n2I41 7 6)A\n\nsequences to be transmitted.\n\nThese word frames (BWD, \n DWD and E/S) are\n\nsupplied to the mux select gates which in turn controls the output multiplexer\n\nAs was done in Section 4.3. 3 a bank word generator\nenables a variable number of blank words to be inserted between each Data\nIn word. The zero "B" word (E BWD) signal generated on this card is fed\nchannel selection.\n\nback to card SZ, and its purpose is explained in that section.\nThe word counter, reset/load logic, and decode circuits are essentially the\nsame as those explained in Section 4.3.3 and shown in Figure 4. 3-4. To\ninitiate sub system activity the correct Ri/nO prefix bits are decoded from\nthe word count word along with the correct op code contained in the "A"\nword.\n\nData In parity bit is generated in the same manner as described for\n\nthe command words.\n\n4.3.9\n\nError Status parity is set manually.\n\nBoard S8 - Sub System Synthesis 3 (33395Z4-1, 2)\n\nThe block diagram shown in Figure 4.3-11 shows the logic circuitry contained\non board SB-Sub System Synthesis 3. The serial output data/word multiplexer\nlogic is the same as that discussed in Section 4.3.4 and shown in Figure\n4.3-6.\n\nThe Z0 bit input register accepts the data from the RI/RO bus receiver then\noutputs this data in parallel for bus code prefix identification, blank word\nsync strobe (Blank Word) generation, and Data Out Display. The Blank Word\nDecoder and the Data Out Display circuits have been described in Section\n4.3.5 and shown in Figure 4.3-7.\n\nThe timing pulses and resets are different\n\ndue to the nature of the Sub System Interface requirements.\n\n4.3.10\n\nBoard S9a \xc2\xad kO Clock Receiver (3339526-1)\n\nThe RO clock Receiver block diagram is shown in Figure 4.3-12. From the\ncomparator section through the receiver outputs the circuitry is the same\n33\n\n\nI\n\nX\n\n,\n\n20\n\n8 ,7 ,\n\n/ uT\n\nCe&s~\na\n\n-/\n\nA\'C~/sZ~\nC~~~~~o~~ cx\nco\'ro\n\n.saM~\n\nC\'A \'\n\nWa\n\nP s rv\n\nZo&,c\n\nFigurel\n\nSUB~~~~~-r\n\nwl\n\n44.3-11\n\nSYTM\'YTHSS3\'r9:2LVSPL47-\n\nCtocqFgur\n\n4.3-11Rcra\n\nZ\'6s6\n\nI\n\n"---\n\nCkZ\n\nA1 $LoS\n\nCLk a,\n\nI\n\n3-CLA\n\nCLK 4.\n\n___\n\n_\n\n_\n\n------\xc2\xad\n\n-\n\n<\n\nI\n\n>\nCL7\n\nB17\n(c9a)\n\nRO CLOCK RECEIVER\nFigure 4.3-12\n\nas the bus receivers.\n\nSection 4. 3. 11 describes the bus receiver operation\n\nwhich is shown in Figure 4.3-13.\n\nThe 8 RO clock lines are connected to\n\nan input filter which is the same configuration as that used for all of the bus\nreceivers, but it\'s cutoff frequency has been raised to accept the 4 MHz\nclock.\n\nThe only significant addition to the receiver is the addition of an\n\ninput multiplexer.\n\nThe mux select signals are derived from clock select\n\nthumbwheel inputs, to select the appropriate channel as defined in the "A"\nword.\n\n4.3. 11\n\nRI/RO Bus Receiver (33395Z6-2)\n\nThe bus receiver accepts continuous bL-phase data from the DIU Interface\nbus and performs bi-phase to NRZ conversion using pulse integration techniques.\nThe block diagram is shown in Figure 4.3-13.\n\nThe front end of the receiver consists of an isolation transformer and a\nraised-cosine input filter.\n\nThe filter provides 6 db attenuation at twice\n\nthe bit rate, and is optimized for minimum intersymbol interference for\nbi-phase data.\n\nThe filter output is supplied to a voltage comparator, which is biased at\napproximately 250 mv.\n\nVoltage feedback is included to provide approximately\n\n5 mv. of hysteresis at the comparator reference input.\n\nThe hysteresis pre\xc2\xad\n\nvents oscillation at the comparator output due to slow rise times at the fiiter\noutput.\n\nThe comparator output is buffered for a front panel test point, and also\nsupplied to two integrators, a bus-active detector, and the clock generator\ndelay circuits.\n\n34\n\n\nRs\n\ngoC4\n\n\',\n\nAC\n7-11\'\n\ni,9 6 w\n\n00\n\n,\nM\'s\n\n.711v\n\nCLOCfK\n\nRI/RO BUS RECEIVER\n\nFigure 4.3-13\n\n-\n\n\'\n\nThe outputs of the "One\'s" integrator and "Zero\'s" integrator supply set and\nreset signals to the NRZ latch. The Bus Active detector sets the NRZ Latch\nto a "One\'s" condition and discharges the "Zero\'s" integrator when the\nRI/RO bus is inactive.\n\nThe comparator output is also supplied to two 1/4 bit delay circuits to\nsynchronize the clock and data outputs. The outputs of the Clock latch and\nthe NRZ latch are Exclusive OR\'ed to generate the Receive clock.\n\nThe NRZ\n\nlatch is buffered for a front panel test point and the Receive Data signal.\n4.3. 12\n\nBoard S10 - RI Transmit Logic (3339528)\n\nFigure 4.3-14 shows the RI transmit logic block diagram.\n\nThe 8 transmitters\n\nand the NRZ to BI-phase converter are identical to those described in Section\n4.3.4 and shown in Figure 4.3-6.\n\nThe transmit control logic and control\n\ngates are used to start and stop the transmitter at the correct times.\n\nIncluded\n\nin the control logic is a provision for inhibiting the transmitters when no\nsub system reply is desired. To avoid premature transmitter turn-on an\nenable delay flip-flop has also been incorporated using the BUS ACTIVE\nsignal as its data input.\n\n4.3.13\n\nBoard S11 - Signal Conversion (3339530-1, 2)\n\nThe block diagram of the Signal Conversion board is shown in Figure 4.3-15.\nThe "B1\' side of this board contains the Reply Bus Receiver whose operation\nis explained in Section 4. 3.11 and shown in Figure 4. 3-13.\n\nThe "D" word\n\ninverters interface the thurnbwheel inputs to the Data Out comparatqr inputs,\nFigure 4.3-9.\n\nThe sub system clock decoder is a 3 line to 8 line decoder used to select the\nRO clock displayed on the TCU front panel.\n\nThe clock select enable is derived\n\nfrom the "A" word op codes for RI/RO instructions.\n\n35\n\n\n- -- -ns\n\n-\n\nel\n\nrA\n\nA-"\n\nJ-\n\nI\n\nEI\n\n<I\n\nIxI\nI\n\n-\n\nWv\n\n6\n\nI\n\n.-\n\nRI TRANSMIT LOGIC\n\nFigure 4.3-14\n\n\ntwrr\n\nn-A\n\nS1\n\n,A\'v66\'\n\nsrs,-&r..d\neeoe~~lr\n\n,-Z-147\'\n\nY:\nrloZ\n\ncCe OCKC\n\n\xc2\xa3ivotos~l\n\nZarF5F3375-2\nr\'\'s4CL 2- ,w4,t5\n\n0ver\n\n-Z\n\n~7\n\n..\n\n\n4.3-1\n\n7.\n\nFzur\n\n-I\n\nSIGNAL CONVERSION\nFigure 4. 3-15\n\n~\n\nq~ st0\n\nA DIU power pieregulator circuit has been incorporated to allow over voltage\nand under voltage source testing of the DIU under test.\n\nThe TCU front panel\n\npower select switch is used to select the desired voltage level while the\npreregulator minimizes the transients presented to the DIU during switch\nsetting changes.\n\n4.3. 14\n\nDIU Stimulus Panel (3339550, 3339580)\n\nThe block diagram of the DIU Stimulus Panel is shown in Figure 4.3-16.\nSection 3 of this report details the operation of the Stimulus Panel and should\nbe consulted if any troubleshooting is necessary.\n\nThe drawings in Appendix\n\nA, the discussion in Section 3, and this block diagram should allow for\neffective troubleshooting.\nA simplified drawing of typical switch selectable programming is shown for\nthe DI Stimulus and Control group. The switches show the various program\npostions called out in Section 3. 3.\n\n36\n\n\n0\n\n-\'r\n>714\'r\n\nPULSE\n\n\'\n\n~v\n\nDrr\n\nIg\n\nCt\n\ne.-\n\n%psnS\n\nu/vS\n\n161CC\n\n/AZ$\n\nSTIMULUS~~~D-9A42\n\nSTIMULUS PANEL.3q60A\n\nFiLgur e 4. 3-16\n\n\ne8\xe2\x80\xa2\n\noZ97//\n\nPAE \n\n\n'