// Seed: 4063577172
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  uwire id_7, id_8;
  assign id_7 = 1;
  wire id_9;
  wire id_10;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_2, id_3, id_4, id_5;
endmodule
module module_2 (
    input tri0 id_0,
    input wor  id_1
);
  always begin : LABEL_0
    id_3 = 1;
    id_4 = 1;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
  assign {!1, 1, id_1} = id_0;
  supply1 id_5, id_6 = 1;
endmodule
