

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Tue Aug 03 00:19:13 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,merge=1,delta=2
     5                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     7                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,noexec
     8                           	psect	maintext,global,class=CODE,split=1,delta=2
     9                           	psect	text1,local,class=CODE,merge=1,delta=2
    10                           	psect	text2,local,class=CODE,merge=1,delta=2
    11                           	psect	text3,local,class=CODE,merge=1,delta=2
    12                           	psect	text4,local,class=CODE,merge=1,delta=2
    13                           	psect	text5,local,class=CODE,merge=1,delta=2
    14                           	psect	text6,local,class=CODE,merge=1,delta=2
    15                           	psect	text7,local,class=CODE,merge=1,delta=2
    16                           	psect	text8,local,class=CODE,merge=1,delta=2
    17                           	psect	intentry,global,class=CODE,delta=2
    18                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    19                           	dabs	1,0x7E,2
    20  0000                     
    21                           ; Version 2.20
    22                           ; Generated 12/02/2020 GMT
    23                           ; 
    24                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    25                           ; All rights reserved.
    26                           ; 
    27                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    28                           ; 
    29                           ; Redistribution and use in source and binary forms, with or without modification, are
    30                           ; permitted provided that the following conditions are met:
    31                           ; 
    32                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    33                           ;        conditions and the following disclaimer.
    34                           ; 
    35                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    36                           ;        of conditions and the following disclaimer in the documentation and/or other
    37                           ;        materials provided with the distribution.
    38                           ; 
    39                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    40                           ;        software without specific prior written permission.
    41                           ; 
    42                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    43                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    44                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    45                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    46                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    47                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    48                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    49                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    50                           ; 
    51                           ; 
    52                           ; Code-generator required, PIC16F887 Definitions
    53                           ; 
    54                           ; SFR Addresses
    55  0000                     	;# 
    56  0001                     	;# 
    57  0002                     	;# 
    58  0003                     	;# 
    59  0004                     	;# 
    60  0005                     	;# 
    61  0006                     	;# 
    62  0007                     	;# 
    63  0008                     	;# 
    64  0009                     	;# 
    65  000A                     	;# 
    66  000B                     	;# 
    67  000C                     	;# 
    68  000D                     	;# 
    69  000E                     	;# 
    70  000E                     	;# 
    71  000F                     	;# 
    72  0010                     	;# 
    73  0011                     	;# 
    74  0012                     	;# 
    75  0013                     	;# 
    76  0014                     	;# 
    77  0015                     	;# 
    78  0015                     	;# 
    79  0016                     	;# 
    80  0017                     	;# 
    81  0018                     	;# 
    82  0019                     	;# 
    83  001A                     	;# 
    84  001B                     	;# 
    85  001B                     	;# 
    86  001C                     	;# 
    87  001D                     	;# 
    88  001E                     	;# 
    89  001F                     	;# 
    90  0081                     	;# 
    91  0085                     	;# 
    92  0086                     	;# 
    93  0087                     	;# 
    94  0088                     	;# 
    95  0089                     	;# 
    96  008C                     	;# 
    97  008D                     	;# 
    98  008E                     	;# 
    99  008F                     	;# 
   100  0090                     	;# 
   101  0091                     	;# 
   102  0092                     	;# 
   103  0093                     	;# 
   104  0093                     	;# 
   105  0093                     	;# 
   106  0094                     	;# 
   107  0095                     	;# 
   108  0096                     	;# 
   109  0097                     	;# 
   110  0098                     	;# 
   111  0099                     	;# 
   112  009A                     	;# 
   113  009B                     	;# 
   114  009C                     	;# 
   115  009D                     	;# 
   116  009E                     	;# 
   117  009F                     	;# 
   118  0105                     	;# 
   119  0107                     	;# 
   120  0108                     	;# 
   121  0109                     	;# 
   122  010C                     	;# 
   123  010C                     	;# 
   124  010D                     	;# 
   125  010E                     	;# 
   126  010F                     	;# 
   127  0185                     	;# 
   128  0187                     	;# 
   129  0188                     	;# 
   130  0189                     	;# 
   131  018C                     	;# 
   132  018D                     	;# 
   133  0000                     	;# 
   134  0001                     	;# 
   135  0002                     	;# 
   136  0003                     	;# 
   137  0004                     	;# 
   138  0005                     	;# 
   139  0006                     	;# 
   140  0007                     	;# 
   141  0008                     	;# 
   142  0009                     	;# 
   143  000A                     	;# 
   144  000B                     	;# 
   145  000C                     	;# 
   146  000D                     	;# 
   147  000E                     	;# 
   148  000E                     	;# 
   149  000F                     	;# 
   150  0010                     	;# 
   151  0011                     	;# 
   152  0012                     	;# 
   153  0013                     	;# 
   154  0014                     	;# 
   155  0015                     	;# 
   156  0015                     	;# 
   157  0016                     	;# 
   158  0017                     	;# 
   159  0018                     	;# 
   160  0019                     	;# 
   161  001A                     	;# 
   162  001B                     	;# 
   163  001B                     	;# 
   164  001C                     	;# 
   165  001D                     	;# 
   166  001E                     	;# 
   167  001F                     	;# 
   168  0081                     	;# 
   169  0085                     	;# 
   170  0086                     	;# 
   171  0087                     	;# 
   172  0088                     	;# 
   173  0089                     	;# 
   174  008C                     	;# 
   175  008D                     	;# 
   176  008E                     	;# 
   177  008F                     	;# 
   178  0090                     	;# 
   179  0091                     	;# 
   180  0092                     	;# 
   181  0093                     	;# 
   182  0093                     	;# 
   183  0093                     	;# 
   184  0094                     	;# 
   185  0095                     	;# 
   186  0096                     	;# 
   187  0097                     	;# 
   188  0098                     	;# 
   189  0099                     	;# 
   190  009A                     	;# 
   191  009B                     	;# 
   192  009C                     	;# 
   193  009D                     	;# 
   194  009E                     	;# 
   195  009F                     	;# 
   196  0105                     	;# 
   197  0107                     	;# 
   198  0108                     	;# 
   199  0109                     	;# 
   200  010C                     	;# 
   201  010C                     	;# 
   202  010D                     	;# 
   203  010E                     	;# 
   204  010F                     	;# 
   205  0185                     	;# 
   206  0187                     	;# 
   207  0188                     	;# 
   208  0189                     	;# 
   209  018C                     	;# 
   210  018D                     	;# 
   211  0000                     	;# 
   212  0001                     	;# 
   213  0002                     	;# 
   214  0003                     	;# 
   215  0004                     	;# 
   216  0005                     	;# 
   217  0006                     	;# 
   218  0007                     	;# 
   219  0008                     	;# 
   220  0009                     	;# 
   221  000A                     	;# 
   222  000B                     	;# 
   223  000C                     	;# 
   224  000D                     	;# 
   225  000E                     	;# 
   226  000E                     	;# 
   227  000F                     	;# 
   228  0010                     	;# 
   229  0011                     	;# 
   230  0012                     	;# 
   231  0013                     	;# 
   232  0014                     	;# 
   233  0015                     	;# 
   234  0015                     	;# 
   235  0016                     	;# 
   236  0017                     	;# 
   237  0018                     	;# 
   238  0019                     	;# 
   239  001A                     	;# 
   240  001B                     	;# 
   241  001B                     	;# 
   242  001C                     	;# 
   243  001D                     	;# 
   244  001E                     	;# 
   245  001F                     	;# 
   246  0081                     	;# 
   247  0085                     	;# 
   248  0086                     	;# 
   249  0087                     	;# 
   250  0088                     	;# 
   251  0089                     	;# 
   252  008C                     	;# 
   253  008D                     	;# 
   254  008E                     	;# 
   255  008F                     	;# 
   256  0090                     	;# 
   257  0091                     	;# 
   258  0092                     	;# 
   259  0093                     	;# 
   260  0093                     	;# 
   261  0093                     	;# 
   262  0094                     	;# 
   263  0095                     	;# 
   264  0096                     	;# 
   265  0097                     	;# 
   266  0098                     	;# 
   267  0099                     	;# 
   268  009A                     	;# 
   269  009B                     	;# 
   270  009C                     	;# 
   271  009D                     	;# 
   272  009E                     	;# 
   273  009F                     	;# 
   274  0105                     	;# 
   275  0107                     	;# 
   276  0108                     	;# 
   277  0109                     	;# 
   278  010C                     	;# 
   279  010C                     	;# 
   280  010D                     	;# 
   281  010E                     	;# 
   282  010F                     	;# 
   283  0185                     	;# 
   284  0187                     	;# 
   285  0188                     	;# 
   286  0189                     	;# 
   287  018C                     	;# 
   288  018D                     	;# 
   289  0000                     	;# 
   290  0001                     	;# 
   291  0002                     	;# 
   292  0003                     	;# 
   293  0004                     	;# 
   294  0005                     	;# 
   295  0006                     	;# 
   296  0007                     	;# 
   297  0008                     	;# 
   298  0009                     	;# 
   299  000A                     	;# 
   300  000B                     	;# 
   301  000C                     	;# 
   302  000D                     	;# 
   303  000E                     	;# 
   304  000E                     	;# 
   305  000F                     	;# 
   306  0010                     	;# 
   307  0011                     	;# 
   308  0012                     	;# 
   309  0013                     	;# 
   310  0014                     	;# 
   311  0015                     	;# 
   312  0015                     	;# 
   313  0016                     	;# 
   314  0017                     	;# 
   315  0018                     	;# 
   316  0019                     	;# 
   317  001A                     	;# 
   318  001B                     	;# 
   319  001B                     	;# 
   320  001C                     	;# 
   321  001D                     	;# 
   322  001E                     	;# 
   323  001F                     	;# 
   324  0081                     	;# 
   325  0085                     	;# 
   326  0086                     	;# 
   327  0087                     	;# 
   328  0088                     	;# 
   329  0089                     	;# 
   330  008C                     	;# 
   331  008D                     	;# 
   332  008E                     	;# 
   333  008F                     	;# 
   334  0090                     	;# 
   335  0091                     	;# 
   336  0092                     	;# 
   337  0093                     	;# 
   338  0093                     	;# 
   339  0093                     	;# 
   340  0094                     	;# 
   341  0095                     	;# 
   342  0096                     	;# 
   343  0097                     	;# 
   344  0098                     	;# 
   345  0099                     	;# 
   346  009A                     	;# 
   347  009B                     	;# 
   348  009C                     	;# 
   349  009D                     	;# 
   350  009E                     	;# 
   351  009F                     	;# 
   352  0105                     	;# 
   353  0107                     	;# 
   354  0108                     	;# 
   355  0109                     	;# 
   356  010C                     	;# 
   357  010C                     	;# 
   358  010D                     	;# 
   359  010E                     	;# 
   360  010F                     	;# 
   361  0185                     	;# 
   362  0187                     	;# 
   363  0188                     	;# 
   364  0189                     	;# 
   365  018C                     	;# 
   366  018D                     	;# 
   367  0000                     	;# 
   368  0001                     	;# 
   369  0002                     	;# 
   370  0003                     	;# 
   371  0004                     	;# 
   372  0005                     	;# 
   373  0006                     	;# 
   374  0007                     	;# 
   375  0008                     	;# 
   376  0009                     	;# 
   377  000A                     	;# 
   378  000B                     	;# 
   379  000C                     	;# 
   380  000D                     	;# 
   381  000E                     	;# 
   382  000E                     	;# 
   383  000F                     	;# 
   384  0010                     	;# 
   385  0011                     	;# 
   386  0012                     	;# 
   387  0013                     	;# 
   388  0014                     	;# 
   389  0015                     	;# 
   390  0015                     	;# 
   391  0016                     	;# 
   392  0017                     	;# 
   393  0018                     	;# 
   394  0019                     	;# 
   395  001A                     	;# 
   396  001B                     	;# 
   397  001B                     	;# 
   398  001C                     	;# 
   399  001D                     	;# 
   400  001E                     	;# 
   401  001F                     	;# 
   402  0081                     	;# 
   403  0085                     	;# 
   404  0086                     	;# 
   405  0087                     	;# 
   406  0088                     	;# 
   407  0089                     	;# 
   408  008C                     	;# 
   409  008D                     	;# 
   410  008E                     	;# 
   411  008F                     	;# 
   412  0090                     	;# 
   413  0091                     	;# 
   414  0092                     	;# 
   415  0093                     	;# 
   416  0093                     	;# 
   417  0093                     	;# 
   418  0094                     	;# 
   419  0095                     	;# 
   420  0096                     	;# 
   421  0097                     	;# 
   422  0098                     	;# 
   423  0099                     	;# 
   424  009A                     	;# 
   425  009B                     	;# 
   426  009C                     	;# 
   427  009D                     	;# 
   428  009E                     	;# 
   429  009F                     	;# 
   430  0105                     	;# 
   431  0107                     	;# 
   432  0108                     	;# 
   433  0109                     	;# 
   434  010C                     	;# 
   435  010C                     	;# 
   436  010D                     	;# 
   437  010E                     	;# 
   438  010F                     	;# 
   439  0185                     	;# 
   440  0187                     	;# 
   441  0188                     	;# 
   442  0189                     	;# 
   443  018C                     	;# 
   444  018D                     	;# 
   445  0000                     	;# 
   446  0001                     	;# 
   447  0002                     	;# 
   448  0003                     	;# 
   449  0004                     	;# 
   450  0005                     	;# 
   451  0006                     	;# 
   452  0007                     	;# 
   453  0008                     	;# 
   454  0009                     	;# 
   455  000A                     	;# 
   456  000B                     	;# 
   457  000C                     	;# 
   458  000D                     	;# 
   459  000E                     	;# 
   460  000E                     	;# 
   461  000F                     	;# 
   462  0010                     	;# 
   463  0011                     	;# 
   464  0012                     	;# 
   465  0013                     	;# 
   466  0014                     	;# 
   467  0015                     	;# 
   468  0015                     	;# 
   469  0016                     	;# 
   470  0017                     	;# 
   471  0018                     	;# 
   472  0019                     	;# 
   473  001A                     	;# 
   474  001B                     	;# 
   475  001B                     	;# 
   476  001C                     	;# 
   477  001D                     	;# 
   478  001E                     	;# 
   479  001F                     	;# 
   480  0081                     	;# 
   481  0085                     	;# 
   482  0086                     	;# 
   483  0087                     	;# 
   484  0088                     	;# 
   485  0089                     	;# 
   486  008C                     	;# 
   487  008D                     	;# 
   488  008E                     	;# 
   489  008F                     	;# 
   490  0090                     	;# 
   491  0091                     	;# 
   492  0092                     	;# 
   493  0093                     	;# 
   494  0093                     	;# 
   495  0093                     	;# 
   496  0094                     	;# 
   497  0095                     	;# 
   498  0096                     	;# 
   499  0097                     	;# 
   500  0098                     	;# 
   501  0099                     	;# 
   502  009A                     	;# 
   503  009B                     	;# 
   504  009C                     	;# 
   505  009D                     	;# 
   506  009E                     	;# 
   507  009F                     	;# 
   508  0105                     	;# 
   509  0107                     	;# 
   510  0108                     	;# 
   511  0109                     	;# 
   512  010C                     	;# 
   513  010C                     	;# 
   514  010D                     	;# 
   515  010E                     	;# 
   516  010F                     	;# 
   517  0185                     	;# 
   518  0187                     	;# 
   519  0188                     	;# 
   520  0189                     	;# 
   521  018C                     	;# 
   522  018D                     	;# 
   523  0013                     _SSPBUF	set	19
   524  0014                     _SSPCON	set	20
   525  001F                     _ADCON0bits	set	31
   526  0019                     _TXREG	set	25
   527  0018                     _RCSTAbits	set	24
   528  000C                     _PIR1bits	set	12
   529  0008                     _PORTD	set	8
   530  0006                     _PORTB	set	6
   531  0007                     _PORTCbits	set	7
   532  0001                     _TMR0	set	1
   533  000B                     _INTCONbits	set	11
   534  0064                     _TXIF	set	100
   535  0094                     _SSPSTATbits	set	148
   536  0094                     _SSPSTAT	set	148
   537  009F                     _ADCON1bits	set	159
   538  009A                     _SPBRGH	set	154
   539  0099                     _SPBRG	set	153
   540  008F                     _OSCCONbits	set	143
   541  008C                     _PIE1bits	set	140
   542  0081                     _OPTION_REGbits	set	129
   543  0088                     _TRISD	set	136
   544  0087                     _TRISCbits	set	135
   545  0086                     _TRISB	set	134
   546  043B                     _TRISC3	set	1083
   547  0187                     _BAUDCTLbits	set	391
   548  0189                     _ANSELH	set	393
   549  0188                     _ANSEL	set	392
   550                           
   551                           	psect	cinit
   552  000F                     start_initialization:	
   553                           ; #config settings
   554                           
   555  000F                     __initialization:
   556                           
   557                           ; Clear objects allocated to COMMON
   558  000F  01F7               	clrf	__pbssCOMMON& (0+127)
   559  0010  01F8               	clrf	(__pbssCOMMON+1)& (0+127)
   560  0011  01F9               	clrf	(__pbssCOMMON+2)& (0+127)
   561  0012  01FA               	clrf	(__pbssCOMMON+3)& (0+127)
   562  0013                     end_of_initialization:	
   563                           ;End of C runtime variable initialization code
   564                           
   565  0013                     __end_of__initialization:
   566  0013  0183               	clrf	3
   567  0014  120A  118A  2817   	ljmp	_main	;jump to C main() function
   568                           
   569                           	psect	bssCOMMON
   570  0077                     __pbssCOMMON:
   571  0077                     _uart_recibido2:
   572  0077                     	ds	1
   573  0078                     _uart_recibido1:
   574  0078                     	ds	1
   575  0079                     _cuenta2_timer0:
   576  0079                     	ds	1
   577  007A                     _cuenta1_timer0:
   578  007A                     	ds	1
   579                           
   580                           	psect	cstackCOMMON
   581  0070                     __pcstackCOMMON:
   582  0070                     ?_setup:
   583  0070                     ?_spiWrite:	
   584                           ; 1 bytes @ 0x0
   585                           
   586  0070                     ?_spiRead:	
   587                           ; 1 bytes @ 0x0
   588                           
   589  0070                     ?_osc_config:	
   590                           ; 1 bytes @ 0x0
   591                           
   592  0070                     ?_uart_config:	
   593                           ; 1 bytes @ 0x0
   594                           
   595  0070                     ?_isr:	
   596                           ; 1 bytes @ 0x0
   597                           
   598  0070                     ??_isr:	
   599                           ; 1 bytes @ 0x0
   600                           
   601  0070                     ?_main:	
   602                           ; 1 bytes @ 0x0
   603                           
   604  0070                     ?_spiReceiveWait:	
   605                           ; 1 bytes @ 0x0
   606                           
   607                           
   608                           ; 1 bytes @ 0x0
   609  0070                     	ds	3
   610  0073                     ??_spiWrite:
   611  0073                     ??_spiRead:	
   612                           ; 1 bytes @ 0x3
   613                           
   614  0073                     ??_osc_config:	
   615                           ; 1 bytes @ 0x3
   616                           
   617  0073                     ??_uart_config:	
   618                           ; 1 bytes @ 0x3
   619                           
   620  0073                     ?_spiInit:	
   621                           ; 1 bytes @ 0x3
   622                           
   623  0073                     ??_spiReceiveWait:	
   624                           ; 1 bytes @ 0x3
   625                           
   626  0073                     spiInit@sDataSample:	
   627                           ; 1 bytes @ 0x3
   628                           
   629  0073                     spiWrite@dat:	
   630                           ; 1 bytes @ 0x3
   631                           
   632                           
   633                           ; 1 bytes @ 0x3
   634  0073                     	ds	1
   635  0074                     spiInit@sClockIdle:
   636                           
   637                           ; 1 bytes @ 0x4
   638  0074                     	ds	1
   639  0075                     osc_config@freq:
   640  0075                     spiInit@sTransmitEdge:	
   641                           ; 1 bytes @ 0x5
   642                           
   643                           
   644                           ; 1 bytes @ 0x5
   645  0075                     	ds	1
   646  0076                     ??_spiInit:
   647  0076                     spiInit@sType:	
   648                           ; 1 bytes @ 0x6
   649                           
   650                           
   651                           ; 1 bytes @ 0x6
   652  0076                     	ds	1
   653  0077                     ??_setup:
   654                           
   655                           	psect	cstackBANK0
   656  0020                     __pcstackBANK0:	
   657                           ; 1 bytes @ 0x7
   658                           
   659  0020                     ??_main:
   660                           
   661                           ; 1 bytes @ 0x0
   662  0020                     	ds	2
   663                           
   664                           	psect	maintext
   665  0017                     __pmaintext:	
   666 ;;
   667 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   668 ;;
   669 ;; *************** function _main *****************
   670 ;; Defined at:
   671 ;;		line 77 in file "Main_maestro.c"
   672 ;; Parameters:    Size  Location     Type
   673 ;;		None
   674 ;; Auto vars:     Size  Location     Type
   675 ;;		None
   676 ;; Return value:  Size  Location     Type
   677 ;;                  1    wreg      void 
   678 ;; Registers used:
   679 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   680 ;; Tracked objects:
   681 ;;		On entry : B00/0
   682 ;;		On exit  : 0/0
   683 ;;		Unchanged: 0/0
   684 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   685 ;;      Params:         0       0       0       0       0
   686 ;;      Locals:         0       0       0       0       0
   687 ;;      Temps:          0       2       0       0       0
   688 ;;      Totals:         0       2       0       0       0
   689 ;;Total ram usage:        2 bytes
   690 ;; Hardware stack levels required when called:    3
   691 ;; This function calls:
   692 ;;		_setup
   693 ;;		_spiRead
   694 ;;		_spiWrite
   695 ;; This function is called by:
   696 ;;		Startup code after reset
   697 ;; This function uses a non-reentrant model
   698 ;;
   699                           
   700                           
   701                           ;psect for function _main
   702  0017                     _main:
   703  0017                     l1053:	
   704                           ;incstack = 0
   705                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   706                           
   707                           
   708                           ;Main_maestro.c: 79:     setup();
   709  0017  120A  118A  2068  120A  118A  	fcall	_setup
   710  001C  2845               	goto	l1063
   711  001D                     l59:	
   712                           ;Main_maestro.c: 85:         {;Main_maestro.c: 86:             case(0):
   713                           
   714                           
   715                           ;Main_maestro.c: 87:                 PORTCbits.RC2=0;
   716  001D  1107               	bcf	7,2	;volatile
   717                           
   718                           ;Main_maestro.c: 88:                 break;
   719  001E  2860               	goto	l1065
   720  001F                     l1055:
   721                           
   722                           ;Main_maestro.c: 91:                 spiWrite(1);
   723  001F  3001               	movlw	1
   724  0020  120A  118A  2127  120A  118A  	fcall	_spiWrite
   725                           
   726                           ;Main_maestro.c: 92:                 uart_recibido1=spiRead();
   727  0025  120A  118A  2117  120A  118A  	fcall	_spiRead
   728  002A  1283               	bcf	3,5	;RP0=0, select bank0
   729  002B  1303               	bcf	3,6	;RP1=0, select bank0
   730  002C  00A0               	movwf	??_main
   731  002D  0820               	movf	??_main,w
   732  002E  00F8               	movwf	_uart_recibido1
   733                           
   734                           ;Main_maestro.c: 93:                 break;
   735  002F  2860               	goto	l1065
   736  0030                     l1057:
   737                           
   738                           ;Main_maestro.c: 96:                 spiWrite(2);
   739  0030  3002               	movlw	2
   740  0031  120A  118A  2127  120A  118A  	fcall	_spiWrite
   741                           
   742                           ;Main_maestro.c: 97:                 uart_recibido2=spiRead();
   743  0036  120A  118A  2117  120A  118A  	fcall	_spiRead
   744  003B  1283               	bcf	3,5	;RP0=0, select bank0
   745  003C  1303               	bcf	3,6	;RP1=0, select bank0
   746  003D  00A0               	movwf	??_main
   747  003E  0820               	movf	??_main,w
   748  003F  00F7               	movwf	_uart_recibido2
   749                           
   750                           ;Main_maestro.c: 98:                 break;
   751  0040  2860               	goto	l1065
   752  0041                     l63:	
   753                           ;Main_maestro.c: 100:             case(6):
   754                           
   755                           
   756                           ;Main_maestro.c: 101:                 PORTCbits.RC2=1;
   757  0041  1507               	bsf	7,2	;volatile
   758                           
   759                           ;Main_maestro.c: 102:                 break;
   760  0042  2860               	goto	l1065
   761  0043                     l1059:
   762                           
   763                           ;Main_maestro.c: 105:                 cuenta1_timer0=0;
   764  0043  01FA               	clrf	_cuenta1_timer0
   765                           
   766                           ;Main_maestro.c: 106:                 break;
   767  0044  2860               	goto	l1065
   768  0045                     l1063:
   769  0045  087A               	movf	_cuenta1_timer0,w
   770  0046  1283               	bcf	3,5	;RP0=0, select bank0
   771  0047  1303               	bcf	3,6	;RP1=0, select bank0
   772  0048  00A0               	movwf	??_main
   773  0049  01A1               	clrf	??_main+1
   774                           
   775                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   776                           ; Switch size 1, requested type "simple"
   777                           ; Number of cases is 1, Range of values is 0 to 0
   778                           ; switch strategies available:
   779                           ; Name         Instructions Cycles
   780                           ; simple_byte            4     3 (average)
   781                           ; direct_byte           11     8 (fixed)
   782                           ; jumptable            260     6 (fixed)
   783                           ;	Chosen strategy is simple_byte
   784  004A  0821               	movf	??_main+1,w
   785  004B  3A00               	xorlw	0	; case 0
   786  004C  1903               	skipnz
   787  004D  284F               	goto	l1123
   788  004E  2860               	goto	l1065
   789  004F                     l1123:
   790                           
   791                           ; Switch size 1, requested type "simple"
   792                           ; Number of cases is 5, Range of values is 0 to 249
   793                           ; switch strategies available:
   794                           ; Name         Instructions Cycles
   795                           ; simple_byte           16     9 (average)
   796                           ; jumptable            260     6 (fixed)
   797                           ;	Chosen strategy is simple_byte
   798  004F  0820               	movf	??_main,w
   799  0050  3A00               	xorlw	0	; case 0
   800  0051  1903               	skipnz
   801  0052  281D               	goto	l59
   802  0053  3A02               	xorlw	2	; case 2
   803  0054  1903               	skipnz
   804  0055  281F               	goto	l1055
   805  0056  3A06               	xorlw	6	; case 4
   806  0057  1903               	skipnz
   807  0058  2830               	goto	l1057
   808  0059  3A02               	xorlw	2	; case 6
   809  005A  1903               	skipnz
   810  005B  2841               	goto	l63
   811  005C  3AFF               	xorlw	255	; case 249
   812  005D  1903               	skipnz
   813  005E  2843               	goto	l1059
   814  005F  2860               	goto	l1065
   815  0060                     l1065:
   816                           
   817                           ;Main_maestro.c: 109:         PORTB=uart_recibido1;
   818  0060  0878               	movf	_uart_recibido1,w
   819  0061  0086               	movwf	6	;volatile
   820                           
   821                           ;Main_maestro.c: 110:         PORTD=uart_recibido2;
   822  0062  0877               	movf	_uart_recibido2,w
   823  0063  0088               	movwf	8	;volatile
   824  0064  2845               	goto	l1063
   825  0065  120A  118A  280C   	ljmp	start
   826  0068                     __end_of_main:
   827                           
   828                           	psect	text1
   829  0127                     __ptext1:	
   830 ;; *************** function _spiWrite *****************
   831 ;; Defined at:
   832 ;;		line 43 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
   833 ;; Parameters:    Size  Location     Type
   834 ;;  dat             1    wreg     unsigned char 
   835 ;; Auto vars:     Size  Location     Type
   836 ;;  dat             1    3[COMMON] unsigned char 
   837 ;; Return value:  Size  Location     Type
   838 ;;                  1    wreg      void 
   839 ;; Registers used:
   840 ;;		wreg
   841 ;; Tracked objects:
   842 ;;		On entry : 0/0
   843 ;;		On exit  : 0/0
   844 ;;		Unchanged: 0/0
   845 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   846 ;;      Params:         0       0       0       0       0
   847 ;;      Locals:         1       0       0       0       0
   848 ;;      Temps:          0       0       0       0       0
   849 ;;      Totals:         1       0       0       0       0
   850 ;;Total ram usage:        1 bytes
   851 ;; Hardware stack levels used:    1
   852 ;; Hardware stack levels required when called:    1
   853 ;; This function calls:
   854 ;;		Nothing
   855 ;; This function is called by:
   856 ;;		_main
   857 ;; This function uses a non-reentrant model
   858 ;;
   859                           
   860                           
   861                           ;psect for function _spiWrite
   862  0127                     _spiWrite:
   863                           
   864                           ;incstack = 0
   865                           ; Regs used in _spiWrite: [wreg]
   866                           ;spiWrite@dat stored from wreg
   867  0127  00F3               	movwf	spiWrite@dat
   868  0128                     l839:
   869                           
   870                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 43: vo
      +                          id spiWrite(char dat);C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X
      +                          /SPI_config.c: 44: {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/
      +                          SPI_config.c: 45:     SSPBUF = dat;
   871  0128  0873               	movf	spiWrite@dat,w
   872  0129  1283               	bcf	3,5	;RP0=0, select bank0
   873  012A  1303               	bcf	3,6	;RP1=0, select bank0
   874  012B  0093               	movwf	19	;volatile
   875  012C                     l145:
   876  012C  0008               	return
   877  012D                     __end_of_spiWrite:
   878                           
   879                           	psect	text2
   880  0117                     __ptext2:	
   881 ;; *************** function _spiRead *****************
   882 ;; Defined at:
   883 ;;		line 56 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
   884 ;; Parameters:    Size  Location     Type
   885 ;;		None
   886 ;; Auto vars:     Size  Location     Type
   887 ;;		None
   888 ;; Return value:  Size  Location     Type
   889 ;;                  1    wreg      unsigned char 
   890 ;; Registers used:
   891 ;;		wreg, status,2, status,0, pclath, cstack
   892 ;; Tracked objects:
   893 ;;		On entry : 0/0
   894 ;;		On exit  : 0/0
   895 ;;		Unchanged: 0/0
   896 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   897 ;;      Params:         0       0       0       0       0
   898 ;;      Locals:         0       0       0       0       0
   899 ;;      Temps:          0       0       0       0       0
   900 ;;      Totals:         0       0       0       0       0
   901 ;;Total ram usage:        0 bytes
   902 ;; Hardware stack levels used:    1
   903 ;; Hardware stack levels required when called:    2
   904 ;; This function calls:
   905 ;;		_spiReceiveWait
   906 ;; This function is called by:
   907 ;;		_main
   908 ;; This function uses a non-reentrant model
   909 ;;
   910                           
   911                           
   912                           ;psect for function _spiRead
   913  0117                     _spiRead:
   914  0117                     l841:	
   915                           ;incstack = 0
   916                           ; Regs used in _spiRead: [wreg+status,2+status,0+pclath+cstack]
   917                           
   918                           
   919                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 58:   
      +                            spiReceiveWait();
   920  0117  120A  118A  2120  120A  118A  	fcall	_spiReceiveWait
   921  011C                     l843:
   922                           
   923                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 59:   
      +                            return(SSPBUF);
   924  011C  1283               	bcf	3,5	;RP0=0, select bank0
   925  011D  1303               	bcf	3,6	;RP1=0, select bank0
   926  011E  0813               	movf	19,w	;volatile
   927  011F                     l153:
   928  011F  0008               	return
   929  0120                     __end_of_spiRead:
   930                           
   931                           	psect	text3
   932  0120                     __ptext3:	
   933 ;; *************** function _spiReceiveWait *****************
   934 ;; Defined at:
   935 ;;		line 38 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
   936 ;; Parameters:    Size  Location     Type
   937 ;;		None
   938 ;; Auto vars:     Size  Location     Type
   939 ;;		None
   940 ;; Return value:  Size  Location     Type
   941 ;;                  1    wreg      void 
   942 ;; Registers used:
   943 ;;		None
   944 ;; Tracked objects:
   945 ;;		On entry : 0/0
   946 ;;		On exit  : 0/0
   947 ;;		Unchanged: 0/0
   948 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   949 ;;      Params:         0       0       0       0       0
   950 ;;      Locals:         0       0       0       0       0
   951 ;;      Temps:          0       0       0       0       0
   952 ;;      Totals:         0       0       0       0       0
   953 ;;Total ram usage:        0 bytes
   954 ;; Hardware stack levels used:    1
   955 ;; Hardware stack levels required when called:    1
   956 ;; This function calls:
   957 ;;		Nothing
   958 ;; This function is called by:
   959 ;;		_spiRead
   960 ;; This function uses a non-reentrant model
   961 ;;
   962                           
   963                           
   964                           ;psect for function _spiReceiveWait
   965  0120                     _spiReceiveWait:
   966  0120                     l793:	
   967                           ;incstack = 0
   968                           ; Regs used in _spiReceiveWait: []
   969                           
   970  0120                     l139:	
   971                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 40:   
      +                            while ( !SSPSTATbits.BF );
   972                           
   973  0120  1683               	bsf	3,5	;RP0=1, select bank1
   974  0121  1303               	bcf	3,6	;RP1=0, select bank1
   975  0122  1C14               	btfss	20,0	;volatile
   976  0123  2925               	goto	u21
   977  0124  2926               	goto	u20
   978  0125                     u21:
   979  0125  2920               	goto	l139
   980  0126                     u20:
   981  0126                     l142:
   982  0126  0008               	return
   983  0127                     __end_of_spiReceiveWait:
   984                           
   985                           	psect	text4
   986  0068                     __ptext4:	
   987 ;; *************** function _setup *****************
   988 ;; Defined at:
   989 ;;		line 122 in file "Main_maestro.c"
   990 ;; Parameters:    Size  Location     Type
   991 ;;		None
   992 ;; Auto vars:     Size  Location     Type
   993 ;;		None
   994 ;; Return value:  Size  Location     Type
   995 ;;                  1    wreg      void 
   996 ;; Registers used:
   997 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   998 ;; Tracked objects:
   999 ;;		On entry : 0/0
  1000 ;;		On exit  : 0/0
  1001 ;;		Unchanged: 0/0
  1002 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1003 ;;      Params:         0       0       0       0       0
  1004 ;;      Locals:         0       0       0       0       0
  1005 ;;      Temps:          0       0       0       0       0
  1006 ;;      Totals:         0       0       0       0       0
  1007 ;;Total ram usage:        0 bytes
  1008 ;; Hardware stack levels used:    1
  1009 ;; Hardware stack levels required when called:    2
  1010 ;; This function calls:
  1011 ;;		_osc_config
  1012 ;;		_spiInit
  1013 ;;		_uart_config
  1014 ;; This function is called by:
  1015 ;;		_main
  1016 ;; This function uses a non-reentrant model
  1017 ;;
  1018                           
  1019                           
  1020                           ;psect for function _setup
  1021  0068                     _setup:
  1022  0068                     l951:	
  1023                           ;incstack = 0
  1024                           ; Regs used in _setup: [wreg-fsr0h+status,2+status,0+pclath+cstack]
  1025                           
  1026                           
  1027                           ;Main_maestro.c: 125:     ANSEL=0;
  1028  0068  1683               	bsf	3,5	;RP0=1, select bank3
  1029  0069  1703               	bsf	3,6	;RP1=1, select bank3
  1030  006A  0188               	clrf	8	;volatile
  1031                           
  1032                           ;Main_maestro.c: 126:     ANSELH=0;
  1033  006B  0189               	clrf	9	;volatile
  1034                           
  1035                           ;Main_maestro.c: 129:     TRISB=0;
  1036  006C  1683               	bsf	3,5	;RP0=1, select bank1
  1037  006D  1303               	bcf	3,6	;RP1=0, select bank1
  1038  006E  0186               	clrf	6	;volatile
  1039  006F                     l953:
  1040                           
  1041                           ;Main_maestro.c: 130:     TRISCbits.TRISC2=0;
  1042  006F  1107               	bcf	7,2	;volatile
  1043  0070                     l955:
  1044                           
  1045                           ;Main_maestro.c: 131:     TRISCbits.TRISC3=0;
  1046  0070  1187               	bcf	7,3	;volatile
  1047  0071                     l957:
  1048                           
  1049                           ;Main_maestro.c: 132:     TRISCbits.TRISC4=1;
  1050  0071  1607               	bsf	7,4	;volatile
  1051                           
  1052                           ;Main_maestro.c: 133:     TRISD=0;
  1053  0072  0188               	clrf	8	;volatile
  1054                           
  1055                           ;Main_maestro.c: 137:     PORTB=0;
  1056  0073  1283               	bcf	3,5	;RP0=0, select bank0
  1057  0074  1303               	bcf	3,6	;RP1=0, select bank0
  1058  0075  0186               	clrf	6	;volatile
  1059  0076                     l959:
  1060                           
  1061                           ;Main_maestro.c: 138:     PORTCbits.RC2=1;
  1062  0076  1507               	bsf	7,2	;volatile
  1063                           
  1064                           ;Main_maestro.c: 139:     PORTD=0;
  1065  0077  0188               	clrf	8	;volatile
  1066  0078                     l961:
  1067                           
  1068                           ;Main_maestro.c: 142:     OPTION_REGbits.T0CS = 0;
  1069  0078  1683               	bsf	3,5	;RP0=1, select bank1
  1070  0079  1303               	bcf	3,6	;RP1=0, select bank1
  1071  007A  1281               	bcf	1,5	;volatile
  1072  007B                     l963:
  1073                           
  1074                           ;Main_maestro.c: 143:     OPTION_REGbits.T0SE = 0;
  1075  007B  1201               	bcf	1,4	;volatile
  1076  007C                     l965:
  1077                           
  1078                           ;Main_maestro.c: 144:     OPTION_REGbits.PSA = 0;
  1079  007C  1181               	bcf	1,3	;volatile
  1080  007D                     l967:
  1081                           
  1082                           ;Main_maestro.c: 145:     OPTION_REGbits.PS2 = 1;
  1083  007D  1501               	bsf	1,2	;volatile
  1084  007E                     l969:
  1085                           
  1086                           ;Main_maestro.c: 146:     OPTION_REGbits.PS1 = 1;
  1087  007E  1481               	bsf	1,1	;volatile
  1088  007F                     l971:
  1089                           
  1090                           ;Main_maestro.c: 147:     OPTION_REGbits.PS0 = 1;
  1091  007F  1401               	bsf	1,0	;volatile
  1092  0080                     l973:
  1093                           
  1094                           ;Main_maestro.c: 148:     TMR0 = 255;
  1095  0080  30FF               	movlw	255
  1096  0081  1283               	bcf	3,5	;RP0=0, select bank0
  1097  0082  1303               	bcf	3,6	;RP1=0, select bank0
  1098  0083  0081               	movwf	1	;volatile
  1099  0084                     l975:
  1100                           
  1101                           ;Main_maestro.c: 152:     osc_config(4);
  1102  0084  3004               	movlw	4
  1103  0085  120A  118A  20A4  120A  118A  	fcall	_osc_config
  1104  008A                     l977:
  1105                           
  1106                           ;Main_maestro.c: 153:     uart_config();
  1107  008A  120A  118A  2109  120A  118A  	fcall	_uart_config
  1108  008F                     l979:
  1109                           
  1110                           ;Main_maestro.c: 154:     spiInit(SPI_MASTER_OSC_DIV4, SPI_DATA_SAMPLE_MIDDLE, SPI_CLOCK
      +                          _IDLE_LOW, SPI_IDLE_2_ACTIVE);
  1111  008F  01F3               	clrf	spiInit@sDataSample
  1112  0090  01F4               	clrf	spiInit@sClockIdle
  1113  0091  01F5               	clrf	spiInit@sTransmitEdge
  1114  0092  3020               	movlw	32
  1115  0093  120A  118A  20F3  120A  118A  	fcall	_spiInit
  1116  0098                     l981:
  1117                           
  1118                           ;Main_maestro.c: 157:     INTCONbits.GIE=1;
  1119  0098  178B               	bsf	11,7	;volatile
  1120  0099                     l983:
  1121                           
  1122                           ;Main_maestro.c: 158:     INTCONbits.T0IE=1;
  1123  0099  168B               	bsf	11,5	;volatile
  1124  009A                     l985:
  1125                           
  1126                           ;Main_maestro.c: 159:     INTCONbits.T0IF=0;
  1127  009A  110B               	bcf	11,2	;volatile
  1128  009B                     l987:
  1129                           
  1130                           ;Main_maestro.c: 160:     PIE1bits.TXIE=1;
  1131  009B  1683               	bsf	3,5	;RP0=1, select bank1
  1132  009C  1303               	bcf	3,6	;RP1=0, select bank1
  1133  009D  160C               	bsf	12,4	;volatile
  1134  009E                     l989:
  1135                           
  1136                           ;Main_maestro.c: 161:     PIE1bits.RCIE=1;
  1137  009E  168C               	bsf	12,5	;volatile
  1138  009F                     l991:
  1139                           
  1140                           ;Main_maestro.c: 162:     PIR1bits.TXIF=0;
  1141  009F  1283               	bcf	3,5	;RP0=0, select bank0
  1142  00A0  1303               	bcf	3,6	;RP1=0, select bank0
  1143  00A1  120C               	bcf	12,4	;volatile
  1144  00A2                     l993:
  1145                           
  1146                           ;Main_maestro.c: 163:     PIR1bits.RCIF=0;
  1147  00A2  128C               	bcf	12,5	;volatile
  1148  00A3                     l70:
  1149  00A3  0008               	return
  1150  00A4                     __end_of_setup:
  1151                           
  1152                           	psect	text5
  1153  0109                     __ptext5:	
  1154 ;; *************** function _uart_config *****************
  1155 ;; Defined at:
  1156 ;;		line 19 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c"
  1157 ;; Parameters:    Size  Location     Type
  1158 ;;		None
  1159 ;; Auto vars:     Size  Location     Type
  1160 ;;		None
  1161 ;; Return value:  Size  Location     Type
  1162 ;;                  1    wreg      void 
  1163 ;; Registers used:
  1164 ;;		wreg, status,2
  1165 ;; Tracked objects:
  1166 ;;		On entry : 0/0
  1167 ;;		On exit  : 0/0
  1168 ;;		Unchanged: 0/0
  1169 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1170 ;;      Params:         0       0       0       0       0
  1171 ;;      Locals:         0       0       0       0       0
  1172 ;;      Temps:          0       0       0       0       0
  1173 ;;      Totals:         0       0       0       0       0
  1174 ;;Total ram usage:        0 bytes
  1175 ;; Hardware stack levels used:    1
  1176 ;; Hardware stack levels required when called:    1
  1177 ;; This function calls:
  1178 ;;		Nothing
  1179 ;; This function is called by:
  1180 ;;		_setup
  1181 ;; This function uses a non-reentrant model
  1182 ;;
  1183                           
  1184                           
  1185                           ;psect for function _uart_config
  1186  0109                     _uart_config:
  1187  0109                     l771:	
  1188                           ;incstack = 0
  1189                           ; Regs used in _uart_config: [wreg+status,2]
  1190                           
  1191                           
  1192                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c: 23:  
      +                             BAUDCTLbits.BRG16 = 1;
  1193  0109  1683               	bsf	3,5	;RP0=1, select bank3
  1194  010A  1703               	bsf	3,6	;RP1=1, select bank3
  1195  010B  1587               	bsf	7,3	;volatile
  1196  010C                     l773:
  1197                           
  1198                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c: 24:  
      +                             SPBRG = 103;
  1199  010C  3067               	movlw	103
  1200  010D  1683               	bsf	3,5	;RP0=1, select bank1
  1201  010E  1303               	bcf	3,6	;RP1=0, select bank1
  1202  010F  0099               	movwf	25	;volatile
  1203  0110                     l775:
  1204                           
  1205                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c: 25:  
      +                             SPBRGH = 0;
  1206  0110  019A               	clrf	26	;volatile
  1207  0111                     l777:
  1208                           
  1209                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c: 27:  
      +                             RCSTAbits.SPEN = 1;
  1210  0111  1283               	bcf	3,5	;RP0=0, select bank0
  1211  0112  1303               	bcf	3,6	;RP1=0, select bank0
  1212  0113  1798               	bsf	24,7	;volatile
  1213  0114                     l779:
  1214                           
  1215                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c: 28:  
      +                             RCSTAbits.RX9 = 0;
  1216  0114  1318               	bcf	24,6	;volatile
  1217  0115                     l781:
  1218                           
  1219                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c: 30:  
      +                             RCSTAbits.CREN = 1;
  1220  0115  1618               	bsf	24,4	;volatile
  1221  0116                     l98:
  1222  0116  0008               	return
  1223  0117                     __end_of_uart_config:
  1224                           
  1225                           	psect	text6
  1226  00F3                     __ptext6:	
  1227 ;; *************** function _spiInit *****************
  1228 ;; Defined at:
  1229 ;;		line 21 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
  1230 ;; Parameters:    Size  Location     Type
  1231 ;;  sType           1    wreg     enum E1292
  1232 ;;  sDataSample     1    3[COMMON] enum E1300
  1233 ;;  sClockIdle      1    4[COMMON] enum E1304
  1234 ;;  sTransmitEdg    1    5[COMMON] enum E1308
  1235 ;; Auto vars:     Size  Location     Type
  1236 ;;  sType           1    6[COMMON] enum E1292
  1237 ;; Return value:  Size  Location     Type
  1238 ;;                  1    wreg      void 
  1239 ;; Registers used:
  1240 ;;		wreg, status,2, status,0
  1241 ;; Tracked objects:
  1242 ;;		On entry : 0/0
  1243 ;;		On exit  : 0/0
  1244 ;;		Unchanged: 0/0
  1245 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1246 ;;      Params:         3       0       0       0       0
  1247 ;;      Locals:         1       0       0       0       0
  1248 ;;      Temps:          0       0       0       0       0
  1249 ;;      Totals:         4       0       0       0       0
  1250 ;;Total ram usage:        4 bytes
  1251 ;; Hardware stack levels used:    1
  1252 ;; Hardware stack levels required when called:    1
  1253 ;; This function calls:
  1254 ;;		Nothing
  1255 ;; This function is called by:
  1256 ;;		_setup
  1257 ;; This function uses a non-reentrant model
  1258 ;;
  1259                           
  1260                           
  1261                           ;psect for function _spiInit
  1262  00F3                     _spiInit:
  1263                           
  1264                           ;incstack = 0
  1265                           ; Regs used in _spiInit: [wreg+status,2+status,0]
  1266                           ;spiInit@sType stored from wreg
  1267  00F3  00F6               	movwf	spiInit@sType
  1268  00F4                     l941:
  1269                           
  1270                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 21: vo
      +                          id spiInit(Spi_Type sType, Spi_Data_Sample sDataSample, Spi_Clock_Idle sClockIdle, Spi_T
      +                          ransmit_Edge sTransmitEdge);C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Mae
      +                          stro.X/SPI_config.c: 22: {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maes
      +                          tro.X/SPI_config.c: 23:     TRISCbits.TRISC5 = 0;
  1271  00F4  1683               	bsf	3,5	;RP0=1, select bank1
  1272  00F5  1303               	bcf	3,6	;RP1=0, select bank1
  1273  00F6  1287               	bcf	7,5	;volatile
  1274                           
  1275                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 24:   
      +                            if(sType & 0b00000100)
  1276  00F7  1D76               	btfss	spiInit@sType,2
  1277  00F8  28FA               	goto	u61
  1278  00F9  28FB               	goto	u60
  1279  00FA                     u61:
  1280  00FA  28FF               	goto	l947
  1281  00FB                     u60:
  1282  00FB                     l943:
  1283                           
  1284                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 25:   
      +                            {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 26:
      +                                   SSPSTAT = sTransmitEdge;
  1285  00FB  0875               	movf	spiInit@sTransmitEdge,w
  1286  00FC  0094               	movwf	20	;volatile
  1287  00FD                     l945:
  1288                           
  1289                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 27:   
      +                                TRISC3 = 1;
  1290  00FD  1587               	bsf	7,3	;volatile
  1291                           
  1292                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 28:   
      +                            }
  1293  00FE  2903               	goto	l135
  1294  00FF                     l947:
  1295                           
  1296                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 30:   
      +                            {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 31:
      +                                   SSPSTAT = sDataSample | sTransmitEdge;
  1297  00FF  0873               	movf	spiInit@sDataSample,w
  1298  0100  0475               	iorwf	spiInit@sTransmitEdge,w
  1299  0101  0094               	movwf	20	;volatile
  1300  0102                     l949:
  1301                           
  1302                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 32:   
      +                                TRISC3 = 0;
  1303  0102  1187               	bcf	7,3	;volatile
  1304  0103                     l135:	
  1305                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 33:   
      +                            }
  1306                           
  1307                           
  1308                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 35:   
      +                            SSPCON = sType | sClockIdle;
  1309  0103  0876               	movf	spiInit@sType,w
  1310  0104  0474               	iorwf	spiInit@sClockIdle,w
  1311  0105  1283               	bcf	3,5	;RP0=0, select bank0
  1312  0106  1303               	bcf	3,6	;RP1=0, select bank0
  1313  0107  0094               	movwf	20	;volatile
  1314  0108                     l136:
  1315  0108  0008               	return
  1316  0109                     __end_of_spiInit:
  1317                           
  1318                           	psect	text7
  1319  00A4                     __ptext7:	
  1320 ;; *************** function _osc_config *****************
  1321 ;; Defined at:
  1322 ;;		line 16 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c"
  1323 ;; Parameters:    Size  Location     Type
  1324 ;;  freq            1    wreg     unsigned char 
  1325 ;; Auto vars:     Size  Location     Type
  1326 ;;  freq            1    5[COMMON] unsigned char 
  1327 ;; Return value:  Size  Location     Type
  1328 ;;                  1    wreg      void 
  1329 ;; Registers used:
  1330 ;;		wreg, fsr0l, fsr0h, status,2, status,0
  1331 ;; Tracked objects:
  1332 ;;		On entry : 0/0
  1333 ;;		On exit  : 0/0
  1334 ;;		Unchanged: 0/0
  1335 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1336 ;;      Params:         0       0       0       0       0
  1337 ;;      Locals:         1       0       0       0       0
  1338 ;;      Temps:          2       0       0       0       0
  1339 ;;      Totals:         3       0       0       0       0
  1340 ;;Total ram usage:        3 bytes
  1341 ;; Hardware stack levels used:    1
  1342 ;; Hardware stack levels required when called:    1
  1343 ;; This function calls:
  1344 ;;		Nothing
  1345 ;; This function is called by:
  1346 ;;		_setup
  1347 ;; This function uses a non-reentrant model
  1348 ;;
  1349                           
  1350                           
  1351                           ;psect for function _osc_config
  1352  00A4                     _osc_config:
  1353                           
  1354                           ;incstack = 0
  1355                           ; Regs used in _osc_config: [wreg-fsr0h+status,2+status,0]
  1356                           ;osc_config@freq stored from wreg
  1357  00A4  00F5               	movwf	osc_config@freq
  1358  00A5                     l745:
  1359                           
  1360                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 16: vo
      +                          id osc_config(uint8_t freq);C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Mae
      +                          stro.X/Osc_config.c: 17: {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maes
      +                          tro.X/Osc_config.c: 18:     switch(freq)
  1361  00A5  28C4               	goto	l765
  1362  00A6                     l747:
  1363                           
  1364                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 21:   
      +                                    OSCCONbits.IRCF=0b100;
  1365  00A6  1683               	bsf	3,5	;RP0=1, select bank1
  1366  00A7  1303               	bcf	3,6	;RP1=0, select bank1
  1367  00A8  080F               	movf	15,w	;volatile
  1368  00A9  398F               	andlw	-113
  1369  00AA  3840               	iorlw	64
  1370  00AB  008F               	movwf	15	;volatile
  1371  00AC                     l749:
  1372                           
  1373                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 22:   
      +                                    OSCCONbits.SCS=1;
  1374  00AC  140F               	bsf	15,0	;volatile
  1375                           
  1376                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 23:   
      +                                    break;
  1377  00AD  28DA               	goto	l81
  1378  00AE                     l751:
  1379                           
  1380                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 26:   
      +                                    OSCCONbits.IRCF=0b101;
  1381  00AE  1683               	bsf	3,5	;RP0=1, select bank1
  1382  00AF  1303               	bcf	3,6	;RP1=0, select bank1
  1383  00B0  080F               	movf	15,w	;volatile
  1384  00B1  398F               	andlw	-113
  1385  00B2  3850               	iorlw	80
  1386  00B3  008F               	movwf	15	;volatile
  1387  00B4                     l753:
  1388                           
  1389                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 27:   
      +                                    OSCCONbits.SCS=1;
  1390  00B4  140F               	bsf	15,0	;volatile
  1391                           
  1392                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 28:   
      +                                    break;
  1393  00B5  28DA               	goto	l81
  1394  00B6                     l755:
  1395                           
  1396                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 31:   
      +                                    OSCCONbits.IRCF=0b110;
  1397  00B6  1683               	bsf	3,5	;RP0=1, select bank1
  1398  00B7  1303               	bcf	3,6	;RP1=0, select bank1
  1399  00B8  080F               	movf	15,w	;volatile
  1400  00B9  398F               	andlw	-113
  1401  00BA  3860               	iorlw	96
  1402  00BB  008F               	movwf	15	;volatile
  1403  00BC                     l757:
  1404                           
  1405                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 32:   
      +                                    OSCCONbits.SCS=1;
  1406  00BC  140F               	bsf	15,0	;volatile
  1407                           
  1408                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 33:   
      +                                    break;
  1409  00BD  28DA               	goto	l81
  1410  00BE                     l759:
  1411                           
  1412                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 36:   
      +                                    OSCCONbits.IRCF=0b111;
  1413  00BE  3070               	movlw	112
  1414  00BF  1683               	bsf	3,5	;RP0=1, select bank1
  1415  00C0  1303               	bcf	3,6	;RP1=0, select bank1
  1416  00C1  048F               	iorwf	15,f	;volatile
  1417  00C2                     l761:
  1418                           
  1419                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 37:   
      +                                    OSCCONbits.SCS=1;
  1420  00C2  140F               	bsf	15,0	;volatile
  1421                           
  1422                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 38:   
      +                                    break;
  1423  00C3  28DA               	goto	l81
  1424  00C4                     l765:
  1425  00C4  0875               	movf	osc_config@freq,w
  1426  00C5  00F3               	movwf	??_osc_config
  1427  00C6  01F4               	clrf	??_osc_config+1
  1428                           
  1429                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1430                           ; Switch size 1, requested type "simple"
  1431                           ; Number of cases is 1, Range of values is 0 to 0
  1432                           ; switch strategies available:
  1433                           ; Name         Instructions Cycles
  1434                           ; simple_byte            4     3 (average)
  1435                           ; direct_byte           11     8 (fixed)
  1436                           ; jumptable            260     6 (fixed)
  1437                           ;	Chosen strategy is simple_byte
  1438  00C7  0874               	movf	??_osc_config+1,w
  1439  00C8  3A00               	xorlw	0	; case 0
  1440  00C9  1903               	skipnz
  1441  00CA  28CC               	goto	l1125
  1442  00CB  28DA               	goto	l81
  1443  00CC                     l1125:
  1444                           
  1445                           ; Switch size 1, requested type "simple"
  1446                           ; Number of cases is 4, Range of values is 1 to 8
  1447                           ; switch strategies available:
  1448                           ; Name         Instructions Cycles
  1449                           ; simple_byte           13     7 (average)
  1450                           ; direct_byte           35    11 (fixed)
  1451                           ; jumptable            263     9 (fixed)
  1452                           ;	Chosen strategy is simple_byte
  1453  00CC  0873               	movf	??_osc_config,w
  1454  00CD  3A01               	xorlw	1	; case 1
  1455  00CE  1903               	skipnz
  1456  00CF  28A6               	goto	l747
  1457  00D0  3A03               	xorlw	3	; case 2
  1458  00D1  1903               	skipnz
  1459  00D2  28AE               	goto	l751
  1460  00D3  3A06               	xorlw	6	; case 4
  1461  00D4  1903               	skipnz
  1462  00D5  28B6               	goto	l755
  1463  00D6  3A0C               	xorlw	12	; case 8
  1464  00D7  1903               	skipnz
  1465  00D8  28BE               	goto	l759
  1466  00D9  28DA               	goto	l81
  1467  00DA                     l81:
  1468  00DA  0008               	return
  1469  00DB                     __end_of_osc_config:
  1470                           
  1471                           	psect	text8
  1472  00DB                     __ptext8:	
  1473 ;; *************** function _isr *****************
  1474 ;; Defined at:
  1475 ;;		line 62 in file "Main_maestro.c"
  1476 ;; Parameters:    Size  Location     Type
  1477 ;;		None
  1478 ;; Auto vars:     Size  Location     Type
  1479 ;;		None
  1480 ;; Return value:  Size  Location     Type
  1481 ;;                  1    wreg      void 
  1482 ;; Registers used:
  1483 ;;		wreg, status,2, status,0
  1484 ;; Tracked objects:
  1485 ;;		On entry : 0/0
  1486 ;;		On exit  : 0/0
  1487 ;;		Unchanged: 0/0
  1488 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1489 ;;      Params:         0       0       0       0       0
  1490 ;;      Locals:         0       0       0       0       0
  1491 ;;      Temps:          3       0       0       0       0
  1492 ;;      Totals:         3       0       0       0       0
  1493 ;;Total ram usage:        3 bytes
  1494 ;; Hardware stack levels used:    1
  1495 ;; This function calls:
  1496 ;;		Nothing
  1497 ;; This function is called by:
  1498 ;;		Interrupt level 1
  1499 ;; This function uses a non-reentrant model
  1500 ;;
  1501                           
  1502                           
  1503                           ;psect for function _isr
  1504  00DB                     _isr:
  1505  00DB                     i1l851:
  1506                           
  1507                           ;Main_maestro.c: 65:     if (INTCONbits.T0IF)
  1508  00DB  1D0B               	btfss	11,2	;volatile
  1509  00DC  28DE               	goto	u4_21
  1510  00DD  28DF               	goto	u4_20
  1511  00DE                     u4_21:
  1512  00DE  28EC               	goto	i1l52
  1513  00DF                     u4_20:
  1514  00DF                     i1l853:
  1515                           
  1516                           ;Main_maestro.c: 66:     {;Main_maestro.c: 67:         cuenta1_timer0++;
  1517  00DF  3001               	movlw	1
  1518  00E0  00F0               	movwf	??_isr
  1519  00E1  0870               	movf	??_isr,w
  1520  00E2  07FA               	addwf	_cuenta1_timer0,f
  1521                           
  1522                           ;Main_maestro.c: 68:         cuenta2_timer0++;
  1523  00E3  3001               	movlw	1
  1524  00E4  00F0               	movwf	??_isr
  1525  00E5  0870               	movf	??_isr,w
  1526  00E6  07F9               	addwf	_cuenta2_timer0,f
  1527  00E7                     i1l855:
  1528                           
  1529                           ;Main_maestro.c: 69:         INTCONbits.T0IF=0;
  1530  00E7  110B               	bcf	11,2	;volatile
  1531  00E8                     i1l857:
  1532                           
  1533                           ;Main_maestro.c: 70:         TMR0 = 255;
  1534  00E8  30FF               	movlw	255
  1535  00E9  1283               	bcf	3,5	;RP0=0, select bank0
  1536  00EA  1303               	bcf	3,6	;RP1=0, select bank0
  1537  00EB  0081               	movwf	1	;volatile
  1538  00EC                     i1l52:
  1539  00EC  0872               	movf	??_isr+2,w
  1540  00ED  008A               	movwf	10
  1541  00EE  0E71               	swapf	??_isr+1,w
  1542  00EF  0083               	movwf	3
  1543  00F0  0EFE               	swapf	btemp,f
  1544  00F1  0E7E               	swapf	btemp,w
  1545  00F2  0009               	retfie
  1546  00F3                     __end_of_isr:
  1547  007E                     btemp	set	126	;btemp
  1548  007E                     wtemp0	set	126
  1549                           
  1550                           	psect	intentry
  1551  0004                     __pintentry:	
  1552                           ;incstack = 0
  1553                           ; Regs used in _isr: [wreg+status,2+status,0]
  1554                           
  1555  0004                     interrupt_function:
  1556  007E                     saved_w	set	btemp
  1557  0004  00FE               	movwf	btemp
  1558  0005  0E03               	swapf	3,w
  1559  0006  00F1               	movwf	??_isr+1
  1560  0007  080A               	movf	10,w
  1561  0008  00F2               	movwf	??_isr+2
  1562  0009  120A  118A  28DB   	ljmp	_isr
  1563                           
  1564                           	psect	config
  1565                           
  1566                           ;Config register CONFIG1 @ 0x2007
  1567                           ;	Oscillator Selection bits
  1568                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
  1569                           ;	Watchdog Timer Enable bit
  1570                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
  1571                           ;	Power-up Timer Enable bit
  1572                           ;	PWRTE = OFF, PWRT disabled
  1573                           ;	RE3/MCLR pin function select bit
  1574                           ;	MCLRE = OFF, RE3/MCLR pin function is digital input, MCLR internally tied to VDD
  1575                           ;	Code Protection bit
  1576                           ;	CP = OFF, Program memory code protection is disabled
  1577                           ;	Data Code Protection bit
  1578                           ;	CPD = OFF, Data memory code protection is disabled
  1579                           ;	Brown Out Reset Selection bits
  1580                           ;	BOREN = OFF, BOR disabled
  1581                           ;	Internal External Switchover bit
  1582                           ;	IESO = OFF, Internal/External Switchover mode is disabled
  1583                           ;	Fail-Safe Clock Monitor Enabled bit
  1584                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
  1585                           ;	Low Voltage Programming Enable bit
  1586                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
  1587                           ;	In-Circuit Debugger Mode bit
  1588                           ;	DEBUG = 0x1, unprogrammed default
  1589  2007                     	org	8199
  1590  2007  20D4               	dw	8404
  1591                           
  1592                           ;Config register CONFIG2 @ 0x2008
  1593                           ;	Brown-out Reset Selection bit
  1594                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
  1595                           ;	Flash Program Memory Self Write Enable bits
  1596                           ;	WRT = OFF, Write protection off
  1597  2008                     	org	8200
  1598  2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         4
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      7      11
    BANK0            80      2       2
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    _setup->_spiInit

Critical Paths under _isr in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _isr in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _isr in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _isr in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _isr in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0     390
                                              0 BANK0      2     2      0
                              _setup
                            _spiRead
                           _spiWrite
 ---------------------------------------------------------------------------------
 (1) _spiWrite                                             1     1      0      15
                                              3 COMMON     1     1      0
 ---------------------------------------------------------------------------------
 (1) _spiRead                                              0     0      0       0
                     _spiReceiveWait
 ---------------------------------------------------------------------------------
 (2) _spiReceiveWait                                       0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _setup                                                0     0      0     375
                         _osc_config
                            _spiInit
                        _uart_config
 ---------------------------------------------------------------------------------
 (2) _uart_config                                          0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _spiInit                                              4     1      3     360
                                              3 COMMON     4     1      3
 ---------------------------------------------------------------------------------
 (2) _osc_config                                           3     3      0      15
                                              3 COMMON     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _isr                                                  3     3      0       0
                                              0 COMMON     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _setup
     _osc_config
     _spiInit
     _uart_config
   _spiRead
     _spiReceiveWait
   _spiWrite

 _isr (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMMON            E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMMON               E      7       B       1       78.6%
BITSFR0              0      0       0       1        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR1              0      0       0       2        0.0%
SFR1                 0      0       0       2        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0       D       3        0.0%
BITBANK0            50      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
SFR3                 0      0       0       4        0.0%
BANK0               50      2       2       5        2.5%
BITSFR2              0      0       0       5        0.0%
SFR2                 0      0       0       5        0.0%
BITBANK1            50      0       0       6        0.0%
BANK1               50      0       0       7        0.0%
BITBANK3            60      0       0       8        0.0%
BANK3               60      0       0       9        0.0%
BITBANK2            60      0       0      10        0.0%
BANK2               60      0       0      11        0.0%
DATA                 0      0       D      12        0.0%


Microchip Technology PIC Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Tue Aug 03 00:19:13 2021

            _SSPSTATbits 0094                       l70 00A3                       l63 0041  
                     l81 00DA                       l59 001D                       l98 0116  
                     u20 0126                       u21 0125                       u60 00FB  
                     u61 00FA                      l142 0126                      l135 0103  
                    l136 0108                      l153 011F                      l145 012C  
                    l139 0120                      l751 00AE                      l761 00C2  
                    l753 00B4                      l745 00A5                      l841 0117  
                    l755 00B6                      l747 00A6                      l771 0109  
                    l843 011C                      l757 00BC                      l749 00AC  
                    l765 00C4                      l941 00F4                      l781 0115  
                    l773 010C                      l759 00BE                      l943 00FB  
                    l775 0110                      l951 0068                      l839 0128  
                    l945 00FD                      l777 0111                      l961 0078  
                    l953 006F                      l793 0120                      l947 00FF  
                    l779 0114                      l971 007F                      l963 007B  
                    l955 0070                      l949 0102                      l981 0098  
                    l973 0080                      l965 007C                      l957 0071  
                    l991 009F                      l983 0099                      l975 0084  
                    l967 007D                      l959 0076                      l993 00A2  
                    l985 009A                      l977 008A                      l969 007E  
                    l987 009B                      l979 008F                      l989 009E  
                    _isr 00DB                     l1123 004F                     l1125 00CC  
                   l1053 0017                     l1055 001F                     l1063 0045  
                   l1057 0030                     l1065 0060                     l1059 0043  
                   ?_isr 0070                     i1l52 00EC                     _TMR0 0001  
                   _TXIF 0064                     u4_20 00DF                     u4_21 00DE  
                   _main 0017           _cuenta1_timer0 007A                     btemp 007E  
         _cuenta2_timer0 0079                     start 000C           osc_config@freq 0075  
                  ??_isr 0070                    ?_main 0070                    _ANSEL 0188  
                  i1l851 00DB                    i1l853 00DF                    i1l855 00E7  
                  i1l857 00E8                    _SPBRG 0099                    _PORTB 0006  
                  _PORTD 0008                    _TRISB 0086                    _TRISD 0088  
                  _TXREG 0019                    _setup 0068                    pclath 000A  
        __end_of_spiInit 0109          __end_of_spiRead 0120                    status 0003  
                  wtemp0 007E          __initialization 000F             __end_of_main 0068  
                 ??_main 0020                   ?_setup 0070                   _ANSELH 0189  
                 _SPBRGH 009A                   _TRISC3 043B                   _SSPCON 0014  
                 _SSPBUF 0013             ?_uart_config 0070                   saved_w 007E  
       __end_of_spiWrite 012D                ??_spiInit 0076                ??_spiRead 0073  
__end_of__initialization 0013           __pcstackCOMMON 0070            __end_of_setup 00A4  
         _OPTION_REGbits 0081                  ??_setup 0077               __pmaintext 0017  
             __pintentry 0004  __size_of_spiReceiveWait 0007                  _SSPSTAT 0094  
              ?_spiWrite 0070                  __ptext1 0127                  __ptext2 0117  
                __ptext3 0120                  __ptext4 0068                  __ptext5 0109  
                __ptext6 00F3                  __ptext7 00A4                  __ptext8 00DB  
           __size_of_isr 0018     __size_of_uart_config 000E                  _spiInit 00F3  
                _spiRead 0117     end_of_initialization 0013               _osc_config 00A4  
              _RCSTAbits 0018               ??_spiWrite 0073                _PORTCbits 0007  
              _TRISCbits 0087              spiWrite@dat 0073           _spiReceiveWait 0120  
            _BAUDCTLbits 0187      start_initialization 000F              __end_of_isr 00F3  
            ?_osc_config 0070   __end_of_spiReceiveWait 0127              __pbssCOMMON 0077  
              ___latbits 0002            __pcstackBANK0 0020          ?_spiReceiveWait 0070  
         _uart_recibido1 0078           _uart_recibido2 0077        __size_of_spiWrite 0006  
    __size_of_osc_config 0037                 ?_spiInit 0073                 ?_spiRead 0070  
         __size_of_setup 003C     spiInit@sTransmitEdge 0075        interrupt_function 0004  
               _PIE1bits 008C       spiInit@sDataSample 0073                 _PIR1bits 000C  
             _ADCON0bits 001F               _ADCON1bits 009F            ??_uart_config 0073  
    __end_of_uart_config 0117         __size_of_spiInit 0016         __size_of_spiRead 0009  
           ??_osc_config 0073            __size_of_main 0051                 _spiWrite 0127  
           spiInit@sType 0076        spiInit@sClockIdle 0074               _INTCONbits 000B  
     __end_of_osc_config 00DB                 intlevel1 0000         ??_spiReceiveWait 0073  
             _OSCCONbits 008F              _uart_config 0109  
