Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 22:39:55 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.105        0.000                      0                 1616        0.024        0.000                      0                 1616        8.750        0.000                       0                   597  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               1.105        0.000                      0                 1612        0.024        0.000                      0                 1612        8.750        0.000                       0                   597  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   15.291        0.000                      0                    4        0.848        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.679ns  (logic 3.801ns (20.349%)  route 14.878ns (79.651%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 24.906 - 20.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.439     7.097    sm/D_states_q[6]
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.221 f  sm/D_debug_dff_q[3]_i_11/O
                         net (fo=8, routed)           1.211     8.433    sm/D_debug_dff_q[3]_i_11_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.557 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.602     9.158    sm/ram_reg_i_116_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.282 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          0.991    10.273    L_reg/M_sm_ra1[2]
    SLICE_X47Y68         MUXF7 (Prop_muxf7_S_O)       0.276    10.549 f  L_reg/ram_reg_i_36/O
                         net (fo=25, routed)          0.725    11.274    sm/M_alum_a[4]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.323    11.597 f  sm/D_registers_q[7][14]_i_32/O
                         net (fo=1, routed)           0.440    12.037    sm/D_registers_q[7][14]_i_32_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I0_O)        0.328    12.365 f  sm/D_registers_q[7][14]_i_31/O
                         net (fo=1, routed)           0.445    12.810    sm/D_registers_q[7][14]_i_31_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.934 r  sm/D_registers_q[7][14]_i_29/O
                         net (fo=2, routed)           0.427    13.361    sm/D_registers_q[7][14]_i_29_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.485 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.151    13.636    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.124    13.760 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.616    14.376    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.500 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.314    14.814    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.938 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.479    15.417    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X42Y76         LUT5 (Prop_lut5_I0_O)        0.124    15.541 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.452    15.993    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.117 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.751    16.868    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124    16.992 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.458    17.451    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.575 r  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.805    18.379    sm/D_states_q[7]_i_77_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    18.503 f  sm/D_states_q[7]_i_73/O
                         net (fo=1, routed)           0.639    19.142    sm/D_states_q[7]_i_73_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.124    19.266 f  sm/D_states_q[7]_i_62/O
                         net (fo=1, routed)           0.437    19.703    sm/D_states_q[7]_i_62_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.827 f  sm/D_states_q[7]_i_41/O
                         net (fo=1, routed)           0.433    20.260    sm/D_states_q[7]_i_41_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    20.384 f  sm/D_states_q[7]_i_28/O
                         net (fo=3, routed)           0.979    21.364    sm/D_states_q[7]_i_28_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I4_O)        0.124    21.488 f  sm/D_states_q[7]_i_10/O
                         net (fo=1, routed)           0.720    22.208    sm/D_states_q[7]_i_10_n_0
    SLICE_X54Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.332 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.495    22.827    sm/accel_edge/D_states_q_reg[1]_rep__0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124    22.951 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.868    23.819    sm/accel_edge_n_0
    SLICE_X59Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.502    24.906    sm/clk_IBUF_BUFG
    SLICE_X59Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.258    25.164    
                         clock uncertainty           -0.035    25.129    
    SLICE_X59Y65         FDSE (Setup_fdse_C_CE)      -0.205    24.924    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         24.924    
                         arrival time                         -23.819    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.618ns  (logic 3.801ns (20.415%)  route 14.817ns (79.585%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 24.908 - 20.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.439     7.097    sm/D_states_q[6]
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.221 f  sm/D_debug_dff_q[3]_i_11/O
                         net (fo=8, routed)           1.211     8.433    sm/D_debug_dff_q[3]_i_11_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.557 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.602     9.158    sm/ram_reg_i_116_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.282 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          0.991    10.273    L_reg/M_sm_ra1[2]
    SLICE_X47Y68         MUXF7 (Prop_muxf7_S_O)       0.276    10.549 f  L_reg/ram_reg_i_36/O
                         net (fo=25, routed)          0.725    11.274    sm/M_alum_a[4]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.323    11.597 f  sm/D_registers_q[7][14]_i_32/O
                         net (fo=1, routed)           0.440    12.037    sm/D_registers_q[7][14]_i_32_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I0_O)        0.328    12.365 f  sm/D_registers_q[7][14]_i_31/O
                         net (fo=1, routed)           0.445    12.810    sm/D_registers_q[7][14]_i_31_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.934 r  sm/D_registers_q[7][14]_i_29/O
                         net (fo=2, routed)           0.427    13.361    sm/D_registers_q[7][14]_i_29_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.485 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.151    13.636    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.124    13.760 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.616    14.376    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.500 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.314    14.814    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.938 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.479    15.417    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X42Y76         LUT5 (Prop_lut5_I0_O)        0.124    15.541 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.452    15.993    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.117 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.751    16.868    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124    16.992 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.458    17.451    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.575 r  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.805    18.379    sm/D_states_q[7]_i_77_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    18.503 f  sm/D_states_q[7]_i_73/O
                         net (fo=1, routed)           0.639    19.142    sm/D_states_q[7]_i_73_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.124    19.266 f  sm/D_states_q[7]_i_62/O
                         net (fo=1, routed)           0.437    19.703    sm/D_states_q[7]_i_62_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.827 f  sm/D_states_q[7]_i_41/O
                         net (fo=1, routed)           0.433    20.260    sm/D_states_q[7]_i_41_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    20.384 f  sm/D_states_q[7]_i_28/O
                         net (fo=3, routed)           0.979    21.364    sm/D_states_q[7]_i_28_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I4_O)        0.124    21.488 f  sm/D_states_q[7]_i_10/O
                         net (fo=1, routed)           0.720    22.208    sm/D_states_q[7]_i_10_n_0
    SLICE_X54Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.332 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.495    22.827    sm/accel_edge/D_states_q_reg[1]_rep__0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124    22.951 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.807    23.758    sm/accel_edge_n_0
    SLICE_X59Y62         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.504    24.908    sm/clk_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.258    25.166    
                         clock uncertainty           -0.035    25.131    
    SLICE_X59Y62         FDRE (Setup_fdre_C_CE)      -0.205    24.926    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         24.926    
                         arrival time                         -23.758    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.618ns  (logic 3.801ns (20.415%)  route 14.817ns (79.585%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 24.908 - 20.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.439     7.097    sm/D_states_q[6]
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.221 f  sm/D_debug_dff_q[3]_i_11/O
                         net (fo=8, routed)           1.211     8.433    sm/D_debug_dff_q[3]_i_11_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.557 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.602     9.158    sm/ram_reg_i_116_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.282 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          0.991    10.273    L_reg/M_sm_ra1[2]
    SLICE_X47Y68         MUXF7 (Prop_muxf7_S_O)       0.276    10.549 f  L_reg/ram_reg_i_36/O
                         net (fo=25, routed)          0.725    11.274    sm/M_alum_a[4]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.323    11.597 f  sm/D_registers_q[7][14]_i_32/O
                         net (fo=1, routed)           0.440    12.037    sm/D_registers_q[7][14]_i_32_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I0_O)        0.328    12.365 f  sm/D_registers_q[7][14]_i_31/O
                         net (fo=1, routed)           0.445    12.810    sm/D_registers_q[7][14]_i_31_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.934 r  sm/D_registers_q[7][14]_i_29/O
                         net (fo=2, routed)           0.427    13.361    sm/D_registers_q[7][14]_i_29_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.485 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.151    13.636    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.124    13.760 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.616    14.376    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.500 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.314    14.814    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.938 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.479    15.417    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X42Y76         LUT5 (Prop_lut5_I0_O)        0.124    15.541 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.452    15.993    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.117 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.751    16.868    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124    16.992 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.458    17.451    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.575 r  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.805    18.379    sm/D_states_q[7]_i_77_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    18.503 f  sm/D_states_q[7]_i_73/O
                         net (fo=1, routed)           0.639    19.142    sm/D_states_q[7]_i_73_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.124    19.266 f  sm/D_states_q[7]_i_62/O
                         net (fo=1, routed)           0.437    19.703    sm/D_states_q[7]_i_62_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.827 f  sm/D_states_q[7]_i_41/O
                         net (fo=1, routed)           0.433    20.260    sm/D_states_q[7]_i_41_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    20.384 f  sm/D_states_q[7]_i_28/O
                         net (fo=3, routed)           0.979    21.364    sm/D_states_q[7]_i_28_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I4_O)        0.124    21.488 f  sm/D_states_q[7]_i_10/O
                         net (fo=1, routed)           0.720    22.208    sm/D_states_q[7]_i_10_n_0
    SLICE_X54Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.332 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.495    22.827    sm/accel_edge/D_states_q_reg[1]_rep__0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124    22.951 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.807    23.758    sm/accel_edge_n_0
    SLICE_X59Y62         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.504    24.908    sm/clk_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.258    25.166    
                         clock uncertainty           -0.035    25.131    
    SLICE_X59Y62         FDRE (Setup_fdre_C_CE)      -0.205    24.926    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                         24.926    
                         arrival time                         -23.758    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.618ns  (logic 3.801ns (20.415%)  route 14.817ns (79.585%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 24.908 - 20.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.439     7.097    sm/D_states_q[6]
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.221 f  sm/D_debug_dff_q[3]_i_11/O
                         net (fo=8, routed)           1.211     8.433    sm/D_debug_dff_q[3]_i_11_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.557 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.602     9.158    sm/ram_reg_i_116_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.282 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          0.991    10.273    L_reg/M_sm_ra1[2]
    SLICE_X47Y68         MUXF7 (Prop_muxf7_S_O)       0.276    10.549 f  L_reg/ram_reg_i_36/O
                         net (fo=25, routed)          0.725    11.274    sm/M_alum_a[4]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.323    11.597 f  sm/D_registers_q[7][14]_i_32/O
                         net (fo=1, routed)           0.440    12.037    sm/D_registers_q[7][14]_i_32_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I0_O)        0.328    12.365 f  sm/D_registers_q[7][14]_i_31/O
                         net (fo=1, routed)           0.445    12.810    sm/D_registers_q[7][14]_i_31_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.934 r  sm/D_registers_q[7][14]_i_29/O
                         net (fo=2, routed)           0.427    13.361    sm/D_registers_q[7][14]_i_29_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.485 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.151    13.636    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.124    13.760 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.616    14.376    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.500 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.314    14.814    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.938 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.479    15.417    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X42Y76         LUT5 (Prop_lut5_I0_O)        0.124    15.541 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.452    15.993    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.117 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.751    16.868    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124    16.992 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.458    17.451    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.575 r  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.805    18.379    sm/D_states_q[7]_i_77_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    18.503 f  sm/D_states_q[7]_i_73/O
                         net (fo=1, routed)           0.639    19.142    sm/D_states_q[7]_i_73_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.124    19.266 f  sm/D_states_q[7]_i_62/O
                         net (fo=1, routed)           0.437    19.703    sm/D_states_q[7]_i_62_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.827 f  sm/D_states_q[7]_i_41/O
                         net (fo=1, routed)           0.433    20.260    sm/D_states_q[7]_i_41_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    20.384 f  sm/D_states_q[7]_i_28/O
                         net (fo=3, routed)           0.979    21.364    sm/D_states_q[7]_i_28_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I4_O)        0.124    21.488 f  sm/D_states_q[7]_i_10/O
                         net (fo=1, routed)           0.720    22.208    sm/D_states_q[7]_i_10_n_0
    SLICE_X54Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.332 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.495    22.827    sm/accel_edge/D_states_q_reg[1]_rep__0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124    22.951 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.807    23.758    sm/accel_edge_n_0
    SLICE_X59Y62         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.504    24.908    sm/clk_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.258    25.166    
                         clock uncertainty           -0.035    25.131    
    SLICE_X59Y62         FDRE (Setup_fdre_C_CE)      -0.205    24.926    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         24.926    
                         arrival time                         -23.758    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm/D_states_q_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.602ns  (logic 3.801ns (20.433%)  route 14.801ns (79.567%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 24.907 - 20.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.439     7.097    sm/D_states_q[6]
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.221 f  sm/D_debug_dff_q[3]_i_11/O
                         net (fo=8, routed)           1.211     8.433    sm/D_debug_dff_q[3]_i_11_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.557 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.602     9.158    sm/ram_reg_i_116_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.282 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          0.991    10.273    L_reg/M_sm_ra1[2]
    SLICE_X47Y68         MUXF7 (Prop_muxf7_S_O)       0.276    10.549 f  L_reg/ram_reg_i_36/O
                         net (fo=25, routed)          0.725    11.274    sm/M_alum_a[4]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.323    11.597 f  sm/D_registers_q[7][14]_i_32/O
                         net (fo=1, routed)           0.440    12.037    sm/D_registers_q[7][14]_i_32_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I0_O)        0.328    12.365 f  sm/D_registers_q[7][14]_i_31/O
                         net (fo=1, routed)           0.445    12.810    sm/D_registers_q[7][14]_i_31_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.934 r  sm/D_registers_q[7][14]_i_29/O
                         net (fo=2, routed)           0.427    13.361    sm/D_registers_q[7][14]_i_29_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.485 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.151    13.636    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.124    13.760 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.616    14.376    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.500 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.314    14.814    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.938 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.479    15.417    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X42Y76         LUT5 (Prop_lut5_I0_O)        0.124    15.541 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.452    15.993    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.117 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.751    16.868    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124    16.992 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.458    17.451    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.575 r  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.805    18.379    sm/D_states_q[7]_i_77_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    18.503 f  sm/D_states_q[7]_i_73/O
                         net (fo=1, routed)           0.639    19.142    sm/D_states_q[7]_i_73_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.124    19.266 f  sm/D_states_q[7]_i_62/O
                         net (fo=1, routed)           0.437    19.703    sm/D_states_q[7]_i_62_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.827 f  sm/D_states_q[7]_i_41/O
                         net (fo=1, routed)           0.433    20.260    sm/D_states_q[7]_i_41_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    20.384 f  sm/D_states_q[7]_i_28/O
                         net (fo=3, routed)           0.979    21.364    sm/D_states_q[7]_i_28_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I4_O)        0.124    21.488 f  sm/D_states_q[7]_i_10/O
                         net (fo=1, routed)           0.720    22.208    sm/D_states_q[7]_i_10_n_0
    SLICE_X54Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.332 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.495    22.827    sm/accel_edge/D_states_q_reg[1]_rep__0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124    22.951 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.791    23.742    sm/accel_edge_n_0
    SLICE_X59Y63         FDSE                                         r  sm/D_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.503    24.907    sm/clk_IBUF_BUFG
    SLICE_X59Y63         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.258    25.165    
                         clock uncertainty           -0.035    25.130    
    SLICE_X59Y63         FDSE (Setup_fdse_C_CE)      -0.205    24.925    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         24.925    
                         arrival time                         -23.742    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.602ns  (logic 3.801ns (20.433%)  route 14.801ns (79.567%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 24.907 - 20.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.439     7.097    sm/D_states_q[6]
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.221 f  sm/D_debug_dff_q[3]_i_11/O
                         net (fo=8, routed)           1.211     8.433    sm/D_debug_dff_q[3]_i_11_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.557 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.602     9.158    sm/ram_reg_i_116_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.282 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          0.991    10.273    L_reg/M_sm_ra1[2]
    SLICE_X47Y68         MUXF7 (Prop_muxf7_S_O)       0.276    10.549 f  L_reg/ram_reg_i_36/O
                         net (fo=25, routed)          0.725    11.274    sm/M_alum_a[4]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.323    11.597 f  sm/D_registers_q[7][14]_i_32/O
                         net (fo=1, routed)           0.440    12.037    sm/D_registers_q[7][14]_i_32_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I0_O)        0.328    12.365 f  sm/D_registers_q[7][14]_i_31/O
                         net (fo=1, routed)           0.445    12.810    sm/D_registers_q[7][14]_i_31_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.934 r  sm/D_registers_q[7][14]_i_29/O
                         net (fo=2, routed)           0.427    13.361    sm/D_registers_q[7][14]_i_29_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.485 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.151    13.636    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.124    13.760 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.616    14.376    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.500 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.314    14.814    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.938 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.479    15.417    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X42Y76         LUT5 (Prop_lut5_I0_O)        0.124    15.541 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.452    15.993    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.117 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.751    16.868    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124    16.992 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.458    17.451    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.575 r  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.805    18.379    sm/D_states_q[7]_i_77_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    18.503 f  sm/D_states_q[7]_i_73/O
                         net (fo=1, routed)           0.639    19.142    sm/D_states_q[7]_i_73_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.124    19.266 f  sm/D_states_q[7]_i_62/O
                         net (fo=1, routed)           0.437    19.703    sm/D_states_q[7]_i_62_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.827 f  sm/D_states_q[7]_i_41/O
                         net (fo=1, routed)           0.433    20.260    sm/D_states_q[7]_i_41_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    20.384 f  sm/D_states_q[7]_i_28/O
                         net (fo=3, routed)           0.979    21.364    sm/D_states_q[7]_i_28_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I4_O)        0.124    21.488 f  sm/D_states_q[7]_i_10/O
                         net (fo=1, routed)           0.720    22.208    sm/D_states_q[7]_i_10_n_0
    SLICE_X54Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.332 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.495    22.827    sm/accel_edge/D_states_q_reg[1]_rep__0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124    22.951 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.791    23.742    sm/accel_edge_n_0
    SLICE_X59Y63         FDSE                                         r  sm/D_states_q_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.503    24.907    sm/clk_IBUF_BUFG
    SLICE_X59Y63         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258    25.165    
                         clock uncertainty           -0.035    25.130    
    SLICE_X59Y63         FDSE (Setup_fdse_C_CE)      -0.205    24.925    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         24.925    
                         arrival time                         -23.742    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.158ns  (logic 3.827ns (21.076%)  route 14.331ns (78.924%))
  Logic Levels:           21  (LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 24.887 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X59Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDSE (Prop_fdse_C_Q)         0.456     5.658 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=119, routed)         1.745     7.403    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I2_O)        0.124     7.527 f  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.665     8.192    sm/ram_reg_i_145_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.316 r  sm/ram_reg_i_117/O
                         net (fo=1, routed)           0.854     9.170    sm/ram_reg_i_117_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I5_O)        0.124     9.294 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          0.829    10.123    L_reg/M_sm_ra1[2]
    SLICE_X46Y66         MUXF7 (Prop_muxf7_S_O)       0.292    10.415 f  L_reg/ram_reg_i_42/O
                         net (fo=27, routed)          0.965    11.380    sm/M_alum_a[1]
    SLICE_X48Y69         LUT5 (Prop_lut5_I2_O)        0.297    11.677 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.539    12.216    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.340 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.572    12.911    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.035 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=3, routed)           0.548    13.583    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I0_O)        0.118    13.701 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.585    14.286    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.326    14.612 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.312    14.924    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.124    15.048 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.437    15.485    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.124    15.609 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.429    16.038    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I2_O)        0.124    16.162 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.487    16.648    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I2_O)        0.124    16.772 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.568    17.340    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I2_O)        0.124    17.464 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.420    17.884    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I2_O)        0.124    18.008 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=1, routed)           0.572    18.580    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.124    18.704 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.384    19.088    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.212 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.432    19.644    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I2_O)        0.124    19.768 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.695    20.463    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I1_O)        0.124    20.587 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.305    21.892    sm/M_alum_out[0]
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.150    22.042 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.319    22.360    sm/brams/override_address[0]
    SLICE_X46Y57         LUT4 (Prop_lut4_I0_O)        0.328    22.688 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.672    23.360    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.482    24.887    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    25.144    
                         clock uncertainty           -0.035    25.109    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    24.543    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         24.543    
                         arrival time                         -23.360    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.595ns  (logic 3.801ns (20.441%)  route 14.794ns (79.559%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 24.908 - 20.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.439     7.097    sm/D_states_q[6]
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.221 f  sm/D_debug_dff_q[3]_i_11/O
                         net (fo=8, routed)           1.211     8.433    sm/D_debug_dff_q[3]_i_11_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.557 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.602     9.158    sm/ram_reg_i_116_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.282 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          0.991    10.273    L_reg/M_sm_ra1[2]
    SLICE_X47Y68         MUXF7 (Prop_muxf7_S_O)       0.276    10.549 f  L_reg/ram_reg_i_36/O
                         net (fo=25, routed)          0.725    11.274    sm/M_alum_a[4]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.323    11.597 f  sm/D_registers_q[7][14]_i_32/O
                         net (fo=1, routed)           0.440    12.037    sm/D_registers_q[7][14]_i_32_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I0_O)        0.328    12.365 f  sm/D_registers_q[7][14]_i_31/O
                         net (fo=1, routed)           0.445    12.810    sm/D_registers_q[7][14]_i_31_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.934 r  sm/D_registers_q[7][14]_i_29/O
                         net (fo=2, routed)           0.427    13.361    sm/D_registers_q[7][14]_i_29_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.485 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.151    13.636    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.124    13.760 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.616    14.376    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.500 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.314    14.814    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.938 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.479    15.417    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X42Y76         LUT5 (Prop_lut5_I0_O)        0.124    15.541 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.452    15.993    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.117 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.751    16.868    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124    16.992 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.458    17.451    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.575 r  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.805    18.379    sm/D_states_q[7]_i_77_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    18.503 f  sm/D_states_q[7]_i_73/O
                         net (fo=1, routed)           0.639    19.142    sm/D_states_q[7]_i_73_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.124    19.266 f  sm/D_states_q[7]_i_62/O
                         net (fo=1, routed)           0.437    19.703    sm/D_states_q[7]_i_62_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.827 f  sm/D_states_q[7]_i_41/O
                         net (fo=1, routed)           0.433    20.260    sm/D_states_q[7]_i_41_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    20.384 f  sm/D_states_q[7]_i_28/O
                         net (fo=3, routed)           0.979    21.364    sm/D_states_q[7]_i_28_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I4_O)        0.124    21.488 f  sm/D_states_q[7]_i_10/O
                         net (fo=1, routed)           0.720    22.208    sm/D_states_q[7]_i_10_n_0
    SLICE_X54Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.332 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.495    22.827    sm/accel_edge/D_states_q_reg[1]_rep__0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124    22.951 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.784    23.735    sm/accel_edge_n_0
    SLICE_X58Y62         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.504    24.908    sm/clk_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.258    25.166    
                         clock uncertainty           -0.035    25.131    
    SLICE_X58Y62         FDRE (Setup_fdre_C_CE)      -0.205    24.926    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         24.926    
                         arrival time                         -23.735    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.475ns  (logic 3.801ns (20.573%)  route 14.674ns (79.427%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 24.909 - 20.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.439     7.097    sm/D_states_q[6]
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.221 f  sm/D_debug_dff_q[3]_i_11/O
                         net (fo=8, routed)           1.211     8.433    sm/D_debug_dff_q[3]_i_11_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.557 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.602     9.158    sm/ram_reg_i_116_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.282 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          0.991    10.273    L_reg/M_sm_ra1[2]
    SLICE_X47Y68         MUXF7 (Prop_muxf7_S_O)       0.276    10.549 f  L_reg/ram_reg_i_36/O
                         net (fo=25, routed)          0.725    11.274    sm/M_alum_a[4]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.323    11.597 f  sm/D_registers_q[7][14]_i_32/O
                         net (fo=1, routed)           0.440    12.037    sm/D_registers_q[7][14]_i_32_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I0_O)        0.328    12.365 f  sm/D_registers_q[7][14]_i_31/O
                         net (fo=1, routed)           0.445    12.810    sm/D_registers_q[7][14]_i_31_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.934 r  sm/D_registers_q[7][14]_i_29/O
                         net (fo=2, routed)           0.427    13.361    sm/D_registers_q[7][14]_i_29_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.485 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.151    13.636    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.124    13.760 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.616    14.376    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.500 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.314    14.814    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.938 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.479    15.417    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X42Y76         LUT5 (Prop_lut5_I0_O)        0.124    15.541 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.452    15.993    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.117 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.751    16.868    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124    16.992 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.458    17.451    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.575 r  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.805    18.379    sm/D_states_q[7]_i_77_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    18.503 f  sm/D_states_q[7]_i_73/O
                         net (fo=1, routed)           0.639    19.142    sm/D_states_q[7]_i_73_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.124    19.266 f  sm/D_states_q[7]_i_62/O
                         net (fo=1, routed)           0.437    19.703    sm/D_states_q[7]_i_62_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.827 f  sm/D_states_q[7]_i_41/O
                         net (fo=1, routed)           0.433    20.260    sm/D_states_q[7]_i_41_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    20.384 f  sm/D_states_q[7]_i_28/O
                         net (fo=3, routed)           0.979    21.364    sm/D_states_q[7]_i_28_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I4_O)        0.124    21.488 f  sm/D_states_q[7]_i_10/O
                         net (fo=1, routed)           0.720    22.208    sm/D_states_q[7]_i_10_n_0
    SLICE_X54Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.332 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.495    22.827    sm/accel_edge/D_states_q_reg[1]_rep__0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124    22.951 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.664    23.615    sm/accel_edge_n_0
    SLICE_X58Y61         FDRE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.505    24.909    sm/clk_IBUF_BUFG
    SLICE_X58Y61         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.258    25.167    
                         clock uncertainty           -0.035    25.132    
    SLICE_X58Y61         FDRE (Setup_fdre_C_CE)      -0.205    24.927    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         24.927    
                         arrival time                         -23.615    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        18.475ns  (logic 3.801ns (20.573%)  route 14.674ns (79.427%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 24.909 - 20.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.439     7.097    sm/D_states_q[6]
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.221 f  sm/D_debug_dff_q[3]_i_11/O
                         net (fo=8, routed)           1.211     8.433    sm/D_debug_dff_q[3]_i_11_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.557 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.602     9.158    sm/ram_reg_i_116_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.282 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          0.991    10.273    L_reg/M_sm_ra1[2]
    SLICE_X47Y68         MUXF7 (Prop_muxf7_S_O)       0.276    10.549 f  L_reg/ram_reg_i_36/O
                         net (fo=25, routed)          0.725    11.274    sm/M_alum_a[4]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.323    11.597 f  sm/D_registers_q[7][14]_i_32/O
                         net (fo=1, routed)           0.440    12.037    sm/D_registers_q[7][14]_i_32_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I0_O)        0.328    12.365 f  sm/D_registers_q[7][14]_i_31/O
                         net (fo=1, routed)           0.445    12.810    sm/D_registers_q[7][14]_i_31_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.934 r  sm/D_registers_q[7][14]_i_29/O
                         net (fo=2, routed)           0.427    13.361    sm/D_registers_q[7][14]_i_29_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.485 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.151    13.636    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.124    13.760 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.616    14.376    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.500 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.314    14.814    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.938 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.479    15.417    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X42Y76         LUT5 (Prop_lut5_I0_O)        0.124    15.541 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.452    15.993    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.117 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.751    16.868    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124    16.992 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.458    17.451    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.575 r  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.805    18.379    sm/D_states_q[7]_i_77_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    18.503 f  sm/D_states_q[7]_i_73/O
                         net (fo=1, routed)           0.639    19.142    sm/D_states_q[7]_i_73_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.124    19.266 f  sm/D_states_q[7]_i_62/O
                         net (fo=1, routed)           0.437    19.703    sm/D_states_q[7]_i_62_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.827 f  sm/D_states_q[7]_i_41/O
                         net (fo=1, routed)           0.433    20.260    sm/D_states_q[7]_i_41_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    20.384 f  sm/D_states_q[7]_i_28/O
                         net (fo=3, routed)           0.979    21.364    sm/D_states_q[7]_i_28_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I4_O)        0.124    21.488 f  sm/D_states_q[7]_i_10/O
                         net (fo=1, routed)           0.720    22.208    sm/D_states_q[7]_i_10_n_0
    SLICE_X54Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.332 r  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.495    22.827    sm/accel_edge/D_states_q_reg[1]_rep__0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124    22.951 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.664    23.615    sm/accel_edge_n_0
    SLICE_X58Y61         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.505    24.909    sm/clk_IBUF_BUFG
    SLICE_X58Y61         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.258    25.167    
                         clock uncertainty           -0.035    25.132    
    SLICE_X58Y61         FDRE (Setup_fdre_C_CE)      -0.205    24.927    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         24.927    
                         arrival time                         -23.615    
  -------------------------------------------------------------------
                         slack                                  1.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X47Y57         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.852    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y57         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.831     2.020    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y57         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.518    
    SLICE_X46Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X47Y57         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.852    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y57         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.831     2.020    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y57         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.518    
    SLICE_X46Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X47Y57         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.852    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y57         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.831     2.020    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y57         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.518    
    SLICE_X46Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X47Y57         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.852    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y57         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.831     2.020    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y57         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.518    
    SLICE_X46Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.862    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y63         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.829     2.019    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y63         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.517    
    SLICE_X52Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.862    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y63         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.829     2.019    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y63         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.517    
    SLICE_X52Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.862    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y63         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.829     2.019    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y63         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.517    
    SLICE_X52Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.862    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y63         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.829     2.019    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y63         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.517    
    SLICE_X52Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.792%)  route 0.276ns (66.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.924    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y58         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y58         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y58         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.792%)  route 0.276ns (66.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.924    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y58         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y58         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y58         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y22   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y23   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y68   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y71   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y70   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y73   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y75   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y73   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y73   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y57   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y57   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y57   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y57   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y57   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y57   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y57   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y57   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y63   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y63   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y57   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y57   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y57   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y57   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y57   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y57   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y57   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y57   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y63   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y63   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       15.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.291ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.072ns (25.010%)  route 3.214ns (74.990%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 24.839 - 20.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X55Y62         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDSE (Prop_fdse_C_Q)         0.419     5.558 r  sm/D_states_q_reg[7]/Q
                         net (fo=177, routed)         1.617     7.175    sm/D_states_q[7]
    SLICE_X47Y63         LUT2 (Prop_lut2_I0_O)        0.327     7.502 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           1.117     8.619    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y64         LUT6 (Prop_lut6_I2_O)        0.326     8.945 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.480     9.425    fifo_reset_cond/AS[0]
    SLICE_X55Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.435    24.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.272    25.111    
                         clock uncertainty           -0.035    25.076    
    SLICE_X55Y66         FDPE (Recov_fdpe_C_PRE)     -0.359    24.717    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         24.717    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                 15.291    

Slack (MET) :             15.291ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.072ns (25.010%)  route 3.214ns (74.990%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 24.839 - 20.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X55Y62         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDSE (Prop_fdse_C_Q)         0.419     5.558 r  sm/D_states_q_reg[7]/Q
                         net (fo=177, routed)         1.617     7.175    sm/D_states_q[7]
    SLICE_X47Y63         LUT2 (Prop_lut2_I0_O)        0.327     7.502 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           1.117     8.619    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y64         LUT6 (Prop_lut6_I2_O)        0.326     8.945 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.480     9.425    fifo_reset_cond/AS[0]
    SLICE_X55Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.435    24.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.272    25.111    
                         clock uncertainty           -0.035    25.076    
    SLICE_X55Y66         FDPE (Recov_fdpe_C_PRE)     -0.359    24.717    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         24.717    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                 15.291    

Slack (MET) :             15.291ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.072ns (25.010%)  route 3.214ns (74.990%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 24.839 - 20.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X55Y62         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDSE (Prop_fdse_C_Q)         0.419     5.558 r  sm/D_states_q_reg[7]/Q
                         net (fo=177, routed)         1.617     7.175    sm/D_states_q[7]
    SLICE_X47Y63         LUT2 (Prop_lut2_I0_O)        0.327     7.502 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           1.117     8.619    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y64         LUT6 (Prop_lut6_I2_O)        0.326     8.945 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.480     9.425    fifo_reset_cond/AS[0]
    SLICE_X55Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.435    24.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.272    25.111    
                         clock uncertainty           -0.035    25.076    
    SLICE_X55Y66         FDPE (Recov_fdpe_C_PRE)     -0.359    24.717    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         24.717    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                 15.291    

Slack (MET) :             15.291ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.072ns (25.010%)  route 3.214ns (74.990%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 24.839 - 20.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X55Y62         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDSE (Prop_fdse_C_Q)         0.419     5.558 r  sm/D_states_q_reg[7]/Q
                         net (fo=177, routed)         1.617     7.175    sm/D_states_q[7]
    SLICE_X47Y63         LUT2 (Prop_lut2_I0_O)        0.327     7.502 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           1.117     8.619    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y64         LUT6 (Prop_lut6_I2_O)        0.326     8.945 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.480     9.425    fifo_reset_cond/AS[0]
    SLICE_X55Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.435    24.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.272    25.111    
                         clock uncertainty           -0.035    25.076    
    SLICE_X55Y66         FDPE (Recov_fdpe_C_PRE)     -0.359    24.717    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         24.717    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                 15.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.293%)  route 0.580ns (75.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X55Y63         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  sm/D_states_q_reg[0]/Q
                         net (fo=261, routed)         0.410     2.055    sm/Q[0]
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.045     2.100 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.169     2.269    fifo_reset_cond/AS[0]
    SLICE_X55Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X55Y66         FDPE (Remov_fdpe_C_PRE)     -0.095     1.422    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.293%)  route 0.580ns (75.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X55Y63         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  sm/D_states_q_reg[0]/Q
                         net (fo=261, routed)         0.410     2.055    sm/Q[0]
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.045     2.100 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.169     2.269    fifo_reset_cond/AS[0]
    SLICE_X55Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X55Y66         FDPE (Remov_fdpe_C_PRE)     -0.095     1.422    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.293%)  route 0.580ns (75.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X55Y63         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  sm/D_states_q_reg[0]/Q
                         net (fo=261, routed)         0.410     2.055    sm/Q[0]
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.045     2.100 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.169     2.269    fifo_reset_cond/AS[0]
    SLICE_X55Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X55Y66         FDPE (Remov_fdpe_C_PRE)     -0.095     1.422    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.293%)  route 0.580ns (75.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X55Y63         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  sm/D_states_q_reg[0]/Q
                         net (fo=261, routed)         0.410     2.055    sm/Q[0]
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.045     2.100 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.169     2.269    fifo_reset_cond/AS[0]
    SLICE_X55Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X55Y66         FDPE (Remov_fdpe_C_PRE)     -0.095     1.422    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.848    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.125ns  (logic 12.499ns (34.598%)  route 23.627ns (65.402%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.309     6.952    L_reg/M_sm_pbc[9]
    SLICE_X37Y70         LUT5 (Prop_lut5_I2_O)        0.124     7.076 f  L_reg/L_2aa3214f_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.862     7.938    L_reg/L_2aa3214f_remainder0_carry_i_24__0_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.062 f  L_reg/L_2aa3214f_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.826     8.888    L_reg/L_2aa3214f_remainder0_carry__1_i_7__0_n_0
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.152     9.040 f  L_reg/L_2aa3214f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.807     9.848    L_reg/L_2aa3214f_remainder0_carry_i_20__0_n_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.370    10.218 r  L_reg/L_2aa3214f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.821    11.039    L_reg/L_2aa3214f_remainder0_carry_i_10__0_n_0
    SLICE_X39Y68         LUT4 (Prop_lut4_I1_O)        0.328    11.367 r  L_reg/L_2aa3214f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.367    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.917 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.917    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.139 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.829    12.967    L_reg/L_2aa3214f_remainder0_1[4]
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.327    13.294 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.651    14.946    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I4_O)        0.332    15.278 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.406    15.684    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X37Y67         LUT5 (Prop_lut5_I3_O)        0.119    15.803 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.700    16.503    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X37Y67         LUT5 (Prop_lut5_I4_O)        0.360    16.863 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.577    17.440    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.352    17.792 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.915    18.707    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y69         LUT2 (Prop_lut2_I1_O)        0.355    19.062 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.495    19.558    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X38Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    20.281 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.281    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.398 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.398    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.721 f  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.091    21.812    L_reg/L_2aa3214f_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X38Y66         LUT5 (Prop_lut5_I4_O)        0.306    22.118 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.161    22.279    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y66         LUT5 (Prop_lut5_I0_O)        0.124    22.403 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.484    23.887    L_reg/i__carry_i_14__0_0
    SLICE_X34Y64         LUT3 (Prop_lut3_I0_O)        0.150    24.037 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.467    24.503    L_reg/i__carry_i_25__1_n_0
    SLICE_X34Y64         LUT6 (Prop_lut6_I0_O)        0.328    24.831 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.668    25.499    L_reg/i__carry_i_20__1_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.623 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.959    26.583    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.152    26.735 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.437    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y64         LUT5 (Prop_lut5_I0_O)        0.326    27.763 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.763    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.313 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.313    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.427 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.427    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.541 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.541    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.763 f  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.812    29.575    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.299    29.874 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.307    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.431 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.036    31.466    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.124    31.590 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.886    32.476    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.124    32.600 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.340    33.940    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y61         LUT4 (Prop_lut4_I2_O)        0.152    34.092 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.389    37.481    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    41.250 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.250    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.905ns  (logic 12.245ns (34.103%)  route 23.661ns (65.897%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.309     6.952    L_reg/M_sm_pbc[9]
    SLICE_X37Y70         LUT5 (Prop_lut5_I2_O)        0.124     7.076 f  L_reg/L_2aa3214f_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.862     7.938    L_reg/L_2aa3214f_remainder0_carry_i_24__0_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.062 f  L_reg/L_2aa3214f_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.826     8.888    L_reg/L_2aa3214f_remainder0_carry__1_i_7__0_n_0
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.152     9.040 f  L_reg/L_2aa3214f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.807     9.848    L_reg/L_2aa3214f_remainder0_carry_i_20__0_n_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.370    10.218 r  L_reg/L_2aa3214f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.821    11.039    L_reg/L_2aa3214f_remainder0_carry_i_10__0_n_0
    SLICE_X39Y68         LUT4 (Prop_lut4_I1_O)        0.328    11.367 r  L_reg/L_2aa3214f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.367    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.917 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.917    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.139 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.829    12.967    L_reg/L_2aa3214f_remainder0_1[4]
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.327    13.294 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.651    14.946    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I4_O)        0.332    15.278 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.406    15.684    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X37Y67         LUT5 (Prop_lut5_I3_O)        0.119    15.803 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.700    16.503    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X37Y67         LUT5 (Prop_lut5_I4_O)        0.360    16.863 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.577    17.440    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.352    17.792 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.915    18.707    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y69         LUT2 (Prop_lut2_I1_O)        0.355    19.062 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.495    19.558    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X38Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    20.281 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.281    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.398 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.398    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.721 f  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.091    21.812    L_reg/L_2aa3214f_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X38Y66         LUT5 (Prop_lut5_I4_O)        0.306    22.118 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.161    22.279    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y66         LUT5 (Prop_lut5_I0_O)        0.124    22.403 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.484    23.887    L_reg/i__carry_i_14__0_0
    SLICE_X34Y64         LUT3 (Prop_lut3_I0_O)        0.150    24.037 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.467    24.503    L_reg/i__carry_i_25__1_n_0
    SLICE_X34Y64         LUT6 (Prop_lut6_I0_O)        0.328    24.831 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.668    25.499    L_reg/i__carry_i_20__1_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.623 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.959    26.583    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.152    26.735 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.437    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y64         LUT5 (Prop_lut5_I0_O)        0.326    27.763 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.763    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.313 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.313    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.427 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.427    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.541 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.541    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.763 f  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.812    29.575    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.299    29.874 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.307    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.431 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.036    31.466    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.124    31.590 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.886    32.476    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.124    32.600 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.350    33.950    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y61         LUT4 (Prop_lut4_I3_O)        0.124    34.074 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.412    37.487    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    41.030 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.030    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.901ns  (logic 12.438ns (34.645%)  route 23.463ns (65.355%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.309     6.952    L_reg/M_sm_pbc[9]
    SLICE_X37Y70         LUT5 (Prop_lut5_I2_O)        0.124     7.076 f  L_reg/L_2aa3214f_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.862     7.938    L_reg/L_2aa3214f_remainder0_carry_i_24__0_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.062 f  L_reg/L_2aa3214f_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.826     8.888    L_reg/L_2aa3214f_remainder0_carry__1_i_7__0_n_0
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.152     9.040 f  L_reg/L_2aa3214f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.807     9.848    L_reg/L_2aa3214f_remainder0_carry_i_20__0_n_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.370    10.218 r  L_reg/L_2aa3214f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.821    11.039    L_reg/L_2aa3214f_remainder0_carry_i_10__0_n_0
    SLICE_X39Y68         LUT4 (Prop_lut4_I1_O)        0.328    11.367 r  L_reg/L_2aa3214f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.367    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.917 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.917    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.139 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.829    12.967    L_reg/L_2aa3214f_remainder0_1[4]
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.327    13.294 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.651    14.946    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I4_O)        0.332    15.278 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.406    15.684    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X37Y67         LUT5 (Prop_lut5_I3_O)        0.119    15.803 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.700    16.503    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X37Y67         LUT5 (Prop_lut5_I4_O)        0.360    16.863 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.577    17.440    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.352    17.792 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.915    18.707    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y69         LUT2 (Prop_lut2_I1_O)        0.355    19.062 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.495    19.558    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X38Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    20.281 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.281    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.398 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.398    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.721 f  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.091    21.812    L_reg/L_2aa3214f_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X38Y66         LUT5 (Prop_lut5_I4_O)        0.306    22.118 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.161    22.279    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y66         LUT5 (Prop_lut5_I0_O)        0.124    22.403 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.484    23.887    L_reg/i__carry_i_14__0_0
    SLICE_X34Y64         LUT3 (Prop_lut3_I0_O)        0.150    24.037 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.467    24.503    L_reg/i__carry_i_25__1_n_0
    SLICE_X34Y64         LUT6 (Prop_lut6_I0_O)        0.328    24.831 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.668    25.499    L_reg/i__carry_i_20__1_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.623 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.959    26.583    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.152    26.735 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.437    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y64         LUT5 (Prop_lut5_I0_O)        0.326    27.763 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.763    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.313 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.313    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.427 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.427    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.541 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.541    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.763 f  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.812    29.575    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.299    29.874 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.307    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.431 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.036    31.466    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.124    31.590 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.886    32.476    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.124    32.600 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.350    33.950    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y61         LUT4 (Prop_lut4_I2_O)        0.150    34.100 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.215    37.315    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.711    41.026 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.026    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.676ns  (logic 12.246ns (34.325%)  route 23.430ns (65.675%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=5 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.309     6.952    L_reg/M_sm_pbc[9]
    SLICE_X37Y70         LUT5 (Prop_lut5_I2_O)        0.124     7.076 f  L_reg/L_2aa3214f_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.862     7.938    L_reg/L_2aa3214f_remainder0_carry_i_24__0_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.062 f  L_reg/L_2aa3214f_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.826     8.888    L_reg/L_2aa3214f_remainder0_carry__1_i_7__0_n_0
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.152     9.040 f  L_reg/L_2aa3214f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.807     9.848    L_reg/L_2aa3214f_remainder0_carry_i_20__0_n_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.370    10.218 r  L_reg/L_2aa3214f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.821    11.039    L_reg/L_2aa3214f_remainder0_carry_i_10__0_n_0
    SLICE_X39Y68         LUT4 (Prop_lut4_I1_O)        0.328    11.367 r  L_reg/L_2aa3214f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.367    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.917 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.917    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.139 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.829    12.967    L_reg/L_2aa3214f_remainder0_1[4]
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.327    13.294 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.651    14.946    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I4_O)        0.332    15.278 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.406    15.684    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X37Y67         LUT5 (Prop_lut5_I3_O)        0.119    15.803 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.700    16.503    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X37Y67         LUT5 (Prop_lut5_I4_O)        0.360    16.863 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.577    17.440    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.352    17.792 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.915    18.707    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y69         LUT2 (Prop_lut2_I1_O)        0.355    19.062 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.495    19.558    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X38Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    20.281 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.281    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.398 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.398    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.721 f  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.091    21.812    L_reg/L_2aa3214f_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X38Y66         LUT5 (Prop_lut5_I4_O)        0.306    22.118 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.161    22.279    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y66         LUT5 (Prop_lut5_I0_O)        0.124    22.403 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.484    23.887    L_reg/i__carry_i_14__0_0
    SLICE_X34Y64         LUT3 (Prop_lut3_I0_O)        0.150    24.037 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.467    24.503    L_reg/i__carry_i_25__1_n_0
    SLICE_X34Y64         LUT6 (Prop_lut6_I0_O)        0.328    24.831 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.668    25.499    L_reg/i__carry_i_20__1_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.623 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.959    26.583    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.152    26.735 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.437    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y64         LUT5 (Prop_lut5_I0_O)        0.326    27.763 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.763    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.313 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.313    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.427 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.427    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.541 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.541    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.763 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.812    29.575    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.299    29.874 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.307    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.431 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.041    31.472    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I2_O)        0.124    31.596 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.821    32.416    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.124    32.540 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.182    33.723    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X38Y61         LUT4 (Prop_lut4_I0_O)        0.124    33.847 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.410    37.256    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.801 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.801    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.471ns  (logic 11.558ns (32.585%)  route 23.913ns (67.415%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=3 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X39Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.546     7.127    L_reg/M_sm_pac[9]
    SLICE_X39Y76         LUT2 (Prop_lut2_I1_O)        0.152     7.279 r  L_reg/L_2aa3214f_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.824     8.103    L_reg/L_2aa3214f_remainder0_carry_i_26_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.326     8.429 f  L_reg/L_2aa3214f_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.784     9.212    L_reg/L_2aa3214f_remainder0_carry_i_13_n_0
    SLICE_X37Y73         LUT2 (Prop_lut2_I0_O)        0.150     9.362 f  L_reg/L_2aa3214f_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.266     9.628    L_reg/L_2aa3214f_remainder0_carry_i_15_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.332     9.960 r  L_reg/L_2aa3214f_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.199    11.159    L_reg/L_2aa3214f_remainder0_carry_i_8_n_0
    SLICE_X38Y76         LUT2 (Prop_lut2_I0_O)        0.148    11.307 r  L_reg/L_2aa3214f_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.565    11.872    aseg_driver/decimal_renderer/DI[2]
    SLICE_X36Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    12.461 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.461    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.575 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.575    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry__0_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.909 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.155    14.064    L_reg/L_2aa3214f_remainder0[9]
    SLICE_X33Y75         LUT5 (Prop_lut5_I1_O)        0.303    14.367 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.891    15.259    L_reg/i__carry__1_i_10_n_0
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.124    15.383 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.835    16.218    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.124    16.342 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.840    17.181    L_reg/i__carry_i_16__0_n_0
    SLICE_X32Y73         LUT3 (Prop_lut3_I0_O)        0.152    17.333 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.711    18.045    L_reg/i__carry_i_20__0_n_0
    SLICE_X32Y73         LUT3 (Prop_lut3_I1_O)        0.360    18.405 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.769    19.173    L_reg/i__carry_i_11_n_0
    SLICE_X32Y71         LUT2 (Prop_lut2_I1_O)        0.326    19.499 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    19.970    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X33Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.477 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.477    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.591 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.591    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.925 f  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.954    21.879    L_reg/L_2aa3214f_remainder0_inferred__1/i__carry__2[1]
    SLICE_X31Y72         LUT5 (Prop_lut5_I4_O)        0.303    22.182 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.264    22.447    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y72         LUT5 (Prop_lut5_I0_O)        0.124    22.571 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.913    23.484    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.124    23.608 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.833    24.440    L_reg/i__carry_i_13_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.564 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.952    25.516    L_reg/i__carry_i_24_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124    25.640 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.818    26.458    L_reg/i__carry_i_13_n_0
    SLICE_X31Y69         LUT3 (Prop_lut3_I1_O)        0.152    26.610 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.653    27.263    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y69         LUT5 (Prop_lut5_I0_O)        0.326    27.589 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.589    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.122 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.122    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.239 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.239    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.554 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.644    29.198    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y71         LUT6 (Prop_lut6_I0_O)        0.307    29.505 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    29.909    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I1_O)        0.124    30.033 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.017    31.049    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I1_O)        0.124    31.173 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.299    31.472    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I5_O)        0.124    31.596 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.177    32.774    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X34Y67         LUT4 (Prop_lut4_I3_O)        0.124    32.898 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.130    37.028    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.596 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.596    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.401ns  (logic 12.431ns (35.115%)  route 22.970ns (64.885%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=5 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.309     6.952    L_reg/M_sm_pbc[9]
    SLICE_X37Y70         LUT5 (Prop_lut5_I2_O)        0.124     7.076 f  L_reg/L_2aa3214f_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.862     7.938    L_reg/L_2aa3214f_remainder0_carry_i_24__0_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.062 f  L_reg/L_2aa3214f_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.826     8.888    L_reg/L_2aa3214f_remainder0_carry__1_i_7__0_n_0
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.152     9.040 f  L_reg/L_2aa3214f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.807     9.848    L_reg/L_2aa3214f_remainder0_carry_i_20__0_n_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.370    10.218 r  L_reg/L_2aa3214f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.821    11.039    L_reg/L_2aa3214f_remainder0_carry_i_10__0_n_0
    SLICE_X39Y68         LUT4 (Prop_lut4_I1_O)        0.328    11.367 r  L_reg/L_2aa3214f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.367    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.917 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.917    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.139 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.829    12.967    L_reg/L_2aa3214f_remainder0_1[4]
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.327    13.294 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.651    14.946    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I4_O)        0.332    15.278 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.406    15.684    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X37Y67         LUT5 (Prop_lut5_I3_O)        0.119    15.803 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.700    16.503    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X37Y67         LUT5 (Prop_lut5_I4_O)        0.360    16.863 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.577    17.440    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.352    17.792 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.915    18.707    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y69         LUT2 (Prop_lut2_I1_O)        0.355    19.062 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.495    19.558    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X38Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    20.281 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.281    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.398 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.398    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.721 f  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.091    21.812    L_reg/L_2aa3214f_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X38Y66         LUT5 (Prop_lut5_I4_O)        0.306    22.118 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.161    22.279    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y66         LUT5 (Prop_lut5_I0_O)        0.124    22.403 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.484    23.887    L_reg/i__carry_i_14__0_0
    SLICE_X34Y64         LUT3 (Prop_lut3_I0_O)        0.150    24.037 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.467    24.503    L_reg/i__carry_i_25__1_n_0
    SLICE_X34Y64         LUT6 (Prop_lut6_I0_O)        0.328    24.831 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.668    25.499    L_reg/i__carry_i_20__1_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.623 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.959    26.583    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.152    26.735 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.437    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y64         LUT5 (Prop_lut5_I0_O)        0.326    27.763 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.763    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.313 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.313    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.427 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.427    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.541 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.541    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.763 f  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.812    29.575    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.299    29.874 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.307    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.431 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.041    31.472    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I2_O)        0.124    31.596 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.821    32.416    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.124    32.540 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.182    33.723    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X38Y61         LUT4 (Prop_lut4_I0_O)        0.153    33.876 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.950    36.825    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    40.526 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.526    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.280ns  (logic 12.215ns (34.623%)  route 23.065ns (65.377%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.309     6.952    L_reg/M_sm_pbc[9]
    SLICE_X37Y70         LUT5 (Prop_lut5_I2_O)        0.124     7.076 f  L_reg/L_2aa3214f_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.862     7.938    L_reg/L_2aa3214f_remainder0_carry_i_24__0_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.062 f  L_reg/L_2aa3214f_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.826     8.888    L_reg/L_2aa3214f_remainder0_carry__1_i_7__0_n_0
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.152     9.040 f  L_reg/L_2aa3214f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.807     9.848    L_reg/L_2aa3214f_remainder0_carry_i_20__0_n_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.370    10.218 r  L_reg/L_2aa3214f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.821    11.039    L_reg/L_2aa3214f_remainder0_carry_i_10__0_n_0
    SLICE_X39Y68         LUT4 (Prop_lut4_I1_O)        0.328    11.367 r  L_reg/L_2aa3214f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.367    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.917 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.917    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.139 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.829    12.967    L_reg/L_2aa3214f_remainder0_1[4]
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.327    13.294 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.651    14.946    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I4_O)        0.332    15.278 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.406    15.684    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X37Y67         LUT5 (Prop_lut5_I3_O)        0.119    15.803 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.700    16.503    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X37Y67         LUT5 (Prop_lut5_I4_O)        0.360    16.863 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.577    17.440    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.352    17.792 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.915    18.707    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y69         LUT2 (Prop_lut2_I1_O)        0.355    19.062 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.495    19.558    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X38Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    20.281 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.281    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.398 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.398    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.721 f  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.091    21.812    L_reg/L_2aa3214f_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X38Y66         LUT5 (Prop_lut5_I4_O)        0.306    22.118 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.161    22.279    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y66         LUT5 (Prop_lut5_I0_O)        0.124    22.403 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.484    23.887    L_reg/i__carry_i_14__0_0
    SLICE_X34Y64         LUT3 (Prop_lut3_I0_O)        0.150    24.037 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.467    24.503    L_reg/i__carry_i_25__1_n_0
    SLICE_X34Y64         LUT6 (Prop_lut6_I0_O)        0.328    24.831 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.668    25.499    L_reg/i__carry_i_20__1_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.623 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.959    26.583    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.152    26.735 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.437    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y64         LUT5 (Prop_lut5_I0_O)        0.326    27.763 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.763    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.313 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.313    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.427 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.427    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.541 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.541    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.763 f  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.812    29.575    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.299    29.874 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.307    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.431 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.036    31.466    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.124    31.590 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.886    32.476    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.124    32.600 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.340    33.940    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y61         LUT4 (Prop_lut4_I0_O)        0.124    34.064 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.827    36.891    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    40.405 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.405    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.215ns  (logic 12.211ns (34.675%)  route 23.004ns (65.325%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=1 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.309     6.952    L_reg/M_sm_pbc[9]
    SLICE_X37Y70         LUT5 (Prop_lut5_I2_O)        0.124     7.076 f  L_reg/L_2aa3214f_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.862     7.938    L_reg/L_2aa3214f_remainder0_carry_i_24__0_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.062 f  L_reg/L_2aa3214f_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.826     8.888    L_reg/L_2aa3214f_remainder0_carry__1_i_7__0_n_0
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.152     9.040 f  L_reg/L_2aa3214f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.807     9.848    L_reg/L_2aa3214f_remainder0_carry_i_20__0_n_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.370    10.218 r  L_reg/L_2aa3214f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.821    11.039    L_reg/L_2aa3214f_remainder0_carry_i_10__0_n_0
    SLICE_X39Y68         LUT4 (Prop_lut4_I1_O)        0.328    11.367 r  L_reg/L_2aa3214f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.367    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.917 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.917    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.139 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.829    12.967    L_reg/L_2aa3214f_remainder0_1[4]
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.327    13.294 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.651    14.946    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I4_O)        0.332    15.278 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.406    15.684    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X37Y67         LUT5 (Prop_lut5_I3_O)        0.119    15.803 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.700    16.503    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X37Y67         LUT5 (Prop_lut5_I4_O)        0.360    16.863 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.577    17.440    L_reg/i__carry_i_19__1_n_0
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.352    17.792 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.915    18.707    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y69         LUT2 (Prop_lut2_I1_O)        0.355    19.062 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.495    19.558    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X38Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    20.281 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.281    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.398 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.398    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.721 f  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.091    21.812    L_reg/L_2aa3214f_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X38Y66         LUT5 (Prop_lut5_I4_O)        0.306    22.118 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.161    22.279    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y66         LUT5 (Prop_lut5_I0_O)        0.124    22.403 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.484    23.887    L_reg/i__carry_i_14__0_0
    SLICE_X34Y64         LUT3 (Prop_lut3_I0_O)        0.150    24.037 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.467    24.503    L_reg/i__carry_i_25__1_n_0
    SLICE_X34Y64         LUT6 (Prop_lut6_I0_O)        0.328    24.831 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.668    25.499    L_reg/i__carry_i_20__1_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.623 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.959    26.583    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.152    26.735 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.437    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y64         LUT5 (Prop_lut5_I0_O)        0.326    27.763 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.763    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.313 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.313    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.427 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.427    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.541 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.541    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.763 r  bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.812    29.575    bseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.299    29.874 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.307    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.431 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.041    31.472    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I2_O)        0.124    31.596 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.821    32.416    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.124    32.540 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.201    33.742    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.124    33.866 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.965    36.830    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.340 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.340    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.194ns  (logic 11.818ns (33.579%)  route 23.376ns (66.421%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=3 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X39Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.546     7.127    L_reg/M_sm_pac[9]
    SLICE_X39Y76         LUT2 (Prop_lut2_I1_O)        0.152     7.279 r  L_reg/L_2aa3214f_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.824     8.103    L_reg/L_2aa3214f_remainder0_carry_i_26_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.326     8.429 f  L_reg/L_2aa3214f_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.784     9.212    L_reg/L_2aa3214f_remainder0_carry_i_13_n_0
    SLICE_X37Y73         LUT2 (Prop_lut2_I0_O)        0.150     9.362 f  L_reg/L_2aa3214f_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.266     9.628    L_reg/L_2aa3214f_remainder0_carry_i_15_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.332     9.960 r  L_reg/L_2aa3214f_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.199    11.159    L_reg/L_2aa3214f_remainder0_carry_i_8_n_0
    SLICE_X38Y76         LUT2 (Prop_lut2_I0_O)        0.148    11.307 r  L_reg/L_2aa3214f_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.565    11.872    aseg_driver/decimal_renderer/DI[2]
    SLICE_X36Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    12.461 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.461    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.575 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.575    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry__0_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.909 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.155    14.064    L_reg/L_2aa3214f_remainder0[9]
    SLICE_X33Y75         LUT5 (Prop_lut5_I1_O)        0.303    14.367 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.891    15.259    L_reg/i__carry__1_i_10_n_0
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.124    15.383 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.835    16.218    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.124    16.342 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.840    17.181    L_reg/i__carry_i_16__0_n_0
    SLICE_X32Y73         LUT3 (Prop_lut3_I0_O)        0.152    17.333 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.711    18.045    L_reg/i__carry_i_20__0_n_0
    SLICE_X32Y73         LUT3 (Prop_lut3_I1_O)        0.360    18.405 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.769    19.173    L_reg/i__carry_i_11_n_0
    SLICE_X32Y71         LUT2 (Prop_lut2_I1_O)        0.326    19.499 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    19.970    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X33Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.477 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.477    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.591 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.591    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.925 f  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.954    21.879    L_reg/L_2aa3214f_remainder0_inferred__1/i__carry__2[1]
    SLICE_X31Y72         LUT5 (Prop_lut5_I4_O)        0.303    22.182 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.264    22.447    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y72         LUT5 (Prop_lut5_I0_O)        0.124    22.571 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.913    23.484    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.124    23.608 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.833    24.440    L_reg/i__carry_i_13_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.564 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.952    25.516    L_reg/i__carry_i_24_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124    25.640 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.818    26.458    L_reg/i__carry_i_13_n_0
    SLICE_X31Y69         LUT3 (Prop_lut3_I1_O)        0.152    26.610 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.653    27.263    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y69         LUT5 (Prop_lut5_I0_O)        0.326    27.589 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.589    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.122 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.122    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.239 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.239    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.554 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.644    29.198    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y71         LUT6 (Prop_lut6_I0_O)        0.307    29.505 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    29.909    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I1_O)        0.124    30.033 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.017    31.049    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I1_O)        0.124    31.173 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.299    31.472    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I5_O)        0.124    31.596 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.177    32.774    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X34Y67         LUT4 (Prop_lut4_I3_O)        0.152    32.926 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.593    36.519    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.800    40.319 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.319    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.979ns  (logic 11.563ns (33.058%)  route 23.416ns (66.942%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=4 LUT4=1 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X39Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.546     7.127    L_reg/M_sm_pac[9]
    SLICE_X39Y76         LUT2 (Prop_lut2_I1_O)        0.152     7.279 r  L_reg/L_2aa3214f_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.824     8.103    L_reg/L_2aa3214f_remainder0_carry_i_26_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.326     8.429 f  L_reg/L_2aa3214f_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.784     9.212    L_reg/L_2aa3214f_remainder0_carry_i_13_n_0
    SLICE_X37Y73         LUT2 (Prop_lut2_I0_O)        0.150     9.362 f  L_reg/L_2aa3214f_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.266     9.628    L_reg/L_2aa3214f_remainder0_carry_i_15_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.332     9.960 r  L_reg/L_2aa3214f_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.199    11.159    L_reg/L_2aa3214f_remainder0_carry_i_8_n_0
    SLICE_X38Y76         LUT2 (Prop_lut2_I0_O)        0.148    11.307 r  L_reg/L_2aa3214f_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.565    11.872    aseg_driver/decimal_renderer/DI[2]
    SLICE_X36Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    12.461 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.461    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.575 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.575    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry__0_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.909 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.155    14.064    L_reg/L_2aa3214f_remainder0[9]
    SLICE_X33Y75         LUT5 (Prop_lut5_I1_O)        0.303    14.367 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.891    15.259    L_reg/i__carry__1_i_10_n_0
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.124    15.383 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.835    16.218    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.124    16.342 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.840    17.181    L_reg/i__carry_i_16__0_n_0
    SLICE_X32Y73         LUT3 (Prop_lut3_I0_O)        0.152    17.333 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.711    18.045    L_reg/i__carry_i_20__0_n_0
    SLICE_X32Y73         LUT3 (Prop_lut3_I1_O)        0.360    18.405 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.769    19.173    L_reg/i__carry_i_11_n_0
    SLICE_X32Y71         LUT2 (Prop_lut2_I1_O)        0.326    19.499 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    19.970    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X33Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.477 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.477    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.591 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.591    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.925 f  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.954    21.879    L_reg/L_2aa3214f_remainder0_inferred__1/i__carry__2[1]
    SLICE_X31Y72         LUT5 (Prop_lut5_I4_O)        0.303    22.182 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.264    22.447    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y72         LUT5 (Prop_lut5_I0_O)        0.124    22.571 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.913    23.484    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.124    23.608 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.833    24.440    L_reg/i__carry_i_13_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.564 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.952    25.516    L_reg/i__carry_i_24_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124    25.640 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.818    26.458    L_reg/i__carry_i_13_n_0
    SLICE_X31Y69         LUT3 (Prop_lut3_I1_O)        0.152    26.610 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.653    27.263    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y69         LUT5 (Prop_lut5_I0_O)        0.326    27.589 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.589    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.122 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.122    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.239 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.239    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.554 r  aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.644    29.198    aseg_driver/decimal_renderer/L_2aa3214f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y71         LUT6 (Prop_lut6_I0_O)        0.307    29.505 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    29.909    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I1_O)        0.124    30.033 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.301    30.334    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I2_O)        0.124    30.458 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.808    31.266    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y69         LUT6 (Prop_lut6_I5_O)        0.124    31.390 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.007    32.396    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X34Y67         LUT3 (Prop_lut3_I0_O)        0.124    32.520 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.010    36.531    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.104 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.104    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.373ns (77.360%)  route 0.402ns (22.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.677 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.402     2.079    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.311 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.311    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2014893053[1].cond_butt_sel_desel/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.415ns (75.050%)  route 0.471ns (24.950%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.593     1.537    forLoop_idx_0_2014893053[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_2014893053[1].cond_butt_sel_desel/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_2014893053[1].cond_butt_sel_desel/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.132     1.810    forLoop_idx_0_2014893053[1].cond_butt_sel_desel/D_ctr_q_reg[3]
    SLICE_X64Y56         LUT6 (Prop_lut6_I3_O)        0.045     1.855 r  forLoop_idx_0_2014893053[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=13, routed)          0.338     2.193    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.423 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.423    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_49019093[0].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 1.412ns (71.690%)  route 0.557ns (28.310%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.589     1.533    forLoop_idx_0_49019093[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  forLoop_idx_0_49019093[0].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_49019093[0].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.219     1.893    forLoop_idx_0_49019093[0].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X62Y66         LUT6 (Prop_lut6_I4_O)        0.045     1.938 r  forLoop_idx_0_49019093[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=15, routed)          0.338     2.276    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.502 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.502    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_49019093[3].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.409ns (68.878%)  route 0.637ns (31.122%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.592     1.536    forLoop_idx_0_49019093[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_49019093[3].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_49019093[3].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.224     1.901    forLoop_idx_0_49019093[3].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.946 r  forLoop_idx_0_49019093[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=16, routed)          0.413     2.359    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.582 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.582    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2014893053[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.444ns (69.427%)  route 0.636ns (30.573%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.591     1.535    forLoop_idx_0_2014893053[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_2014893053[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  forLoop_idx_0_2014893053[0].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.217     1.915    forLoop_idx_0_2014893053[0].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.960 r  forLoop_idx_0_2014893053[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=20, routed)          0.419     2.379    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.614 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.614    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_49019093[1].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.413ns (67.371%)  route 0.684ns (32.629%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.588     1.532    forLoop_idx_0_49019093[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y65         FDRE                                         r  forLoop_idx_0_49019093[1].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  forLoop_idx_0_49019093[1].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.214     1.887    forLoop_idx_0_49019093[1].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X60Y66         LUT6 (Prop_lut6_I4_O)        0.045     1.932 r  forLoop_idx_0_49019093[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=18, routed)          0.470     2.402    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.628 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.628    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.350ns (61.439%)  route 0.847ns (38.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.847     2.493    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.701 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.701    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.383ns (62.611%)  route 0.826ns (37.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X44Y56         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.826     2.473    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.714 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.714    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.396ns (60.060%)  route 0.928ns (39.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.928     2.597    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.829 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.829    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.484ns (63.731%)  route 0.844ns (36.269%))
  Logic Levels:           3  (LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.592     1.536    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  cond_butt_next_play/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.214     1.914    cond_butt_next_play/D_ctr_q_reg[2]
    SLICE_X62Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.959 f  cond_butt_next_play/D_ctr_q[0]_i_2/O
                         net (fo=19, routed)          0.288     2.247    cond_butt_next_play/sel
    SLICE_X60Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.292 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.343     2.634    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.864 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.864    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_49019093[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.349ns  (logic 1.502ns (28.087%)  route 3.846ns (71.913%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.846     5.349    forLoop_idx_0_49019093[0].cond_butt_dirs/sync/D[0]
    SLICE_X64Y65         FDRE                                         r  forLoop_idx_0_49019093[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.503     4.907    forLoop_idx_0_49019093[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  forLoop_idx_0_49019093[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_49019093[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 1.500ns (28.580%)  route 3.748ns (71.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.748     5.248    forLoop_idx_0_49019093[1].cond_butt_dirs/sync/D[0]
    SLICE_X60Y69         FDRE                                         r  forLoop_idx_0_49019093[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.497     4.901    forLoop_idx_0_49019093[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y69         FDRE                                         r  forLoop_idx_0_49019093[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_49019093[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.923ns  (logic 1.490ns (30.258%)  route 3.434ns (69.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.434     4.923    forLoop_idx_0_49019093[2].cond_butt_dirs/sync/D[0]
    SLICE_X60Y54         FDRE                                         r  forLoop_idx_0_49019093[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.508     4.912    forLoop_idx_0_49019093[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  forLoop_idx_0_49019093[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_49019093[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.913ns  (logic 1.488ns (30.280%)  route 3.425ns (69.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.425     4.913    forLoop_idx_0_49019093[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y54         FDRE                                         r  forLoop_idx_0_49019093[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.508     4.912    forLoop_idx_0_49019093[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  forLoop_idx_0_49019093[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.800ns  (logic 1.496ns (39.357%)  route 2.304ns (60.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.304     3.800    reset_cond/AS[0]
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.800ns  (logic 1.496ns (39.357%)  route 2.304ns (60.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.304     3.800    reset_cond/AS[0]
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.800ns  (logic 1.496ns (39.357%)  route 2.304ns (60.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.304     3.800    reset_cond/AS[0]
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.800ns  (logic 1.496ns (39.357%)  route 2.304ns (60.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.304     3.800    reset_cond/AS[0]
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.796ns  (logic 1.496ns (39.402%)  route 2.300ns (60.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.300     3.796    reset_cond/AS[0]
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.291ns  (logic 1.493ns (45.383%)  route 1.797ns (54.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.797     3.291    cond_butt_next_play/sync/D[0]
    SLICE_X63Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.505     4.909    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2014893053[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.230ns (37.882%)  route 0.377ns (62.118%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.377     0.607    forLoop_idx_0_2014893053[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_2014893053[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.861     2.051    forLoop_idx_0_2014893053[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  forLoop_idx_0_2014893053[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2014893053[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.236ns (38.714%)  route 0.373ns (61.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.373     0.609    forLoop_idx_0_2014893053[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y65         FDRE                                         r  forLoop_idx_0_2014893053[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.857     2.047    forLoop_idx_0_2014893053[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  forLoop_idx_0_2014893053[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.261ns (26.257%)  route 0.733ns (73.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.733     0.994    cond_butt_next_play/sync/D[0]
    SLICE_X63Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.859     2.049    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.263ns (21.659%)  route 0.952ns (78.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.952     1.215    reset_cond/AS[0]
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.263ns (21.582%)  route 0.956ns (78.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.956     1.220    reset_cond/AS[0]
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.263ns (21.582%)  route 0.956ns (78.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.956     1.220    reset_cond/AS[0]
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.263ns (21.582%)  route 0.956ns (78.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.956     1.220    reset_cond/AS[0]
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.263ns (21.582%)  route 0.956ns (78.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.956     1.220    reset_cond/AS[0]
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_49019093[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.840ns  (logic 0.257ns (13.991%)  route 1.583ns (86.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.583     1.840    forLoop_idx_0_49019093[2].cond_butt_dirs/sync/D[0]
    SLICE_X60Y54         FDRE                                         r  forLoop_idx_0_49019093[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.861     2.051    forLoop_idx_0_49019093[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  forLoop_idx_0_49019093[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_49019093[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.848ns  (logic 0.255ns (13.812%)  route 1.593ns (86.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.593     1.848    forLoop_idx_0_49019093[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y54         FDRE                                         r  forLoop_idx_0_49019093[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.861     2.051    forLoop_idx_0_49019093[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  forLoop_idx_0_49019093[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





