# vsim -c sim_risc16 -l sim_risc16.log -wlf sim_risc16.wlf -do "add wave -r /sim_risc16/risc16_inst/* /sim_risc16/mem; run -all" 
# Start time: 07:08:02 on Dec 27,2020
# Loading sv_std.std
# Loading work.sim_risc16
# Loading work.risc16_sv_unit
# Loading work.risc16
# Loading work.alu16
# Loading work.reg_file
# add wave -r /sim_risc16/risc16_inst/* /sim_risc16/mem
# (vsim-4077) Logging very large object: /sim_risc16/mem
#  run -all
# ==== clock: 0 state: IF ====
#  pc:0000 ir:0000000000000000 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:0000 sbus2:0002 dbus:0002 addr:0000 din:3602 dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 1 state: RF ====
#  pc:0002 ir:0011011000000010 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 2 state: EX ====
#  pc:0002 ir:0011011000000010 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:0000 sbus2:0002 dbus:0200 addr:0000 din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 3 state: IF ====
#  pc:0002 ir:0011011000000010 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:0002 sbus2:0002 dbus:0004 addr:0002 din:3701 dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0000
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 4 state: RF ====
#  pc:0004 ir:0011011100000001 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0000
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 5 state: EX ====
#  pc:0004 ir:0011011100000001 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:0000 sbus2:0001 dbus:0100 addr:0000 din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0000
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 6 state: IF ====
#  pc:0004 ir:0011011100000001 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:0004 sbus2:0002 dbus:0006 addr:0004 din:5f10 dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0100
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 7 state: RF ====
#  pc:0006 ir:0101111100010000 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0100
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 8 state: EX ====
#  pc:0006 ir:0101111100010000 treg1:0100 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:0100 sbus2:0010 dbus:0110 addr:0000 din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0100
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 9 state: IF ====
#  pc:0006 ir:0101111100010000 treg1:0100 treg2:0000 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:0006 sbus2:0002 dbus:0008 addr:0006 din:3501 dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 10 state: RF ====
#  pc:0008 ir:0011010100000001 treg1:0100 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 11 state: EX ====
#  pc:0008 ir:0011010100000001 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:0000 sbus2:0001 dbus:0100 addr:0000 din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 12 state: IF ====
#  pc:0008 ir:0011010100000001 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:0008 sbus2:0002 dbus:000a addr:0008 din:00b1 dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0100 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 13 state: RF ====
#  pc:000a ir:0000000010110001 treg1:0000 treg2:0000 rdr:0000 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0100 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 14 state: EX ====
#  pc:000a ir:0000000010110001 treg1:0000 treg2:0100 rdr:0000 wdr:0000 oe:1 we:0
#  sbus1:0000 sbus2:ffb1 dbus:0000 addr:0100 din:00ab dout:xxxx led:000000
#  regs: 0000 0000 0000 0000 0000 0100 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 15 state: WB ====
#  pc:000a ir:0000000010110001 treg1:0000 treg2:0100 rdr:00ab wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:00ab dbus:00ab addr:0100 din:xxxx dout:0000 led:000000
#  regs: 0000 0000 0000 0000 0000 0100 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 16 state: IF ====
#  pc:000a ir:0000000010110001 treg1:0000 treg2:0100 rdr:00ab wdr:0000 oe:1 we:0
#  sbus1:000a sbus2:0002 dbus:000c addr:000a din:2502 dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 0000 0100 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 17 state: RF ====
#  pc:000c ir:0010010100000010 treg1:0000 treg2:0100 rdr:00ab wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 0000 0100 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 18 state: EX ====
#  pc:000c ir:0010010100000010 treg1:0100 treg2:00ab rdr:00ab wdr:0000 oe:0 we:0
#  sbus1:0100 sbus2:0002 dbus:0102 addr:00ab din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 0000 0100 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 19 state: IF ====
#  pc:000c ir:0010010100000010 treg1:0100 treg2:00ab rdr:00ab wdr:0000 oe:1 we:0
#  sbus1:000c sbus2:0002 dbus:000e addr:000c din:04e1 dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 0000 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 20 state: RF ====
#  pc:000e ir:0000010011100001 treg1:0100 treg2:00ab rdr:00ab wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 0000 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 21 state: EX ====
#  pc:000e ir:0000010011100001 treg1:0000 treg2:0110 rdr:00ab wdr:0000 oe:0 we:0
#  sbus1:0000 sbus2:0110 dbus:0110 addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 0000 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 22 state: IF ====
#  pc:000e ir:0000010011100001 treg1:0000 treg2:0110 rdr:00ab wdr:0000 oe:1 we:0
#  sbus1:000e sbus2:0002 dbus:0010 addr:000e din:04a5 dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 0110 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 23 state: RF ====
#  pc:0010 ir:0000010010100101 treg1:0000 treg2:0110 rdr:00ab wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 0110 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 24 state: EX ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:0102 rdr:00ab wdr:0000 oe:0 we:0
#  sbus1:0110 sbus2:0102 dbus:000e addr:0102 din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 0110 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 25 state: IF ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:0102 rdr:00ab wdr:0000 oe:1 we:0
#  sbus1:0010 sbus2:0002 dbus:0012 addr:0010 din:8c0c dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 26 state: RF ====
#  pc:0012 ir:1000110000001100 treg1:0110 treg2:0102 rdr:00ab wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 27 state: EX ====
#  pc:0012 ir:1000110000001100 treg1:000e treg2:00ab rdr:00ab wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:000c dbus:001e addr:00ab din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 28 state: IF ====
#  pc:0012 ir:1000110000001100 treg1:000e treg2:00ab rdr:00ab wdr:0000 oe:1 we:0
#  sbus1:0012 sbus2:0002 dbus:0014 addr:0012 din:02b1 dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 29 state: RF ====
#  pc:0014 ir:0000001010110001 treg1:000e treg2:00ab rdr:00ab wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 30 state: EX ====
#  pc:0014 ir:0000001010110001 treg1:0000 treg2:0102 rdr:00ab wdr:0000 oe:1 we:0
#  sbus1:0000 sbus2:ffb1 dbus:0000 addr:0102 din:00ff dout:xxxx led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 31 state: WB ====
#  pc:0014 ir:0000001010110001 treg1:0000 treg2:0102 rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:00ff dbus:00ff addr:0102 din:xxxx dout:0000 led:000000
#  regs: 00ab 0000 0000 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 32 state: IF ====
#  pc:0014 ir:0000001010110001 treg1:0000 treg2:0102 rdr:00ff wdr:0000 oe:1 we:0
#  sbus1:0014 sbus2:0002 dbus:0016 addr:0014 din:0141 dout:xxxx led:000000
#  regs: 00ab 0000 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 33 state: RF ====
#  pc:0016 ir:0000000101000001 treg1:0000 treg2:0102 rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 34 state: EX ====
#  pc:0016 ir:0000000101000001 treg1:0000 treg2:00ff rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:0000 sbus2:00ff dbus:00ff addr:00ff din:xxxx dout:xxxx led:000000
#  regs: 00ab 0000 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 35 state: IF ====
#  pc:0016 ir:0000000101000001 treg1:0000 treg2:00ff rdr:00ff wdr:0000 oe:1 we:0
#  sbus1:0016 sbus2:0002 dbus:0018 addr:0016 din:0105 dout:xxxx led:000000
#  regs: 00ab 00ff 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 36 state: RF ====
#  pc:0018 ir:0000000100000101 treg1:0000 treg2:00ff rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 00ff 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 37 state: EX ====
#  pc:0018 ir:0000000100000101 treg1:00ff treg2:00ab rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:00ff sbus2:00ab dbus:0054 addr:00ab din:xxxx dout:xxxx led:000000
#  regs: 00ab 00ff 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 38 state: IF ====
#  pc:0018 ir:0000000100000101 treg1:00ff treg2:00ab rdr:00ff wdr:0000 oe:1 we:0
#  sbus1:0018 sbus2:0002 dbus:001a addr:0018 din:9902 dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 39 state: RF ====
#  pc:001a ir:1001100100000010 treg1:00ff treg2:00ab rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 40 state: EX ====
#  pc:001a ir:1001100100000010 treg1:0054 treg2:00ab rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:001a sbus2:0002 dbus:001c addr:00ab din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 41 state: IF ====
#  pc:001c ir:1001100100000010 treg1:0054 treg2:00ab rdr:00ff wdr:0000 oe:1 we:0
#  sbus1:001c sbus2:0002 dbus:001e addr:001c din:c7ec dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 42 state: RF ====
#  pc:001e ir:1100011111101100 treg1:0054 treg2:00ab rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 43 state: EX ====
#  pc:001e ir:1100011111101100 treg1:0110 treg2:0110 rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:001e sbus2:ffec dbus:000a addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 44 state: IF ====
#  pc:000a ir:1100011111101100 treg1:0110 treg2:0110 rdr:00ff wdr:0000 oe:1 we:0
#  sbus1:000a sbus2:0002 dbus:000c addr:000a din:2502 dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 45 state: RF ====
#  pc:000c ir:0010010100000010 treg1:0110 treg2:0110 rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 46 state: EX ====
#  pc:000c ir:0010010100000010 treg1:0102 treg2:00ab rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:0102 sbus2:0002 dbus:0104 addr:00ab din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0102 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 47 state: IF ====
#  pc:000c ir:0010010100000010 treg1:0102 treg2:00ab rdr:00ff wdr:0000 oe:1 we:0
#  sbus1:000c sbus2:0002 dbus:000e addr:000c din:04e1 dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 48 state: RF ====
#  pc:000e ir:0000010011100001 treg1:0102 treg2:00ab rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 49 state: EX ====
#  pc:000e ir:0000010011100001 treg1:000e treg2:0110 rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:000e sbus2:0110 dbus:0110 addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000e 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 50 state: IF ====
#  pc:000e ir:0000010011100001 treg1:000e treg2:0110 rdr:00ff wdr:0000 oe:1 we:0
#  sbus1:000e sbus2:0002 dbus:0010 addr:000e din:04a5 dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 0110 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 51 state: RF ====
#  pc:0010 ir:0000010010100101 treg1:000e treg2:0110 rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 0110 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 52 state: EX ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:0104 rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:0110 sbus2:0104 dbus:000c addr:0104 din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 0110 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 53 state: IF ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:0104 rdr:00ff wdr:0000 oe:1 we:0
#  sbus1:0010 sbus2:0002 dbus:0012 addr:0010 din:8c0c dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 54 state: RF ====
#  pc:0012 ir:1000110000001100 treg1:0110 treg2:0104 rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 55 state: EX ====
#  pc:0012 ir:1000110000001100 treg1:000c treg2:00ab rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:000c dbus:001e addr:00ab din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 56 state: IF ====
#  pc:0012 ir:1000110000001100 treg1:000c treg2:00ab rdr:00ff wdr:0000 oe:1 we:0
#  sbus1:0012 sbus2:0002 dbus:0014 addr:0012 din:02b1 dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 57 state: RF ====
#  pc:0014 ir:0000001010110001 treg1:000c treg2:00ab rdr:00ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 58 state: EX ====
#  pc:0014 ir:0000001010110001 treg1:00ff treg2:0104 rdr:00ff wdr:0000 oe:1 we:0
#  sbus1:00ff sbus2:ffb1 dbus:00ff addr:0104 din:0014 dout:xxxx led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 59 state: WB ====
#  pc:0014 ir:0000001010110001 treg1:00ff treg2:0104 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:0014 dbus:0014 addr:0104 din:xxxx dout:0000 led:000000
#  regs: 00ab 0054 00ff 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 60 state: IF ====
#  pc:0014 ir:0000001010110001 treg1:00ff treg2:0104 rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:0014 sbus2:0002 dbus:0016 addr:0014 din:0141 dout:xxxx led:000000
#  regs: 00ab 0054 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 61 state: RF ====
#  pc:0016 ir:0000000101000001 treg1:00ff treg2:0104 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 62 state: EX ====
#  pc:0016 ir:0000000101000001 treg1:0054 treg2:0014 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:0054 sbus2:0014 dbus:0014 addr:0014 din:xxxx dout:xxxx led:000000
#  regs: 00ab 0054 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 63 state: IF ====
#  pc:0016 ir:0000000101000001 treg1:0054 treg2:0014 rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:0016 sbus2:0002 dbus:0018 addr:0016 din:0105 dout:xxxx led:000000
#  regs: 00ab 0014 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 64 state: RF ====
#  pc:0018 ir:0000000100000101 treg1:0054 treg2:0014 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab 0014 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 65 state: EX ====
#  pc:0018 ir:0000000100000101 treg1:0014 treg2:00ab rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:0014 sbus2:00ab dbus:ff69 addr:00ab din:xxxx dout:xxxx led:000000
#  regs: 00ab 0014 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 66 state: IF ====
#  pc:0018 ir:0000000100000101 treg1:0014 treg2:00ab rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:0018 sbus2:0002 dbus:001a addr:0018 din:9902 dout:xxxx led:000000
#  regs: 00ab ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 67 state: RF ====
#  pc:001a ir:1001100100000010 treg1:0014 treg2:00ab rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 68 state: EX ====
#  pc:001a ir:1001100100000010 treg1:ff69 treg2:00ab rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:001a sbus2:0002 dbus:001c addr:00ab din:xxxx dout:xxxx led:000000
#  regs: 00ab ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 69 state: IF ====
#  pc:001a ir:1001100100000010 treg1:ff69 treg2:00ab rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:001a sbus2:0002 dbus:001c addr:001a din:0041 dout:xxxx led:000000
#  regs: 00ab ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 70 state: RF ====
#  pc:001c ir:0000000001000001 treg1:ff69 treg2:00ab rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 00ab ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 71 state: EX ====
#  pc:001c ir:0000000001000001 treg1:00ab treg2:0014 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:00ab sbus2:0014 dbus:0014 addr:0014 din:xxxx dout:xxxx led:000000
#  regs: 00ab ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 72 state: IF ====
#  pc:001c ir:0000000001000001 treg1:00ab treg2:0014 rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:001c sbus2:0002 dbus:001e addr:001c din:c7ec dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 73 state: RF ====
#  pc:001e ir:1100011111101100 treg1:00ab treg2:0014 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 74 state: EX ====
#  pc:001e ir:1100011111101100 treg1:0110 treg2:0110 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:001e sbus2:ffec dbus:000a addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 75 state: IF ====
#  pc:000a ir:1100011111101100 treg1:0110 treg2:0110 rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:000a sbus2:0002 dbus:000c addr:000a din:2502 dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 76 state: RF ====
#  pc:000c ir:0010010100000010 treg1:0110 treg2:0110 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 77 state: EX ====
#  pc:000c ir:0010010100000010 treg1:0104 treg2:0014 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:0104 sbus2:0002 dbus:0106 addr:0014 din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000c 0104 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 78 state: IF ====
#  pc:000c ir:0010010100000010 treg1:0104 treg2:0014 rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:000c sbus2:0002 dbus:000e addr:000c din:04e1 dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000c 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 79 state: RF ====
#  pc:000e ir:0000010011100001 treg1:0104 treg2:0014 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000c 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 80 state: EX ====
#  pc:000e ir:0000010011100001 treg1:000c treg2:0110 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:000c sbus2:0110 dbus:0110 addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000c 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 81 state: IF ====
#  pc:000e ir:0000010011100001 treg1:000c treg2:0110 rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:000e sbus2:0002 dbus:0010 addr:000e din:04a5 dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 0110 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 82 state: RF ====
#  pc:0010 ir:0000010010100101 treg1:000c treg2:0110 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 0110 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 83 state: EX ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:0106 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:0110 sbus2:0106 dbus:000a addr:0106 din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 0110 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 84 state: IF ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:0106 rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:0010 sbus2:0002 dbus:0012 addr:0010 din:8c0c dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 85 state: RF ====
#  pc:0012 ir:1000110000001100 treg1:0110 treg2:0106 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 86 state: EX ====
#  pc:0012 ir:1000110000001100 treg1:000a treg2:0014 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:000c dbus:001e addr:0014 din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 87 state: IF ====
#  pc:0012 ir:1000110000001100 treg1:000a treg2:0014 rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:0012 sbus2:0002 dbus:0014 addr:0012 din:02b1 dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 88 state: RF ====
#  pc:0014 ir:0000001010110001 treg1:000a treg2:0014 rdr:0014 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 89 state: EX ====
#  pc:0014 ir:0000001010110001 treg1:0014 treg2:0106 rdr:0014 wdr:0000 oe:1 we:0
#  sbus1:0014 sbus2:ffb1 dbus:0014 addr:0106 din:05ff dout:xxxx led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 90 state: WB ====
#  pc:0014 ir:0000001010110001 treg1:0014 treg2:0106 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:05ff dbus:05ff addr:0106 din:xxxx dout:0000 led:000000
#  regs: 0014 ff69 0014 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 91 state: IF ====
#  pc:0014 ir:0000001010110001 treg1:0014 treg2:0106 rdr:05ff wdr:0000 oe:1 we:0
#  sbus1:0014 sbus2:0002 dbus:0016 addr:0014 din:0141 dout:xxxx led:000000
#  regs: 0014 ff69 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 92 state: RF ====
#  pc:0016 ir:0000000101000001 treg1:0014 treg2:0106 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 93 state: EX ====
#  pc:0016 ir:0000000101000001 treg1:ff69 treg2:05ff rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:ff69 sbus2:05ff dbus:05ff addr:05ff din:xxxx dout:xxxx led:000000
#  regs: 0014 ff69 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 94 state: IF ====
#  pc:0016 ir:0000000101000001 treg1:ff69 treg2:05ff rdr:05ff wdr:0000 oe:1 we:0
#  sbus1:0016 sbus2:0002 dbus:0018 addr:0016 din:0105 dout:xxxx led:000000
#  regs: 0014 05ff 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 95 state: RF ====
#  pc:0018 ir:0000000100000101 treg1:ff69 treg2:05ff rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 05ff 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 96 state: EX ====
#  pc:0018 ir:0000000100000101 treg1:05ff treg2:0014 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:05ff sbus2:0014 dbus:05eb addr:0014 din:xxxx dout:xxxx led:000000
#  regs: 0014 05ff 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 97 state: IF ====
#  pc:0018 ir:0000000100000101 treg1:05ff treg2:0014 rdr:05ff wdr:0000 oe:1 we:0
#  sbus1:0018 sbus2:0002 dbus:001a addr:0018 din:9902 dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 98 state: RF ====
#  pc:001a ir:1001100100000010 treg1:05ff treg2:0014 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 99 state: EX ====
#  pc:001a ir:1001100100000010 treg1:05eb treg2:0014 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:001a sbus2:0002 dbus:001c addr:0014 din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 100 state: IF ====
#  pc:001c ir:1001100100000010 treg1:05eb treg2:0014 rdr:05ff wdr:0000 oe:1 we:0
#  sbus1:001c sbus2:0002 dbus:001e addr:001c din:c7ec dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 101 state: RF ====
#  pc:001e ir:1100011111101100 treg1:05eb treg2:0014 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 102 state: EX ====
#  pc:001e ir:1100011111101100 treg1:0110 treg2:0110 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:001e sbus2:ffec dbus:000a addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 103 state: IF ====
#  pc:000a ir:1100011111101100 treg1:0110 treg2:0110 rdr:05ff wdr:0000 oe:1 we:0
#  sbus1:000a sbus2:0002 dbus:000c addr:000a din:2502 dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 104 state: RF ====
#  pc:000c ir:0010010100000010 treg1:0110 treg2:0110 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 105 state: EX ====
#  pc:000c ir:0010010100000010 treg1:0106 treg2:0014 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:0106 sbus2:0002 dbus:0108 addr:0014 din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0106 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 106 state: IF ====
#  pc:000c ir:0010010100000010 treg1:0106 treg2:0014 rdr:05ff wdr:0000 oe:1 we:0
#  sbus1:000c sbus2:0002 dbus:000e addr:000c din:04e1 dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 107 state: RF ====
#  pc:000e ir:0000010011100001 treg1:0106 treg2:0014 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 108 state: EX ====
#  pc:000e ir:0000010011100001 treg1:000a treg2:0110 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:000a sbus2:0110 dbus:0110 addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 000a 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 109 state: IF ====
#  pc:000e ir:0000010011100001 treg1:000a treg2:0110 rdr:05ff wdr:0000 oe:1 we:0
#  sbus1:000e sbus2:0002 dbus:0010 addr:000e din:04a5 dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 0110 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 110 state: RF ====
#  pc:0010 ir:0000010010100101 treg1:000a treg2:0110 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 0110 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 111 state: EX ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:0108 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:0110 sbus2:0108 dbus:0008 addr:0108 din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 0110 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 112 state: IF ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:0108 rdr:05ff wdr:0000 oe:1 we:0
#  sbus1:0010 sbus2:0002 dbus:0012 addr:0010 din:8c0c dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 113 state: RF ====
#  pc:0012 ir:1000110000001100 treg1:0110 treg2:0108 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 114 state: EX ====
#  pc:0012 ir:1000110000001100 treg1:0008 treg2:0014 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:000c dbus:001e addr:0014 din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 115 state: IF ====
#  pc:0012 ir:1000110000001100 treg1:0008 treg2:0014 rdr:05ff wdr:0000 oe:1 we:0
#  sbus1:0012 sbus2:0002 dbus:0014 addr:0012 din:02b1 dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 116 state: RF ====
#  pc:0014 ir:0000001010110001 treg1:0008 treg2:0014 rdr:05ff wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 117 state: EX ====
#  pc:0014 ir:0000001010110001 treg1:05ff treg2:0108 rdr:05ff wdr:0000 oe:1 we:0
#  sbus1:05ff sbus2:ffb1 dbus:05ff addr:0108 din:0012 dout:xxxx led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 118 state: WB ====
#  pc:0014 ir:0000001010110001 treg1:05ff treg2:0108 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:0012 dbus:0012 addr:0108 din:xxxx dout:0000 led:000000
#  regs: 0014 05eb 05ff 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 119 state: IF ====
#  pc:0014 ir:0000001010110001 treg1:05ff treg2:0108 rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:0014 sbus2:0002 dbus:0016 addr:0014 din:0141 dout:xxxx led:000000
#  regs: 0014 05eb 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 120 state: RF ====
#  pc:0016 ir:0000000101000001 treg1:05ff treg2:0108 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 121 state: EX ====
#  pc:0016 ir:0000000101000001 treg1:05eb treg2:0012 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:05eb sbus2:0012 dbus:0012 addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0014 05eb 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 122 state: IF ====
#  pc:0016 ir:0000000101000001 treg1:05eb treg2:0012 rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:0016 sbus2:0002 dbus:0018 addr:0016 din:0105 dout:xxxx led:000000
#  regs: 0014 0012 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 123 state: RF ====
#  pc:0018 ir:0000000100000101 treg1:05eb treg2:0012 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 0012 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 124 state: EX ====
#  pc:0018 ir:0000000100000101 treg1:0012 treg2:0014 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:0014 dbus:fffe addr:0014 din:xxxx dout:xxxx led:000000
#  regs: 0014 0012 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 125 state: IF ====
#  pc:0018 ir:0000000100000101 treg1:0012 treg2:0014 rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:0018 sbus2:0002 dbus:001a addr:0018 din:9902 dout:xxxx led:000000
#  regs: 0014 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 126 state: RF ====
#  pc:001a ir:1001100100000010 treg1:0012 treg2:0014 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 127 state: EX ====
#  pc:001a ir:1001100100000010 treg1:fffe treg2:0014 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:001a sbus2:0002 dbus:001c addr:0014 din:xxxx dout:xxxx led:000000
#  regs: 0014 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 128 state: IF ====
#  pc:001a ir:1001100100000010 treg1:fffe treg2:0014 rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:001a sbus2:0002 dbus:001c addr:001a din:0041 dout:xxxx led:000000
#  regs: 0014 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 129 state: RF ====
#  pc:001c ir:0000000001000001 treg1:fffe treg2:0014 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0014 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 130 state: EX ====
#  pc:001c ir:0000000001000001 treg1:0014 treg2:0012 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:0014 sbus2:0012 dbus:0012 addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0014 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 131 state: IF ====
#  pc:001c ir:0000000001000001 treg1:0014 treg2:0012 rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:001c sbus2:0002 dbus:001e addr:001c din:c7ec dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 132 state: RF ====
#  pc:001e ir:1100011111101100 treg1:0014 treg2:0012 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 133 state: EX ====
#  pc:001e ir:1100011111101100 treg1:0110 treg2:0110 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:001e sbus2:ffec dbus:000a addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 134 state: IF ====
#  pc:000a ir:1100011111101100 treg1:0110 treg2:0110 rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:000a sbus2:0002 dbus:000c addr:000a din:2502 dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 135 state: RF ====
#  pc:000c ir:0010010100000010 treg1:0110 treg2:0110 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 136 state: EX ====
#  pc:000c ir:0010010100000010 treg1:0108 treg2:0012 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:0108 sbus2:0002 dbus:010a addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0008 0108 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 137 state: IF ====
#  pc:000c ir:0010010100000010 treg1:0108 treg2:0012 rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:000c sbus2:0002 dbus:000e addr:000c din:04e1 dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0008 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 138 state: RF ====
#  pc:000e ir:0000010011100001 treg1:0108 treg2:0012 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0008 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 139 state: EX ====
#  pc:000e ir:0000010011100001 treg1:0008 treg2:0110 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:0008 sbus2:0110 dbus:0110 addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0008 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 140 state: IF ====
#  pc:000e ir:0000010011100001 treg1:0008 treg2:0110 rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:000e sbus2:0002 dbus:0010 addr:000e din:04a5 dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0110 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 141 state: RF ====
#  pc:0010 ir:0000010010100101 treg1:0008 treg2:0110 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0110 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 142 state: EX ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:010a rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:0110 sbus2:010a dbus:0006 addr:010a din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0110 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 143 state: IF ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:010a rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:0010 sbus2:0002 dbus:0012 addr:0010 din:8c0c dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 144 state: RF ====
#  pc:0012 ir:1000110000001100 treg1:0110 treg2:010a rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 145 state: EX ====
#  pc:0012 ir:1000110000001100 treg1:0006 treg2:0012 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:000c dbus:001e addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 146 state: IF ====
#  pc:0012 ir:1000110000001100 treg1:0006 treg2:0012 rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:0012 sbus2:0002 dbus:0014 addr:0012 din:02b1 dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 147 state: RF ====
#  pc:0014 ir:0000001010110001 treg1:0006 treg2:0012 rdr:0012 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 148 state: EX ====
#  pc:0014 ir:0000001010110001 treg1:0012 treg2:010a rdr:0012 wdr:0000 oe:1 we:0
#  sbus1:0012 sbus2:ffb1 dbus:0012 addr:010a din:0111 dout:xxxx led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 149 state: WB ====
#  pc:0014 ir:0000001010110001 treg1:0012 treg2:010a rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:0111 dbus:0111 addr:010a din:xxxx dout:0000 led:000000
#  regs: 0012 fffe 0012 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 150 state: IF ====
#  pc:0014 ir:0000001010110001 treg1:0012 treg2:010a rdr:0111 wdr:0000 oe:1 we:0
#  sbus1:0014 sbus2:0002 dbus:0016 addr:0014 din:0141 dout:xxxx led:000000
#  regs: 0012 fffe 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 151 state: RF ====
#  pc:0016 ir:0000000101000001 treg1:0012 treg2:010a rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 152 state: EX ====
#  pc:0016 ir:0000000101000001 treg1:fffe treg2:0111 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:fffe sbus2:0111 dbus:0111 addr:0111 din:xxxx dout:xxxx led:000000
#  regs: 0012 fffe 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 153 state: IF ====
#  pc:0016 ir:0000000101000001 treg1:fffe treg2:0111 rdr:0111 wdr:0000 oe:1 we:0
#  sbus1:0016 sbus2:0002 dbus:0018 addr:0016 din:0105 dout:xxxx led:000000
#  regs: 0012 0111 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 154 state: RF ====
#  pc:0018 ir:0000000100000101 treg1:fffe treg2:0111 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 155 state: EX ====
#  pc:0018 ir:0000000100000101 treg1:0111 treg2:0012 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:0111 sbus2:0012 dbus:00ff addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 156 state: IF ====
#  pc:0018 ir:0000000100000101 treg1:0111 treg2:0012 rdr:0111 wdr:0000 oe:1 we:0
#  sbus1:0018 sbus2:0002 dbus:001a addr:0018 din:9902 dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 157 state: RF ====
#  pc:001a ir:1001100100000010 treg1:0111 treg2:0012 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 158 state: EX ====
#  pc:001a ir:1001100100000010 treg1:00ff treg2:0012 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:001a sbus2:0002 dbus:001c addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 159 state: IF ====
#  pc:001c ir:1001100100000010 treg1:00ff treg2:0012 rdr:0111 wdr:0000 oe:1 we:0
#  sbus1:001c sbus2:0002 dbus:001e addr:001c din:c7ec dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 160 state: RF ====
#  pc:001e ir:1100011111101100 treg1:00ff treg2:0012 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 161 state: EX ====
#  pc:001e ir:1100011111101100 treg1:0110 treg2:0110 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:001e sbus2:ffec dbus:000a addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 162 state: IF ====
#  pc:000a ir:1100011111101100 treg1:0110 treg2:0110 rdr:0111 wdr:0000 oe:1 we:0
#  sbus1:000a sbus2:0002 dbus:000c addr:000a din:2502 dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 163 state: RF ====
#  pc:000c ir:0010010100000010 treg1:0110 treg2:0110 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 164 state: EX ====
#  pc:000c ir:0010010100000010 treg1:010a treg2:0012 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:010a sbus2:0002 dbus:010c addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010a 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 165 state: IF ====
#  pc:000c ir:0010010100000010 treg1:010a treg2:0012 rdr:0111 wdr:0000 oe:1 we:0
#  sbus1:000c sbus2:0002 dbus:000e addr:000c din:04e1 dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 166 state: RF ====
#  pc:000e ir:0000010011100001 treg1:010a treg2:0012 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 167 state: EX ====
#  pc:000e ir:0000010011100001 treg1:0006 treg2:0110 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:0006 sbus2:0110 dbus:0110 addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0006 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 168 state: IF ====
#  pc:000e ir:0000010011100001 treg1:0006 treg2:0110 rdr:0111 wdr:0000 oe:1 we:0
#  sbus1:000e sbus2:0002 dbus:0010 addr:000e din:04a5 dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0110 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 169 state: RF ====
#  pc:0010 ir:0000010010100101 treg1:0006 treg2:0110 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0110 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 170 state: EX ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:010c rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:0110 sbus2:010c dbus:0004 addr:010c din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0110 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 171 state: IF ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:010c rdr:0111 wdr:0000 oe:1 we:0
#  sbus1:0010 sbus2:0002 dbus:0012 addr:0010 din:8c0c dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 172 state: RF ====
#  pc:0012 ir:1000110000001100 treg1:0110 treg2:010c rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 173 state: EX ====
#  pc:0012 ir:1000110000001100 treg1:0004 treg2:0012 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:000c dbus:001e addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 174 state: IF ====
#  pc:0012 ir:1000110000001100 treg1:0004 treg2:0012 rdr:0111 wdr:0000 oe:1 we:0
#  sbus1:0012 sbus2:0002 dbus:0014 addr:0012 din:02b1 dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 175 state: RF ====
#  pc:0014 ir:0000001010110001 treg1:0004 treg2:0012 rdr:0111 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 176 state: EX ====
#  pc:0014 ir:0000001010110001 treg1:0111 treg2:010c rdr:0111 wdr:0000 oe:1 we:0
#  sbus1:0111 sbus2:ffb1 dbus:0111 addr:010c din:0123 dout:xxxx led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 177 state: WB ====
#  pc:0014 ir:0000001010110001 treg1:0111 treg2:010c rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:0123 dbus:0123 addr:010c din:xxxx dout:0000 led:000000
#  regs: 0012 00ff 0111 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 178 state: IF ====
#  pc:0014 ir:0000001010110001 treg1:0111 treg2:010c rdr:0123 wdr:0000 oe:1 we:0
#  sbus1:0014 sbus2:0002 dbus:0016 addr:0014 din:0141 dout:xxxx led:000000
#  regs: 0012 00ff 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 179 state: RF ====
#  pc:0016 ir:0000000101000001 treg1:0111 treg2:010c rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 180 state: EX ====
#  pc:0016 ir:0000000101000001 treg1:00ff treg2:0123 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:00ff sbus2:0123 dbus:0123 addr:0123 din:xxxx dout:xxxx led:000000
#  regs: 0012 00ff 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 181 state: IF ====
#  pc:0016 ir:0000000101000001 treg1:00ff treg2:0123 rdr:0123 wdr:0000 oe:1 we:0
#  sbus1:0016 sbus2:0002 dbus:0018 addr:0016 din:0105 dout:xxxx led:000000
#  regs: 0012 0123 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 182 state: RF ====
#  pc:0018 ir:0000000100000101 treg1:00ff treg2:0123 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 0123 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 183 state: EX ====
#  pc:0018 ir:0000000100000101 treg1:0123 treg2:0012 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:0123 sbus2:0012 dbus:0111 addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 0123 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 184 state: IF ====
#  pc:0018 ir:0000000100000101 treg1:0123 treg2:0012 rdr:0123 wdr:0000 oe:1 we:0
#  sbus1:0018 sbus2:0002 dbus:001a addr:0018 din:9902 dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 185 state: RF ====
#  pc:001a ir:1001100100000010 treg1:0123 treg2:0012 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 186 state: EX ====
#  pc:001a ir:1001100100000010 treg1:0111 treg2:0012 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:001a sbus2:0002 dbus:001c addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 187 state: IF ====
#  pc:001c ir:1001100100000010 treg1:0111 treg2:0012 rdr:0123 wdr:0000 oe:1 we:0
#  sbus1:001c sbus2:0002 dbus:001e addr:001c din:c7ec dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 188 state: RF ====
#  pc:001e ir:1100011111101100 treg1:0111 treg2:0012 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 189 state: EX ====
#  pc:001e ir:1100011111101100 treg1:0110 treg2:0110 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:001e sbus2:ffec dbus:000a addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 190 state: IF ====
#  pc:000a ir:1100011111101100 treg1:0110 treg2:0110 rdr:0123 wdr:0000 oe:1 we:0
#  sbus1:000a sbus2:0002 dbus:000c addr:000a din:2502 dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 191 state: RF ====
#  pc:000c ir:0010010100000010 treg1:0110 treg2:0110 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 192 state: EX ====
#  pc:000c ir:0010010100000010 treg1:010c treg2:0012 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:010c sbus2:0002 dbus:010e addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010c 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 193 state: IF ====
#  pc:000c ir:0010010100000010 treg1:010c treg2:0012 rdr:0123 wdr:0000 oe:1 we:0
#  sbus1:000c sbus2:0002 dbus:000e addr:000c din:04e1 dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 194 state: RF ====
#  pc:000e ir:0000010011100001 treg1:010c treg2:0012 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 195 state: EX ====
#  pc:000e ir:0000010011100001 treg1:0004 treg2:0110 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:0004 sbus2:0110 dbus:0110 addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0004 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 196 state: IF ====
#  pc:000e ir:0000010011100001 treg1:0004 treg2:0110 rdr:0123 wdr:0000 oe:1 we:0
#  sbus1:000e sbus2:0002 dbus:0010 addr:000e din:04a5 dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0110 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 197 state: RF ====
#  pc:0010 ir:0000010010100101 treg1:0004 treg2:0110 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0110 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 198 state: EX ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:010e rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:0110 sbus2:010e dbus:0002 addr:010e din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0110 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 199 state: IF ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:010e rdr:0123 wdr:0000 oe:1 we:0
#  sbus1:0010 sbus2:0002 dbus:0012 addr:0010 din:8c0c dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 200 state: RF ====
#  pc:0012 ir:1000110000001100 treg1:0110 treg2:010e rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 201 state: EX ====
#  pc:0012 ir:1000110000001100 treg1:0002 treg2:0012 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:000c dbus:001e addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 202 state: IF ====
#  pc:0012 ir:1000110000001100 treg1:0002 treg2:0012 rdr:0123 wdr:0000 oe:1 we:0
#  sbus1:0012 sbus2:0002 dbus:0014 addr:0012 din:02b1 dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 203 state: RF ====
#  pc:0014 ir:0000001010110001 treg1:0002 treg2:0012 rdr:0123 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 204 state: EX ====
#  pc:0014 ir:0000001010110001 treg1:0123 treg2:010e rdr:0123 wdr:0000 oe:1 we:0
#  sbus1:0123 sbus2:ffb1 dbus:0123 addr:010e din:1041 dout:xxxx led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 205 state: WB ====
#  pc:0014 ir:0000001010110001 treg1:0123 treg2:010e rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:1041 dbus:1041 addr:010e din:xxxx dout:0000 led:000000
#  regs: 0012 0111 0123 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 206 state: IF ====
#  pc:0014 ir:0000001010110001 treg1:0123 treg2:010e rdr:1041 wdr:0000 oe:1 we:0
#  sbus1:0014 sbus2:0002 dbus:0016 addr:0014 din:0141 dout:xxxx led:000000
#  regs: 0012 0111 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 207 state: RF ====
#  pc:0016 ir:0000000101000001 treg1:0123 treg2:010e rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 208 state: EX ====
#  pc:0016 ir:0000000101000001 treg1:0111 treg2:1041 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:0111 sbus2:1041 dbus:1041 addr:1041 din:xxxx dout:xxxx led:000000
#  regs: 0012 0111 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 209 state: IF ====
#  pc:0016 ir:0000000101000001 treg1:0111 treg2:1041 rdr:1041 wdr:0000 oe:1 we:0
#  sbus1:0016 sbus2:0002 dbus:0018 addr:0016 din:0105 dout:xxxx led:000000
#  regs: 0012 1041 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 210 state: RF ====
#  pc:0018 ir:0000000100000101 treg1:0111 treg2:1041 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 1041 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 211 state: EX ====
#  pc:0018 ir:0000000100000101 treg1:1041 treg2:0012 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:1041 sbus2:0012 dbus:102f addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 1041 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 212 state: IF ====
#  pc:0018 ir:0000000100000101 treg1:1041 treg2:0012 rdr:1041 wdr:0000 oe:1 we:0
#  sbus1:0018 sbus2:0002 dbus:001a addr:0018 din:9902 dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 213 state: RF ====
#  pc:001a ir:1001100100000010 treg1:1041 treg2:0012 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 214 state: EX ====
#  pc:001a ir:1001100100000010 treg1:102f treg2:0012 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:001a sbus2:0002 dbus:001c addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 215 state: IF ====
#  pc:001c ir:1001100100000010 treg1:102f treg2:0012 rdr:1041 wdr:0000 oe:1 we:0
#  sbus1:001c sbus2:0002 dbus:001e addr:001c din:c7ec dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 216 state: RF ====
#  pc:001e ir:1100011111101100 treg1:102f treg2:0012 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 217 state: EX ====
#  pc:001e ir:1100011111101100 treg1:0110 treg2:0110 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:001e sbus2:ffec dbus:000a addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 218 state: IF ====
#  pc:000a ir:1100011111101100 treg1:0110 treg2:0110 rdr:1041 wdr:0000 oe:1 we:0
#  sbus1:000a sbus2:0002 dbus:000c addr:000a din:2502 dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 219 state: RF ====
#  pc:000c ir:0010010100000010 treg1:0110 treg2:0110 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 220 state: EX ====
#  pc:000c ir:0010010100000010 treg1:010e treg2:0012 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:010e sbus2:0002 dbus:0110 addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 010e 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 221 state: IF ====
#  pc:000c ir:0010010100000010 treg1:010e treg2:0012 rdr:1041 wdr:0000 oe:1 we:0
#  sbus1:000c sbus2:0002 dbus:000e addr:000c din:04e1 dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 222 state: RF ====
#  pc:000e ir:0000010011100001 treg1:010e treg2:0012 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 223 state: EX ====
#  pc:000e ir:0000010011100001 treg1:0002 treg2:0110 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:0002 sbus2:0110 dbus:0110 addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0002 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 224 state: IF ====
#  pc:000e ir:0000010011100001 treg1:0002 treg2:0110 rdr:1041 wdr:0000 oe:1 we:0
#  sbus1:000e sbus2:0002 dbus:0010 addr:000e din:04a5 dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0110 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 225 state: RF ====
#  pc:0010 ir:0000010010100101 treg1:0002 treg2:0110 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0110 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 226 state: EX ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:0110 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:0110 sbus2:0110 dbus:0000 addr:0110 din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0110 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 227 state: IF ====
#  pc:0010 ir:0000010010100101 treg1:0110 treg2:0110 rdr:1041 wdr:0000 oe:1 we:0
#  sbus1:0010 sbus2:0002 dbus:0012 addr:0010 din:8c0c dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 228 state: RF ====
#  pc:0012 ir:1000110000001100 treg1:0110 treg2:0110 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 229 state: EX ====
#  pc:0012 ir:1000110000001100 treg1:0000 treg2:0012 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:000c dbus:001e addr:0012 din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 230 state: IF ====
#  pc:001e ir:1000110000001100 treg1:0000 treg2:0012 rdr:1041 wdr:0000 oe:1 we:0
#  sbus1:001e sbus2:0002 dbus:0020 addr:001e din:00d0 dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 231 state: RF ====
#  pc:0020 ir:0000000011010000 treg1:0000 treg2:0012 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 232 state: EX ====
#  pc:0020 ir:0000000011010000 treg1:0012 treg2:0200 rdr:1041 wdr:0000 oe:0 we:0
#  sbus1:0012 sbus2:ffd0 dbus:0012 addr:0200 din:xxxx dout:xxxx led:000000
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 233 state: WB ====
#  pc:0020 ir:0000000011010000 treg1:0012 treg2:0200 rdr:1041 wdr:0012 oe:0 we:1
#  sbus1:xxxx sbus2:1041 dbus:1041 addr:0200 din:xxxx dout:0012 led:000000
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 234 state: IF ====
#  pc:0020 ir:0000000011010000 treg1:0012 treg2:0200 rdr:1041 wdr:0012 oe:1 we:0
#  sbus1:0020 sbus2:0002 dbus:0022 addr:0020 din:c7fe dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ==== clock: 235 state: RF ====
#  pc:0022 ir:1100011111111110 treg1:0012 treg2:0200 rdr:1041 wdr:0012 oe:0 we:0
#  sbus1:xxxx sbus2:xxxx dbus:xxxx addr:xxxx din:xxxx dout:xxxx led:000012
#  regs: 0012 102f 1041 0000 0000 0110 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
# 
# ** Note: $finish    : sim_risc16.sv(47)
#    Time: 9440 ns  Iteration: 0  Instance: /sim_risc16
# End time: 07:08:02 on Dec 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
