FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"ASYNC_DELAY_OUT\I";
2"GND\G";
3"ASYNC_DELAY_IN\I";
4"CLK\I";
5"DATA\I";
6"VCC\G";
7"LE\I";
8"UN$1$DS102350$I46$LE";
9"VCC\G";
%"F06"
"1","(2875,1125)","0","ttl","I45";
MAX_DELAY"10000";
$LOCATION"U57"
CDS_LOCATION"U57"
$SEC"3"
CDS_SEC"3"
PACK_TYPE"SOIC"
CDS_LIB"ttl";
"A <SIZE-1..0>"
$PN"9"7;
"Y <SIZE-1..0>* \B"
$PN"8"8;
%"DS102350"
"1","(4325,900)","0","ttl","I46";
;
$LOCATION"U55"
CDS_LOCATION"U55"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250";
"D/P2"
$PN"5"5;
"CLK/P1"
$PN"4"4;
"Q/P0"
$PN"3"0;
"P7"
$PN"13"0;
"P6"
$PN"12"0;
"P5"
$PN"10"0;
"P4"
$PN"7"0;
"P3"
$PN"6"0;
"IN"
$PN"1"3;
"PS"
$PN"14"6;
"MS"
$PN"11"2;
"OUT"
$PN"15"1;
"PWM"
$PN"9"0;
"LE* \B"
$PN"2"8;
%"LED_PULSE"
"1","(5400,1375)","0","tubii_lib","I48";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"PULSE_IN"1;
%"RSMD0805"
"1","(3200,1275)","1","resistors","I49";
;
$LOCATION"R99"
CDS_LOCATION"R99"
$SEC"1"
CDS_SEC"1"
VALUE"499"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"
$PN"1"8;
"B<0>"
$PN"2"9;
END.
