# This ChatGPT message header is used with the HDL model title section to generate a formatted HDL model title section.

This is a VHDL model title section.
Improve formatting of the title section descriptions.
Output in a formatted code box.

-- Header Section
-- Generated by HDLGen, Github https://github.com/fearghal1/HDLGen

-- Component Name : RISCV_RB
-- Title          : 32 x 32-bit Register Bank, with chip enable. Single synchronous write port, dual combinational read ports

-- Description
-- if rst asserted, high  
--   x = 0    immediately clear all registers
-- else if rising_edge (clk) 
--   registers unchanged
--   if ce = 1    
--     if RWr = 1  
--       if rd  0  
--         xrd = WBDat      synchronous write
-- 
-- readReg dual combinational read ports
-- rs1D = x(rs1)
-- rs2D = x(rs2)

-- Author(s)      : Fearghal Morgan
-- Company        : University of Galway
-- Email          : fearghal.morgan@universityofgalway.ie
-- Date           : 19/06/2023

-- entity signal dictionary
-- clk	System clk strobe, rising edge active
-- rst	asynchronous rst reset signals signal, asserted high
-- RWr	Synchronous register write enable, high asserted
-- rd	Destination register address, address 0 - 31
-- rs1	Source register 1 address
-- rs2	Source register 2 address
-- rs1D	Source register 1 data
-- rs2D	Source register 2 data
-- WBDat	Writeback data
-- ce	Chip enable, asserted high

-- internal signal dictionary
-- NSArray	Register array next state signal
-- CSArray	Register array current state signal

