{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 10:23:43 2024 " "Info: Processing started: Thu May 30 10:23:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lcmddr -c lcmddr --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lcmddr -c lcmddr --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sclk " "Info: Assuming node \"sclk\" is an undefined clock" {  } { { "lcmddr.bdf" "" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { { 72 80 248 88 "sclk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "sel\[0\] " "Info: Assuming node \"sel\[0\]\" is an undefined clock" {  } { { "lcmddr.bdf" "" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { { 184 80 248 200 "sel\[1..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "sel\[1\] " "Info: Assuming node \"sel\[1\]\" is an undefined clock" {  } { { "lcmddr.bdf" "" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { { 184 80 248 200 "sel\[1..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "aclk " "Info: Assuming node \"aclk\" is an undefined clock" {  } { { "lcmddr.bdf" "" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { { 88 80 248 104 "aclk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lcdmpddr:inst\|scount\[20\] " "Info: Detected ripple clock \"lcdmpddr:inst\|scount\[20\]\" as buffer" {  } { { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcdmpddr:inst\|scount\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcdmpddr:inst\|scount\[18\] " "Info: Detected ripple clock \"lcdmpddr:inst\|scount\[18\]\" as buffer" {  } { { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcdmpddr:inst\|scount\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lcdmpddr:inst\|Mux0~0 " "Info: Detected gated clock \"lcdmpddr:inst\|Mux0~0\" as buffer" {  } { { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcdmpddr:inst\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcdmpddr:inst\|scount\[21\] " "Info: Detected ripple clock \"lcdmpddr:inst\|scount\[21\]\" as buffer" {  } { { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcdmpddr:inst\|scount\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lcdmpddr:inst\|Mux0 " "Info: Detected gated clock \"lcdmpddr:inst\|Mux0\" as buffer" {  } { { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcdmpddr:inst\|Mux0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcdmpddr:inst\|scount\[15\] " "Info: Detected ripple clock \"lcdmpddr:inst\|scount\[15\]\" as buffer" {  } { { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcdmpddr:inst\|scount\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sclk register lcdmpddr:inst\|cntm\[3\] memory prom8x8:inst1\|altsyncram:altsyncram_component\|altsyncram_oo31:auto_generated\|ram_block1a8~porta_address_reg4 78.37 MHz 12.76 ns Internal " "Info: Clock \"sclk\" has Internal fmax of 78.37 MHz between source register \"lcdmpddr:inst\|cntm\[3\]\" and destination memory \"prom8x8:inst1\|altsyncram:altsyncram_component\|altsyncram_oo31:auto_generated\|ram_block1a8~porta_address_reg4\" (period= 12.76 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.235 ns + Longest register memory " "Info: + Longest register to memory delay is 6.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcdmpddr:inst\|cntm\[3\] 1 REG LC_X36_Y25_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y25_N3; Fanout = 6; REG Node = 'lcdmpddr:inst\|cntm\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdmpddr:inst|cntm[3] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.292 ns) 1.070 ns lcdmpddr:inst\|Equal0~0 2 COMB LC_X37_Y25_N0 2 " "Info: 2: + IC(0.778 ns) + CELL(0.292 ns) = 1.070 ns; Loc. = LC_X37_Y25_N0; Fanout = 2; COMB Node = 'lcdmpddr:inst\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { lcdmpddr:inst|cntm[3] lcdmpddr:inst|Equal0~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.114 ns) 1.625 ns lcdmpddr:inst\|lcden~0 3 COMB LC_X37_Y25_N8 1 " "Info: 3: + IC(0.441 ns) + CELL(0.114 ns) = 1.625 ns; Loc. = LC_X37_Y25_N8; Fanout = 1; COMB Node = 'lcdmpddr:inst\|lcden~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { lcdmpddr:inst|Equal0~0 lcdmpddr:inst|lcden~0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.442 ns) 3.234 ns lcdmpddr:inst\|lcden~1 4 COMB LC_X35_Y25_N8 8 " "Info: 4: + IC(1.167 ns) + CELL(0.442 ns) = 3.234 ns; Loc. = LC_X35_Y25_N8; Fanout = 8; COMB Node = 'lcdmpddr:inst\|lcden~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { lcdmpddr:inst|lcden~0 lcdmpddr:inst|lcden~1 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.114 ns) 4.522 ns lcdmpddr:inst\|promadr\[4\]~21 5 COMB LC_X37_Y25_N4 1 " "Info: 5: + IC(1.174 ns) + CELL(0.114 ns) = 4.522 ns; Loc. = LC_X37_Y25_N4; Fanout = 1; COMB Node = 'lcdmpddr:inst\|promadr\[4\]~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { lcdmpddr:inst|lcden~1 lcdmpddr:inst|promadr[4]~21 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.383 ns) 6.235 ns prom8x8:inst1\|altsyncram:altsyncram_component\|altsyncram_oo31:auto_generated\|ram_block1a8~porta_address_reg4 6 MEM M4K_X33_Y25 9 " "Info: 6: + IC(1.330 ns) + CELL(0.383 ns) = 6.235 ns; Loc. = M4K_X33_Y25; Fanout = 9; MEM Node = 'prom8x8:inst1\|altsyncram:altsyncram_component\|altsyncram_oo31:auto_generated\|ram_block1a8~porta_address_reg4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { lcdmpddr:inst|promadr[4]~21 prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_oo31.tdf" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/db/altsyncram_oo31.tdf" 186 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.345 ns ( 21.57 % ) " "Info: Total cell delay = 1.345 ns ( 21.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.890 ns ( 78.43 % ) " "Info: Total interconnect delay = 4.890 ns ( 78.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.235 ns" { lcdmpddr:inst|cntm[3] lcdmpddr:inst|Equal0~0 lcdmpddr:inst|lcden~0 lcdmpddr:inst|lcden~1 lcdmpddr:inst|promadr[4]~21 prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.235 ns" { lcdmpddr:inst|cntm[3] {} lcdmpddr:inst|Equal0~0 {} lcdmpddr:inst|lcden~0 {} lcdmpddr:inst|lcden~1 {} lcdmpddr:inst|promadr[4]~21 {} prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 {} } { 0.000ns 0.778ns 0.441ns 1.167ns 1.174ns 1.330ns } { 0.000ns 0.292ns 0.114ns 0.442ns 0.114ns 0.383ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.208 ns - Smallest " "Info: - Smallest clock skew is -6.208 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 3.198 ns + Shortest memory " "Info: + Shortest clock path from clock \"sclk\" to destination memory is 3.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_28 31 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 31; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { { 72 80 248 88 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.722 ns) 3.198 ns prom8x8:inst1\|altsyncram:altsyncram_component\|altsyncram_oo31:auto_generated\|ram_block1a8~porta_address_reg4 2 MEM M4K_X33_Y25 9 " "Info: 2: + IC(1.007 ns) + CELL(0.722 ns) = 3.198 ns; Loc. = M4K_X33_Y25; Fanout = 9; MEM Node = 'prom8x8:inst1\|altsyncram:altsyncram_component\|altsyncram_oo31:auto_generated\|ram_block1a8~porta_address_reg4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { sclk prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_oo31.tdf" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/db/altsyncram_oo31.tdf" 186 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 68.51 % ) " "Info: Total cell delay = 2.191 ns ( 68.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 31.49 % ) " "Info: Total interconnect delay = 1.007 ns ( 31.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.198 ns" { sclk prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.198 ns" { sclk {} sclk~out0 {} prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 9.406 ns - Longest register " "Info: - Longest clock path from clock \"sclk\" to source register is 9.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_28 31 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 31; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { { 72 80 248 88 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.935 ns) 3.394 ns lcdmpddr:inst\|scount\[20\] 2 REG LC_X8_Y12_N4 3 " "Info: 2: + IC(0.990 ns) + CELL(0.935 ns) = 3.394 ns; Loc. = LC_X8_Y12_N4; Fanout = 3; REG Node = 'lcdmpddr:inst\|scount\[20\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { sclk lcdmpddr:inst|scount[20] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.442 ns) 4.349 ns lcdmpddr:inst\|Mux0~0 3 COMB LC_X8_Y12_N8 1 " "Info: 3: + IC(0.513 ns) + CELL(0.442 ns) = 4.349 ns; Loc. = LC_X8_Y12_N8; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { lcdmpddr:inst|scount[20] lcdmpddr:inst|Mux0~0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.645 ns lcdmpddr:inst\|Mux0 4 COMB LC_X8_Y12_N9 10 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.645 ns; Loc. = LC_X8_Y12_N9; Fanout = 10; COMB Node = 'lcdmpddr:inst\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.711 ns) 9.406 ns lcdmpddr:inst\|cntm\[3\] 5 REG LC_X36_Y25_N3 6 " "Info: 5: + IC(4.050 ns) + CELL(0.711 ns) = 9.406 ns; Loc. = LC_X36_Y25_N3; Fanout = 6; REG Node = 'lcdmpddr:inst\|cntm\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[3] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.671 ns ( 39.03 % ) " "Info: Total cell delay = 3.671 ns ( 39.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.735 ns ( 60.97 % ) " "Info: Total interconnect delay = 5.735 ns ( 60.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.406 ns" { sclk lcdmpddr:inst|scount[20] lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.406 ns" { sclk {} sclk~out0 {} lcdmpddr:inst|scount[20] {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[3] {} } { 0.000ns 0.000ns 0.990ns 0.513ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.198 ns" { sclk prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.198 ns" { sclk {} sclk~out0 {} prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.722ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.406 ns" { sclk lcdmpddr:inst|scount[20] lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.406 ns" { sclk {} sclk~out0 {} lcdmpddr:inst|scount[20] {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[3] {} } { 0.000ns 0.000ns 0.990ns 0.513ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_oo31.tdf" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/db/altsyncram_oo31.tdf" 186 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.235 ns" { lcdmpddr:inst|cntm[3] lcdmpddr:inst|Equal0~0 lcdmpddr:inst|lcden~0 lcdmpddr:inst|lcden~1 lcdmpddr:inst|promadr[4]~21 prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.235 ns" { lcdmpddr:inst|cntm[3] {} lcdmpddr:inst|Equal0~0 {} lcdmpddr:inst|lcden~0 {} lcdmpddr:inst|lcden~1 {} lcdmpddr:inst|promadr[4]~21 {} prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 {} } { 0.000ns 0.778ns 0.441ns 1.167ns 1.174ns 1.330ns } { 0.000ns 0.292ns 0.114ns 0.442ns 0.114ns 0.383ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.198 ns" { sclk prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.198 ns" { sclk {} sclk~out0 {} prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.722ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.406 ns" { sclk lcdmpddr:inst|scount[20] lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.406 ns" { sclk {} sclk~out0 {} lcdmpddr:inst|scount[20] {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[3] {} } { 0.000ns 0.000ns 0.990ns 0.513ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sel\[0\] register lcdmpddr:inst\|cntm\[6\] register lcdmpddr:inst\|cntm\[6\] 184.23 MHz 5.428 ns Internal " "Info: Clock \"sel\[0\]\" has Internal fmax of 184.23 MHz between source register \"lcdmpddr:inst\|cntm\[6\]\" and destination register \"lcdmpddr:inst\|cntm\[6\]\" (period= 5.428 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.167 ns + Longest register register " "Info: + Longest register to register delay is 5.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcdmpddr:inst\|cntm\[6\] 1 REG LC_X36_Y25_N6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.590 ns) 1.391 ns lcdmpddr:inst\|Equal0~1 2 COMB LC_X37_Y25_N7 1 " "Info: 2: + IC(0.801 ns) + CELL(0.590 ns) = 1.391 ns; Loc. = LC_X37_Y25_N7; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { lcdmpddr:inst|cntm[6] lcdmpddr:inst|Equal0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.292 ns) 2.118 ns lcdmpddr:inst\|Equal0~2 3 COMB LC_X37_Y25_N6 1 " "Info: 3: + IC(0.435 ns) + CELL(0.292 ns) = 2.118 ns; Loc. = LC_X37_Y25_N6; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Equal0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { lcdmpddr:inst|Equal0~1 lcdmpddr:inst|Equal0~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.114 ns) 2.926 ns lcdmpddr:inst\|cntm\[4\]~45 4 COMB LC_X36_Y25_N9 9 " "Info: 4: + IC(0.694 ns) + CELL(0.114 ns) = 2.926 ns; Loc. = LC_X36_Y25_N9; Fanout = 9; COMB Node = 'lcdmpddr:inst\|cntm\[4\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { lcdmpddr:inst|Equal0~2 lcdmpddr:inst|cntm[4]~45 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(1.112 ns) 5.167 ns lcdmpddr:inst\|cntm\[6\] 5 REG LC_X36_Y25_N6 8 " "Info: 5: + IC(1.129 ns) + CELL(1.112 ns) = 5.167 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.241 ns" { lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 40.80 % ) " "Info: Total cell delay = 2.108 ns ( 40.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.059 ns ( 59.20 % ) " "Info: Total interconnect delay = 3.059 ns ( 59.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.167 ns" { lcdmpddr:inst|cntm[6] lcdmpddr:inst|Equal0~1 lcdmpddr:inst|Equal0~2 lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.167 ns" { lcdmpddr:inst|cntm[6] {} lcdmpddr:inst|Equal0~1 {} lcdmpddr:inst|Equal0~2 {} lcdmpddr:inst|cntm[4]~45 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.801ns 0.435ns 0.694ns 1.129ns } { 0.000ns 0.590ns 0.292ns 0.114ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] destination 9.934 ns + Shortest register " "Info: + Shortest clock path from clock \"sel\[0\]\" to destination register is 9.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[0\] 1 CLK PIN_1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 1; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { { 184 80 248 200 "sel\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.294 ns) + CELL(0.114 ns) 4.877 ns lcdmpddr:inst\|Mux0~0 2 COMB LC_X8_Y12_N8 1 " "Info: 2: + IC(3.294 ns) + CELL(0.114 ns) = 4.877 ns; Loc. = LC_X8_Y12_N8; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.408 ns" { sel[0] lcdmpddr:inst|Mux0~0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.173 ns lcdmpddr:inst\|Mux0 3 COMB LC_X8_Y12_N9 10 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 5.173 ns; Loc. = LC_X8_Y12_N9; Fanout = 10; COMB Node = 'lcdmpddr:inst\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.711 ns) 9.934 ns lcdmpddr:inst\|cntm\[6\] 4 REG LC_X36_Y25_N6 8 " "Info: 4: + IC(4.050 ns) + CELL(0.711 ns) = 9.934 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.408 ns ( 24.24 % ) " "Info: Total cell delay = 2.408 ns ( 24.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.526 ns ( 75.76 % ) " "Info: Total interconnect delay = 7.526 ns ( 75.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.934 ns" { sel[0] lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.934 ns" { sel[0] {} sel[0]~out0 {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.294ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] source 9.934 ns - Longest register " "Info: - Longest clock path from clock \"sel\[0\]\" to source register is 9.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[0\] 1 CLK PIN_1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 1; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { { 184 80 248 200 "sel\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.294 ns) + CELL(0.114 ns) 4.877 ns lcdmpddr:inst\|Mux0~0 2 COMB LC_X8_Y12_N8 1 " "Info: 2: + IC(3.294 ns) + CELL(0.114 ns) = 4.877 ns; Loc. = LC_X8_Y12_N8; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.408 ns" { sel[0] lcdmpddr:inst|Mux0~0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.173 ns lcdmpddr:inst\|Mux0 3 COMB LC_X8_Y12_N9 10 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 5.173 ns; Loc. = LC_X8_Y12_N9; Fanout = 10; COMB Node = 'lcdmpddr:inst\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.711 ns) 9.934 ns lcdmpddr:inst\|cntm\[6\] 4 REG LC_X36_Y25_N6 8 " "Info: 4: + IC(4.050 ns) + CELL(0.711 ns) = 9.934 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.408 ns ( 24.24 % ) " "Info: Total cell delay = 2.408 ns ( 24.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.526 ns ( 75.76 % ) " "Info: Total interconnect delay = 7.526 ns ( 75.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.934 ns" { sel[0] lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.934 ns" { sel[0] {} sel[0]~out0 {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.294ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.934 ns" { sel[0] lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.934 ns" { sel[0] {} sel[0]~out0 {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.294ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.934 ns" { sel[0] {} sel[0]~out0 {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.294ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.167 ns" { lcdmpddr:inst|cntm[6] lcdmpddr:inst|Equal0~1 lcdmpddr:inst|Equal0~2 lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.167 ns" { lcdmpddr:inst|cntm[6] {} lcdmpddr:inst|Equal0~1 {} lcdmpddr:inst|Equal0~2 {} lcdmpddr:inst|cntm[4]~45 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.801ns 0.435ns 0.694ns 1.129ns } { 0.000ns 0.590ns 0.292ns 0.114ns 1.112ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.934 ns" { sel[0] lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.934 ns" { sel[0] {} sel[0]~out0 {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.294ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.934 ns" { sel[0] {} sel[0]~out0 {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.294ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sel\[1\] register lcdmpddr:inst\|cntm\[6\] register lcdmpddr:inst\|cntm\[6\] 166.03 MHz 6.023 ns Internal " "Info: Clock \"sel\[1\]\" has Internal fmax of 166.03 MHz between source register \"lcdmpddr:inst\|cntm\[6\]\" and destination register \"lcdmpddr:inst\|cntm\[6\]\" (period= 6.023 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.167 ns + Longest register register " "Info: + Longest register to register delay is 5.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcdmpddr:inst\|cntm\[6\] 1 REG LC_X36_Y25_N6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.590 ns) 1.391 ns lcdmpddr:inst\|Equal0~1 2 COMB LC_X37_Y25_N7 1 " "Info: 2: + IC(0.801 ns) + CELL(0.590 ns) = 1.391 ns; Loc. = LC_X37_Y25_N7; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { lcdmpddr:inst|cntm[6] lcdmpddr:inst|Equal0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.292 ns) 2.118 ns lcdmpddr:inst\|Equal0~2 3 COMB LC_X37_Y25_N6 1 " "Info: 3: + IC(0.435 ns) + CELL(0.292 ns) = 2.118 ns; Loc. = LC_X37_Y25_N6; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Equal0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { lcdmpddr:inst|Equal0~1 lcdmpddr:inst|Equal0~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.114 ns) 2.926 ns lcdmpddr:inst\|cntm\[4\]~45 4 COMB LC_X36_Y25_N9 9 " "Info: 4: + IC(0.694 ns) + CELL(0.114 ns) = 2.926 ns; Loc. = LC_X36_Y25_N9; Fanout = 9; COMB Node = 'lcdmpddr:inst\|cntm\[4\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { lcdmpddr:inst|Equal0~2 lcdmpddr:inst|cntm[4]~45 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(1.112 ns) 5.167 ns lcdmpddr:inst\|cntm\[6\] 5 REG LC_X36_Y25_N6 8 " "Info: 5: + IC(1.129 ns) + CELL(1.112 ns) = 5.167 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.241 ns" { lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 40.80 % ) " "Info: Total cell delay = 2.108 ns ( 40.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.059 ns ( 59.20 % ) " "Info: Total interconnect delay = 3.059 ns ( 59.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.167 ns" { lcdmpddr:inst|cntm[6] lcdmpddr:inst|Equal0~1 lcdmpddr:inst|Equal0~2 lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.167 ns" { lcdmpddr:inst|cntm[6] {} lcdmpddr:inst|Equal0~1 {} lcdmpddr:inst|Equal0~2 {} lcdmpddr:inst|cntm[4]~45 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.801ns 0.435ns 0.694ns 1.129ns } { 0.000ns 0.590ns 0.292ns 0.114ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.595 ns - Smallest " "Info: - Smallest clock skew is -0.595 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[1\] destination 9.792 ns + Shortest register " "Info: + Shortest clock path from clock \"sel\[1\]\" to destination register is 9.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[1\] 1 CLK PIN_2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 2; CLK Node = 'sel\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { { 184 80 248 200 "sel\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.270 ns) + CELL(0.292 ns) 5.031 ns lcdmpddr:inst\|Mux0 2 COMB LC_X8_Y12_N9 10 " "Info: 2: + IC(3.270 ns) + CELL(0.292 ns) = 5.031 ns; Loc. = LC_X8_Y12_N9; Fanout = 10; COMB Node = 'lcdmpddr:inst\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.562 ns" { sel[1] lcdmpddr:inst|Mux0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.711 ns) 9.792 ns lcdmpddr:inst\|cntm\[6\] 3 REG LC_X36_Y25_N6 8 " "Info: 3: + IC(4.050 ns) + CELL(0.711 ns) = 9.792 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.472 ns ( 25.25 % ) " "Info: Total cell delay = 2.472 ns ( 25.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.320 ns ( 74.75 % ) " "Info: Total interconnect delay = 7.320 ns ( 74.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.792 ns" { sel[1] lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.792 ns" { sel[1] {} sel[1]~out0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.270ns 4.050ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[1\] source 10.387 ns - Longest register " "Info: - Longest clock path from clock \"sel\[1\]\" to source register is 10.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[1\] 1 CLK PIN_2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 2; CLK Node = 'sel\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { { 184 80 248 200 "sel\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.271 ns) + CELL(0.590 ns) 5.330 ns lcdmpddr:inst\|Mux0~0 2 COMB LC_X8_Y12_N8 1 " "Info: 2: + IC(3.271 ns) + CELL(0.590 ns) = 5.330 ns; Loc. = LC_X8_Y12_N8; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.861 ns" { sel[1] lcdmpddr:inst|Mux0~0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.626 ns lcdmpddr:inst\|Mux0 3 COMB LC_X8_Y12_N9 10 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 5.626 ns; Loc. = LC_X8_Y12_N9; Fanout = 10; COMB Node = 'lcdmpddr:inst\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.711 ns) 10.387 ns lcdmpddr:inst\|cntm\[6\] 4 REG LC_X36_Y25_N6 8 " "Info: 4: + IC(4.050 ns) + CELL(0.711 ns) = 10.387 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.884 ns ( 27.77 % ) " "Info: Total cell delay = 2.884 ns ( 27.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.503 ns ( 72.23 % ) " "Info: Total interconnect delay = 7.503 ns ( 72.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.387 ns" { sel[1] lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.387 ns" { sel[1] {} sel[1]~out0 {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.271ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.792 ns" { sel[1] lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.792 ns" { sel[1] {} sel[1]~out0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.270ns 4.050ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.387 ns" { sel[1] lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.387 ns" { sel[1] {} sel[1]~out0 {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.271ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.167 ns" { lcdmpddr:inst|cntm[6] lcdmpddr:inst|Equal0~1 lcdmpddr:inst|Equal0~2 lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.167 ns" { lcdmpddr:inst|cntm[6] {} lcdmpddr:inst|Equal0~1 {} lcdmpddr:inst|Equal0~2 {} lcdmpddr:inst|cntm[4]~45 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.801ns 0.435ns 0.694ns 1.129ns } { 0.000ns 0.590ns 0.292ns 0.114ns 1.112ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.792 ns" { sel[1] lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.792 ns" { sel[1] {} sel[1]~out0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.270ns 4.050ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.387 ns" { sel[1] lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.387 ns" { sel[1] {} sel[1]~out0 {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.271ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "aclk register lcdmpddr:inst\|cntm\[6\] register lcdmpddr:inst\|cntm\[6\] 184.23 MHz 5.428 ns Internal " "Info: Clock \"aclk\" has Internal fmax of 184.23 MHz between source register \"lcdmpddr:inst\|cntm\[6\]\" and destination register \"lcdmpddr:inst\|cntm\[6\]\" (period= 5.428 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.167 ns + Longest register register " "Info: + Longest register to register delay is 5.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcdmpddr:inst\|cntm\[6\] 1 REG LC_X36_Y25_N6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.590 ns) 1.391 ns lcdmpddr:inst\|Equal0~1 2 COMB LC_X37_Y25_N7 1 " "Info: 2: + IC(0.801 ns) + CELL(0.590 ns) = 1.391 ns; Loc. = LC_X37_Y25_N7; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { lcdmpddr:inst|cntm[6] lcdmpddr:inst|Equal0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.292 ns) 2.118 ns lcdmpddr:inst\|Equal0~2 3 COMB LC_X37_Y25_N6 1 " "Info: 3: + IC(0.435 ns) + CELL(0.292 ns) = 2.118 ns; Loc. = LC_X37_Y25_N6; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Equal0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { lcdmpddr:inst|Equal0~1 lcdmpddr:inst|Equal0~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.114 ns) 2.926 ns lcdmpddr:inst\|cntm\[4\]~45 4 COMB LC_X36_Y25_N9 9 " "Info: 4: + IC(0.694 ns) + CELL(0.114 ns) = 2.926 ns; Loc. = LC_X36_Y25_N9; Fanout = 9; COMB Node = 'lcdmpddr:inst\|cntm\[4\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { lcdmpddr:inst|Equal0~2 lcdmpddr:inst|cntm[4]~45 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(1.112 ns) 5.167 ns lcdmpddr:inst\|cntm\[6\] 5 REG LC_X36_Y25_N6 8 " "Info: 5: + IC(1.129 ns) + CELL(1.112 ns) = 5.167 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.241 ns" { lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 40.80 % ) " "Info: Total cell delay = 2.108 ns ( 40.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.059 ns ( 59.20 % ) " "Info: Total interconnect delay = 3.059 ns ( 59.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.167 ns" { lcdmpddr:inst|cntm[6] lcdmpddr:inst|Equal0~1 lcdmpddr:inst|Equal0~2 lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.167 ns" { lcdmpddr:inst|cntm[6] {} lcdmpddr:inst|Equal0~1 {} lcdmpddr:inst|Equal0~2 {} lcdmpddr:inst|cntm[4]~45 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.801ns 0.435ns 0.694ns 1.129ns } { 0.000ns 0.590ns 0.292ns 0.114ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aclk destination 11.203 ns + Shortest register " "Info: + Shortest clock path from clock \"aclk\" to destination register is 11.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns aclk 1 CLK PIN_153 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 1; CLK Node = 'aclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aclk } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { { 88 80 248 104 "aclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.383 ns) + CELL(0.590 ns) 6.442 ns lcdmpddr:inst\|Mux0 2 COMB LC_X8_Y12_N9 10 " "Info: 2: + IC(4.383 ns) + CELL(0.590 ns) = 6.442 ns; Loc. = LC_X8_Y12_N9; Fanout = 10; COMB Node = 'lcdmpddr:inst\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.973 ns" { aclk lcdmpddr:inst|Mux0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.711 ns) 11.203 ns lcdmpddr:inst\|cntm\[6\] 3 REG LC_X36_Y25_N6 8 " "Info: 3: + IC(4.050 ns) + CELL(0.711 ns) = 11.203 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 24.73 % ) " "Info: Total cell delay = 2.770 ns ( 24.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.433 ns ( 75.27 % ) " "Info: Total interconnect delay = 8.433 ns ( 75.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.203 ns" { aclk lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { aclk {} aclk~out0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 4.383ns 4.050ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aclk source 11.203 ns - Longest register " "Info: - Longest clock path from clock \"aclk\" to source register is 11.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns aclk 1 CLK PIN_153 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 1; CLK Node = 'aclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aclk } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { { 88 80 248 104 "aclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.383 ns) + CELL(0.590 ns) 6.442 ns lcdmpddr:inst\|Mux0 2 COMB LC_X8_Y12_N9 10 " "Info: 2: + IC(4.383 ns) + CELL(0.590 ns) = 6.442 ns; Loc. = LC_X8_Y12_N9; Fanout = 10; COMB Node = 'lcdmpddr:inst\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.973 ns" { aclk lcdmpddr:inst|Mux0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.711 ns) 11.203 ns lcdmpddr:inst\|cntm\[6\] 3 REG LC_X36_Y25_N6 8 " "Info: 3: + IC(4.050 ns) + CELL(0.711 ns) = 11.203 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 24.73 % ) " "Info: Total cell delay = 2.770 ns ( 24.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.433 ns ( 75.27 % ) " "Info: Total interconnect delay = 8.433 ns ( 75.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.203 ns" { aclk lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { aclk {} aclk~out0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 4.383ns 4.050ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.203 ns" { aclk lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { aclk {} aclk~out0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 4.383ns 4.050ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { aclk {} aclk~out0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 4.383ns 4.050ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.167 ns" { lcdmpddr:inst|cntm[6] lcdmpddr:inst|Equal0~1 lcdmpddr:inst|Equal0~2 lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.167 ns" { lcdmpddr:inst|cntm[6] {} lcdmpddr:inst|Equal0~1 {} lcdmpddr:inst|Equal0~2 {} lcdmpddr:inst|cntm[4]~45 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.801ns 0.435ns 0.694ns 1.129ns } { 0.000ns 0.590ns 0.292ns 0.114ns 1.112ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.203 ns" { aclk lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { aclk {} aclk~out0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 4.383ns 4.050ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { aclk {} aclk~out0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 4.383ns 4.050ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lcdmpddr:inst\|db\[3\] di\[3\] sclk 6.841 ns register " "Info: tsu for register \"lcdmpddr:inst\|db\[3\]\" (data pin = \"di\[3\]\", clock pin = \"sclk\") is 6.841 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.534 ns + Longest pin register " "Info: + Longest pin to register delay is 14.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns di\[3\] 1 PIN PIN_48 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_48; Fanout = 1; PIN Node = 'di\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { di[3] } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { { 152 80 248 168 "di\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.214 ns) + CELL(0.590 ns) 12.273 ns lcdmpddr:inst\|Mux11~0 2 COMB LC_X37_Y24_N8 1 " "Info: 2: + IC(10.214 ns) + CELL(0.590 ns) = 12.273 ns; Loc. = LC_X37_Y24_N8; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Mux11~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.804 ns" { di[3] lcdmpddr:inst|Mux11~0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.738 ns) 14.534 ns lcdmpddr:inst\|db\[3\] 3 REG LC_X42_Y23_N8 1 " "Info: 3: + IC(1.523 ns) + CELL(0.738 ns) = 14.534 ns; Loc. = LC_X42_Y23_N8; Fanout = 1; REG Node = 'lcdmpddr:inst\|db\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { lcdmpddr:inst|Mux11~0 lcdmpddr:inst|db[3] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.797 ns ( 19.24 % ) " "Info: Total cell delay = 2.797 ns ( 19.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.737 ns ( 80.76 % ) " "Info: Total interconnect delay = 11.737 ns ( 80.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.534 ns" { di[3] lcdmpddr:inst|Mux11~0 lcdmpddr:inst|db[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.534 ns" { di[3] {} di[3]~out0 {} lcdmpddr:inst|Mux11~0 {} lcdmpddr:inst|db[3] {} } { 0.000ns 0.000ns 10.214ns 1.523ns } { 0.000ns 1.469ns 0.590ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 7.730 ns - Shortest register " "Info: - Shortest clock path from clock \"sclk\" to destination register is 7.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_28 31 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 31; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { { 72 80 248 88 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns lcdmpddr:inst\|scount\[15\] 2 REG LC_X8_Y13_N9 31 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X8_Y13_N9; Fanout = 31; REG Node = 'lcdmpddr:inst\|scount\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { sclk lcdmpddr:inst|scount[15] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.584 ns) + CELL(0.711 ns) 7.730 ns lcdmpddr:inst\|db\[3\] 3 REG LC_X42_Y23_N8 1 " "Info: 3: + IC(3.584 ns) + CELL(0.711 ns) = 7.730 ns; Loc. = LC_X42_Y23_N8; Fanout = 1; REG Node = 'lcdmpddr:inst\|db\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.295 ns" { lcdmpddr:inst|scount[15] lcdmpddr:inst|db[3] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.30 % ) " "Info: Total cell delay = 3.115 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.615 ns ( 59.70 % ) " "Info: Total interconnect delay = 4.615 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.730 ns" { sclk lcdmpddr:inst|scount[15] lcdmpddr:inst|db[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.730 ns" { sclk {} sclk~out0 {} lcdmpddr:inst|scount[15] {} lcdmpddr:inst|db[3] {} } { 0.000ns 0.000ns 1.031ns 3.584ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.534 ns" { di[3] lcdmpddr:inst|Mux11~0 lcdmpddr:inst|db[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.534 ns" { di[3] {} di[3]~out0 {} lcdmpddr:inst|Mux11~0 {} lcdmpddr:inst|db[3] {} } { 0.000ns 0.000ns 10.214ns 1.523ns } { 0.000ns 1.469ns 0.590ns 0.738ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.730 ns" { sclk lcdmpddr:inst|scount[15] lcdmpddr:inst|db[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.730 ns" { sclk {} sclk~out0 {} lcdmpddr:inst|scount[15] {} lcdmpddr:inst|db[3] {} } { 0.000ns 0.000ns 1.031ns 3.584ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sclk lcdd\[0\] lcdmpddr:inst\|db\[0\] 12.613 ns register " "Info: tco from clock \"sclk\" to destination pin \"lcdd\[0\]\" through register \"lcdmpddr:inst\|db\[0\]\" is 12.613 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 7.730 ns + Longest register " "Info: + Longest clock path from clock \"sclk\" to source register is 7.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_28 31 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 31; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { { 72 80 248 88 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns lcdmpddr:inst\|scount\[15\] 2 REG LC_X8_Y13_N9 31 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X8_Y13_N9; Fanout = 31; REG Node = 'lcdmpddr:inst\|scount\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { sclk lcdmpddr:inst|scount[15] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.584 ns) + CELL(0.711 ns) 7.730 ns lcdmpddr:inst\|db\[0\] 3 REG LC_X42_Y23_N2 1 " "Info: 3: + IC(3.584 ns) + CELL(0.711 ns) = 7.730 ns; Loc. = LC_X42_Y23_N2; Fanout = 1; REG Node = 'lcdmpddr:inst\|db\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.295 ns" { lcdmpddr:inst|scount[15] lcdmpddr:inst|db[0] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.30 % ) " "Info: Total cell delay = 3.115 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.615 ns ( 59.70 % ) " "Info: Total interconnect delay = 4.615 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.730 ns" { sclk lcdmpddr:inst|scount[15] lcdmpddr:inst|db[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.730 ns" { sclk {} sclk~out0 {} lcdmpddr:inst|scount[15] {} lcdmpddr:inst|db[0] {} } { 0.000ns 0.000ns 1.031ns 3.584ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.659 ns + Longest register pin " "Info: + Longest register to pin delay is 4.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcdmpddr:inst\|db\[0\] 1 REG LC_X42_Y23_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X42_Y23_N2; Fanout = 1; REG Node = 'lcdmpddr:inst\|db\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdmpddr:inst|db[0] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.535 ns) + CELL(2.124 ns) 4.659 ns lcdd\[0\] 2 PIN PIN_180 0 " "Info: 2: + IC(2.535 ns) + CELL(2.124 ns) = 4.659 ns; Loc. = PIN_180; Fanout = 0; PIN Node = 'lcdd\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.659 ns" { lcdmpddr:inst|db[0] lcdd[0] } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { { 152 592 768 168 "lcdd\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 45.59 % ) " "Info: Total cell delay = 2.124 ns ( 45.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.535 ns ( 54.41 % ) " "Info: Total interconnect delay = 2.535 ns ( 54.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.659 ns" { lcdmpddr:inst|db[0] lcdd[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.659 ns" { lcdmpddr:inst|db[0] {} lcdd[0] {} } { 0.000ns 2.535ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.730 ns" { sclk lcdmpddr:inst|scount[15] lcdmpddr:inst|db[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.730 ns" { sclk {} sclk~out0 {} lcdmpddr:inst|scount[15] {} lcdmpddr:inst|db[0] {} } { 0.000ns 0.000ns 1.031ns 3.584ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.659 ns" { lcdmpddr:inst|db[0] lcdd[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.659 ns" { lcdmpddr:inst|db[0] {} lcdd[0] {} } { 0.000ns 2.535ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lcdmpddr:inst\|cntm\[6\] mode aclk -0.576 ns register " "Info: th for register \"lcdmpddr:inst\|cntm\[6\]\" (data pin = \"mode\", clock pin = \"aclk\") is -0.576 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aclk destination 11.203 ns + Longest register " "Info: + Longest clock path from clock \"aclk\" to destination register is 11.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns aclk 1 CLK PIN_153 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 1; CLK Node = 'aclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aclk } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { { 88 80 248 104 "aclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.383 ns) + CELL(0.590 ns) 6.442 ns lcdmpddr:inst\|Mux0 2 COMB LC_X8_Y12_N9 10 " "Info: 2: + IC(4.383 ns) + CELL(0.590 ns) = 6.442 ns; Loc. = LC_X8_Y12_N9; Fanout = 10; COMB Node = 'lcdmpddr:inst\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.973 ns" { aclk lcdmpddr:inst|Mux0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.711 ns) 11.203 ns lcdmpddr:inst\|cntm\[6\] 3 REG LC_X36_Y25_N6 8 " "Info: 3: + IC(4.050 ns) + CELL(0.711 ns) = 11.203 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 24.73 % ) " "Info: Total cell delay = 2.770 ns ( 24.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.433 ns ( 75.27 % ) " "Info: Total interconnect delay = 8.433 ns ( 75.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.203 ns" { aclk lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { aclk {} aclk~out0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 4.383ns 4.050ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.794 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns mode 1 PIN PIN_4 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_4; Fanout = 12; PIN Node = 'mode'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf" { { 136 80 248 152 "mode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.792 ns) + CELL(0.292 ns) 9.553 ns lcdmpddr:inst\|cntm\[4\]~45 2 COMB LC_X36_Y25_N9 9 " "Info: 2: + IC(7.792 ns) + CELL(0.292 ns) = 9.553 ns; Loc. = LC_X36_Y25_N9; Fanout = 9; COMB Node = 'lcdmpddr:inst\|cntm\[4\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.084 ns" { mode lcdmpddr:inst|cntm[4]~45 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(1.112 ns) 11.794 ns lcdmpddr:inst\|cntm\[6\] 3 REG LC_X36_Y25_N6 8 " "Info: 3: + IC(1.129 ns) + CELL(1.112 ns) = 11.794 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.241 ns" { lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.873 ns ( 24.36 % ) " "Info: Total cell delay = 2.873 ns ( 24.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.921 ns ( 75.64 % ) " "Info: Total interconnect delay = 8.921 ns ( 75.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.794 ns" { mode lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.794 ns" { mode {} mode~out0 {} lcdmpddr:inst|cntm[4]~45 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 7.792ns 1.129ns } { 0.000ns 1.469ns 0.292ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.203 ns" { aclk lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { aclk {} aclk~out0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 4.383ns 4.050ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.794 ns" { mode lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.794 ns" { mode {} mode~out0 {} lcdmpddr:inst|cntm[4]~45 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 7.792ns 1.129ns } { 0.000ns 1.469ns 0.292ns 1.112ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 10:23:44 2024 " "Info: Processing ended: Thu May 30 10:23:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
