Analysis & Synthesis report for hdmi_test
Fri Dec  8 14:20:50 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0
 14. Source assignments for hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0|hw_qsys_altpll_0_stdsync_sv6:stdsync2|hw_qsys_altpll_0_dffpipe_l2c:dffpipe3
 15. Source assignments for hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 16. Source assignments for hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 17. Source assignments for hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 18. Source assignments for hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 19. Source assignments for hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 20. Source assignments for hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 21. Source assignments for hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 22. Source assignments for hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 23. Source assignments for hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 24. Source assignments for hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 25. Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi
 26. Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst|altera_gpio_lite:ddio_inst
 27. Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 28. Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst
 29. Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 30. Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst|altera_gpio_lite:ddio_inst
 31. Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 32. Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst
 33. Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 34. Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst|altera_gpio_lite:ddio_inst
 35. Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 36. Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst
 37. Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 38. Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller
 39. Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 40. Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 41. Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller_001
 42. Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 43. Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 44. Port Connectivity Checks: "hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller_001"
 45. Port Connectivity Checks: "hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 46. Port Connectivity Checks: "hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller"
 47. Port Connectivity Checks: "hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0|hw_qsys_altpll_0_altpll_lsf2:sd1"
 48. Port Connectivity Checks: "hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0"
 49. Port Connectivity Checks: "hw_qsys:hw_qsys_inst"
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec  8 14:20:50 2023       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; hdmi_test                                   ;
; Top-level Entity Name              ; hdmi_test                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 199                                         ;
;     Total combinational functions  ; 161                                         ;
;     Dedicated logic registers      ; 126                                         ;
; Total registers                    ; 138                                         ;
; Total pins                         ; 9                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50SAE144C8G     ;                    ;
; Top-level entity name                                            ; hdmi_test          ; hdmi_test          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                ;
+----------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                              ; Library ;
+----------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; hw_qsys/synthesis/hw_qsys.v                              ; yes             ; User Verilog HDL File              ; /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/hw_qsys.v                              ; hw_qsys ;
; hw_qsys/synthesis/submodules/altera_reset_controller.v   ; yes             ; User Verilog HDL File              ; /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/altera_reset_controller.v   ; hw_qsys ;
; hw_qsys/synthesis/submodules/altera_reset_synchronizer.v ; yes             ; User Verilog HDL File              ; /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/altera_reset_synchronizer.v ; hw_qsys ;
; hw_qsys/synthesis/submodules/hdmi_st.sv                  ; yes             ; User SystemVerilog HDL File        ; /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hdmi_st.sv                  ; hw_qsys ;
; hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v          ; yes             ; User Verilog HDL File              ; /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v          ; hw_qsys ;
; hdmi_test.sv                                             ; yes             ; User SystemVerilog HDL File        ; /home/user/Projects/max10/hdmi/avalon_st/hw_test/hdmi_test.sv                                             ;         ;
; tmds_encoder.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/tmds_encoder.sv                                          ;         ;
; tmds_serial.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/tmds_serial.sv                                           ;         ;
; ddio.v                                                   ; yes             ; Auto-Found Wizard-Generated File   ; /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio.v                                                   ;         ;
; altera_gpio_lite.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio/altera_gpio_lite.sv                                 ;         ;
+----------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                               ;
+---------------------------------------------+---------------------------------------------+
; Resource                                    ; Usage                                       ;
+---------------------------------------------+---------------------------------------------+
; Estimated Total logic elements              ; 199                                         ;
;                                             ;                                             ;
; Total combinational functions               ; 161                                         ;
; Logic element usage by number of LUT inputs ;                                             ;
;     -- 4 input functions                    ; 47                                          ;
;     -- 3 input functions                    ; 30                                          ;
;     -- <=2 input functions                  ; 84                                          ;
;                                             ;                                             ;
; Logic elements by mode                      ;                                             ;
;     -- normal mode                          ; 98                                          ;
;     -- arithmetic mode                      ; 63                                          ;
;                                             ;                                             ;
; Total registers                             ; 138                                         ;
;     -- Dedicated logic registers            ; 126                                         ;
;     -- I/O registers                        ; 24                                          ;
;                                             ;                                             ;
; I/O pins                                    ; 9                                           ;
;                                             ;                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                           ;
;                                             ;                                             ;
; Total PLLs                                  ; 1                                           ;
;     -- PLLs                                 ; 1                                           ;
;                                             ;                                             ;
; Maximum fan-out node                        ; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|clk_pix_p ;
; Maximum fan-out                             ; 54                                          ;
; Total fan-out                               ; 825                                         ;
; Average fan-out                             ; 2.64                                        ;
+---------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                                               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                           ; Entity Name                  ; Library Name ;
+--------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |hdmi_test                                                               ; 161 (50)            ; 126 (39)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 9    ; 0            ; 0          ; |hdmi_test                                                                                                                                                                    ; hdmi_test                    ; work         ;
;    |hw_qsys:hw_qsys_inst|                                                ; 111 (0)             ; 87 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst                                                                                                                                               ; hw_qsys                      ; hw_qsys      ;
;       |hdmi_st:hdmi|                                                     ; 111 (55)            ; 87 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi                                                                                                                                  ; hdmi_st                      ; hw_qsys      ;
;          |tmds_encoder:tmds_encoder_blue|                                ; 14 (14)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_encoder:tmds_encoder_blue                                                                                                   ; tmds_encoder                 ; work         ;
;          |tmds_encoder:tmds_encoder_green|                               ; 14 (14)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_encoder:tmds_encoder_green                                                                                                  ; tmds_encoder                 ; work         ;
;          |tmds_encoder:tmds_encoder_red|                                 ; 15 (15)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_encoder:tmds_encoder_red                                                                                                    ; tmds_encoder                 ; work         ;
;          |tmds_serial:tmds_serial_blue|                                  ; 7 (7)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue                                                                                                     ; tmds_serial                  ; work         ;
;             |ddio:ddio_inst_inv|                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst_inv                                                                                  ; ddio                         ; work         ;
;                |altera_gpio_lite:ddio_inst|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst                                                       ; altera_gpio_lite             ; work         ;
;                   |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i  ; altgpio_one_bit              ; work         ;
;             |ddio:ddio_inst|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst                                                                                      ; ddio                         ; work         ;
;                |altera_gpio_lite:ddio_inst|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst|altera_gpio_lite:ddio_inst                                                           ; altera_gpio_lite             ; work         ;
;                   |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i      ; altgpio_one_bit              ; work         ;
;          |tmds_serial:tmds_serial_green|                                 ; 3 (3)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green                                                                                                    ; tmds_serial                  ; work         ;
;             |ddio:ddio_inst_inv|                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst_inv                                                                                 ; ddio                         ; work         ;
;                |altera_gpio_lite:ddio_inst|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst                                                      ; altera_gpio_lite             ; work         ;
;                   |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ; altgpio_one_bit              ; work         ;
;             |ddio:ddio_inst|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst                                                                                     ; ddio                         ; work         ;
;                |altera_gpio_lite:ddio_inst|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst|altera_gpio_lite:ddio_inst                                                          ; altera_gpio_lite             ; work         ;
;                   |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i     ; altgpio_one_bit              ; work         ;
;          |tmds_serial:tmds_serial_red|                                   ; 3 (3)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red                                                                                                      ; tmds_serial                  ; work         ;
;             |ddio:ddio_inst_inv|                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst_inv                                                                                   ; ddio                         ; work         ;
;                |altera_gpio_lite:ddio_inst|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst                                                        ; altera_gpio_lite             ; work         ;
;                   |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i   ; altgpio_one_bit              ; work         ;
;             |ddio:ddio_inst|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst                                                                                       ; ddio                         ; work         ;
;                |altera_gpio_lite:ddio_inst|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst|altera_gpio_lite:ddio_inst                                                            ; altera_gpio_lite             ; work         ;
;                   |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i       ; altgpio_one_bit              ; work         ;
;       |hw_qsys_altpll_0:altpll_0|                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0                                                                                                                     ; hw_qsys_altpll_0             ; hw_qsys      ;
;          |hw_qsys_altpll_0_altpll_lsf2:sd1|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hdmi_test|hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0|hw_qsys_altpll_0_altpll_lsf2:sd1                                                                                    ; hw_qsys_altpll_0_altpll_lsf2 ; hw_qsys      ;
+--------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                   ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                            ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                    ; 18.0    ; N/A          ; N/A          ; |hdmi_test|hw_qsys:hw_qsys_inst                                            ; hw_qsys.qsys    ;
; Altera ; altpll                  ; 18.0    ; N/A          ; N/A          ; |hdmi_test|hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0                  ; hw_qsys.qsys    ;
; Altera ; altera_reset_controller ; 18.0    ; N/A          ; N/A          ; |hdmi_test|hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller     ; hw_qsys.qsys    ;
; Altera ; altera_reset_controller ; 18.0    ; N/A          ; N/A          ; |hdmi_test|hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller_001 ; hw_qsys.qsys    ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                                                                                   ; Reason for Removal                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|i[0]                                                                             ; Stuck at GND due to stuck port data_in                                               ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|i[0]                                                                            ; Stuck at GND due to stuck port data_in                                               ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|i[0]                                                                              ; Stuck at GND due to stuck port data_in                                               ;
; hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0|prev_reset                                                                                       ; Stuck at GND due to stuck port data_in                                               ;
; hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  ; Lost fanout                                                                          ;
; hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1] ; Lost fanout                                                                          ;
; data[1..7]                                                                                                                                      ; Merged with data[0]                                                                  ;
; data[9..15]                                                                                                                                     ; Merged with data[8]                                                                  ;
; data[17..23]                                                                                                                                    ; Merged with data[16]                                                                 ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|blue[0..3,5..7]                                                                                               ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|blue[4]                                ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|green[1..7]                                                                                                   ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|green[0]                               ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|red[1..7]                                                                                                     ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|red[0]                                 ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|i[3]                                                                            ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|i[3]      ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|i[3]                                                                              ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|i[3]      ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|i[2]                                                                            ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|i[2]      ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|i[2]                                                                              ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|i[2]      ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|i[1]                                                                            ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|i[1]      ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|i[1]                                                                              ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|i[1]      ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_encoder:tmds_encoder_red|out[3,5,7]                                                                      ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_encoder:tmds_encoder_red|out[1]   ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_encoder:tmds_encoder_red|out[4,6]                                                                        ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_encoder:tmds_encoder_red|out[2]   ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_encoder:tmds_encoder_green|out[3,5,7]                                                                    ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_encoder:tmds_encoder_green|out[1] ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_encoder:tmds_encoder_green|out[4,6]                                                                      ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_encoder:tmds_encoder_green|out[2] ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_encoder:tmds_encoder_blue|out[3,5,7]                                                                     ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_encoder:tmds_encoder_blue|out[1]  ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_encoder:tmds_encoder_blue|out[4,6]                                                                       ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_encoder:tmds_encoder_blue|out[2]  ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|s[3,5,7]                                                                          ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|s[1]       ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|s[4,6]                                                                            ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|s[2]       ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|s[3,5,7]                                                                        ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|s[1]     ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|s[4,6]                                                                          ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|s[2]     ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|s[3,5,7]                                                                         ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|s[1]      ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|s[4,6]                                                                           ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|s[2]      ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|sd[3,5,7]                                                                         ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|sd[1]      ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|sd[4,6]                                                                           ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|sd[2]      ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|sd[3,5,7]                                                                       ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|sd[1]    ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|sd[4,6]                                                                         ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|sd[2]    ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|sd[3,5,7]                                                                        ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|sd[1]     ;
; hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|sd[4,6]                                                                          ; Merged with hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|sd[2]     ;
; Total Number of Removed Registers = 100                                                                                                         ;                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                             ;
+-----------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                                          ;
+-----------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0|prev_reset ; Stuck at GND              ; hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, ;
;                                                           ; due to stuck port data_in ; hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],  ;
;                                                           ;                           ; hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   ;
+-----------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 126   ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 50    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |hdmi_test|hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|Mux1 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0 ;
+----------------+-------+------+---------------------------------------+
; Assignment     ; Value ; From ; To                                    ;
+----------------+-------+------+---------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                            ;
+----------------+-------+------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0|hw_qsys_altpll_0_stdsync_sv6:stdsync2|hw_qsys_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                   ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                             ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                       ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                                 ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                     ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                               ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                         ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                                   ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                    ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                              ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                        ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                                  ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi ;
+------------------+-------+-----------------------------------------------------+
; Parameter Name   ; Value ; Type                                                ;
+------------------+-------+-----------------------------------------------------+
; horz_front_porch ; 18    ; Signed Integer                                      ;
; horz_sync        ; 60    ; Signed Integer                                      ;
; horz_back_porch  ; 112   ; Signed Integer                                      ;
; horz_pix         ; 1024  ; Signed Integer                                      ;
; vert_front_porch ; 18    ; Signed Integer                                      ;
; vert_sync        ; 60    ; Signed Integer                                      ;
; vert_back_porch  ; 112   ; Signed Integer                                      ;
; vert_pix         ; 600   ; Signed Integer                                      ;
+------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst|altera_gpio_lite:ddio_inst ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                       ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                     ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                     ;
; REGISTER_MODE                            ; ddr          ; String                                                                                     ;
; SIZE                                     ; 1            ; Signed Integer                                                                             ;
; ASYNC_MODE                               ; none         ; String                                                                                     ;
; SYNC_MODE                                ; none         ; String                                                                                     ;
; BUS_HOLD                                 ; false        ; String                                                                                     ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                     ;
; INVERT_OUTPUT                            ; false        ; String                                                                                     ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                     ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                     ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                     ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                     ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                     ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                     ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                                     ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                     ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                                     ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                     ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                     ;
; ENABLE_OE_PORT                           ; false        ; String                                                                                     ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                     ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                                     ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                     ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                     ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                            ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                                          ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                          ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                          ;
; ASYNC_MODE                               ; none         ; String                                                                                                                                          ;
; SYNC_MODE                                ; none         ; String                                                                                                                                          ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                          ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                          ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                          ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                          ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                          ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                          ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                          ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                          ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                          ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                          ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                          ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                          ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                          ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                          ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                          ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                          ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                          ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                           ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                         ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                         ;
; REGISTER_MODE                            ; ddr          ; String                                                                                         ;
; SIZE                                     ; 1            ; Signed Integer                                                                                 ;
; ASYNC_MODE                               ; none         ; String                                                                                         ;
; SYNC_MODE                                ; none         ; String                                                                                         ;
; BUS_HOLD                                 ; false        ; String                                                                                         ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                         ;
; INVERT_OUTPUT                            ; false        ; String                                                                                         ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                         ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                         ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                         ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                         ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                         ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                         ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                                         ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                         ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                                         ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                         ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                         ;
; ENABLE_OE_PORT                           ; false        ; String                                                                                         ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                         ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                                         ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                         ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                         ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                                ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                                              ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                              ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                              ;
; ASYNC_MODE                               ; none         ; String                                                                                                                                              ;
; SYNC_MODE                                ; none         ; String                                                                                                                                              ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                              ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                              ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                              ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                              ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                              ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                              ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                              ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                              ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                              ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                              ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                              ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                              ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                              ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                              ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                              ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                              ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                              ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst|altera_gpio_lite:ddio_inst ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                         ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                       ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                       ;
; REGISTER_MODE                            ; ddr          ; String                                                                                       ;
; SIZE                                     ; 1            ; Signed Integer                                                                               ;
; ASYNC_MODE                               ; none         ; String                                                                                       ;
; SYNC_MODE                                ; none         ; String                                                                                       ;
; BUS_HOLD                                 ; false        ; String                                                                                       ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                       ;
; INVERT_OUTPUT                            ; false        ; String                                                                                       ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                       ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                       ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                       ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                       ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                       ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                       ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                                       ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                       ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                                       ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                       ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                       ;
; ENABLE_OE_PORT                           ; false        ; String                                                                                       ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                       ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                                       ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                       ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                       ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                              ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                                            ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                            ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                            ;
; ASYNC_MODE                               ; none         ; String                                                                                                                                            ;
; SYNC_MODE                                ; none         ; String                                                                                                                                            ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                            ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                            ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                            ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                            ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                            ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                            ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                            ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                            ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                            ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                            ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                            ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                            ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                            ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                            ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                            ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                            ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                            ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                             ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                           ;
; REGISTER_MODE                            ; ddr          ; String                                                                                           ;
; SIZE                                     ; 1            ; Signed Integer                                                                                   ;
; ASYNC_MODE                               ; none         ; String                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                           ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                           ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                           ;
; ENABLE_OE_PORT                           ; false        ; String                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                           ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                           ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_green|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                                  ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                                                ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                                ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                                ;
; ASYNC_MODE                               ; none         ; String                                                                                                                                                ;
; SYNC_MODE                                ; none         ; String                                                                                                                                                ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                                ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                                ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                                ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                                ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                                ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                                ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                                ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                                ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                                ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                                ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                                ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                                ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                                ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                                ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                                ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                                ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                                ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst|altera_gpio_lite:ddio_inst ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                        ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                      ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                      ;
; REGISTER_MODE                            ; ddr          ; String                                                                                      ;
; SIZE                                     ; 1            ; Signed Integer                                                                              ;
; ASYNC_MODE                               ; none         ; String                                                                                      ;
; SYNC_MODE                                ; none         ; String                                                                                      ;
; BUS_HOLD                                 ; false        ; String                                                                                      ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                      ;
; INVERT_OUTPUT                            ; false        ; String                                                                                      ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                      ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                      ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                      ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                      ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                      ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                      ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                                      ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                      ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                                      ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                      ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                      ;
; ENABLE_OE_PORT                           ; false        ; String                                                                                      ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                      ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                                      ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                      ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                      ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                             ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                                           ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                           ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                           ;
; ASYNC_MODE                               ; none         ; String                                                                                                                                           ;
; SYNC_MODE                                ; none         ; String                                                                                                                                           ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                           ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                           ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                           ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                           ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                           ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                           ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                           ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                           ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                           ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                           ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                           ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                           ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                           ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                           ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                           ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                           ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                           ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                            ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                          ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                          ;
; REGISTER_MODE                            ; ddr          ; String                                                                                          ;
; SIZE                                     ; 1            ; Signed Integer                                                                                  ;
; ASYNC_MODE                               ; none         ; String                                                                                          ;
; SYNC_MODE                                ; none         ; String                                                                                          ;
; BUS_HOLD                                 ; false        ; String                                                                                          ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                          ;
; INVERT_OUTPUT                            ; false        ; String                                                                                          ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                          ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                          ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                          ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                          ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                          ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                          ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                                          ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                          ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                                          ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                          ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                          ;
; ENABLE_OE_PORT                           ; false        ; String                                                                                          ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                          ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                                          ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                          ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                          ;
+------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_blue|ddio:ddio_inst_inv|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                                 ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                                               ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                               ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                               ;
; ASYNC_MODE                               ; none         ; String                                                                                                                                               ;
; SYNC_MODE                                ; none         ; String                                                                                                                                               ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                               ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                               ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                               ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                               ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                               ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                               ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                               ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                               ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                               ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                               ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                               ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                               ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                               ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                               ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                               ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                               ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                               ;
+------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+--------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                ;
+----------------+--------+----------+--------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                           ;
+----------------+--------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                            ;
+----------------+--------+----------+----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                       ;
+----------------+--------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0|hw_qsys_altpll_0_altpll_lsf2:sd1" ;
+----------+-------+----------+-------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                       ;
+----------+-------+----------+-------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                  ;
+----------+-------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0" ;
+--------------------+--------+----------+-----------------------------------+
; Port               ; Type   ; Severity ; Details                           ;
+--------------------+--------+----------+-----------------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected            ;
; write              ; Input  ; Info     ; Explicitly unconnected            ;
; address            ; Input  ; Info     ; Explicitly unconnected            ;
; readdata           ; Output ; Info     ; Explicitly unconnected            ;
; writedata          ; Input  ; Info     ; Explicitly unconnected            ;
; scandone           ; Output ; Info     ; Explicitly unconnected            ;
; scandataout        ; Output ; Info     ; Explicitly unconnected            ;
; c3                 ; Output ; Info     ; Explicitly unconnected            ;
; c4                 ; Output ; Info     ; Explicitly unconnected            ;
; areset             ; Input  ; Info     ; Stuck at GND                      ;
; locked             ; Output ; Info     ; Explicitly unconnected            ;
; phasedone          ; Output ; Info     ; Explicitly unconnected            ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                      ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                      ;
; phasestep          ; Input  ; Info     ; Stuck at GND                      ;
; scanclk            ; Input  ; Info     ; Stuck at GND                      ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                      ;
; scandata           ; Input  ; Info     ; Stuck at GND                      ;
; configupdate       ; Input  ; Info     ; Stuck at GND                      ;
+--------------------+--------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hw_qsys:hw_qsys_inst"                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_reset_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sink_ready    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 9                           ;
; cycloneiii_ff         ; 126                         ;
;     ENA               ; 18                          ;
;     ENA SCLR          ; 32                          ;
;     SCLR              ; 12                          ;
;     plain             ; 64                          ;
; cycloneiii_io_obuf    ; 6                           ;
; cycloneiii_lcell_comb ; 162                         ;
;     arith             ; 63                          ;
;         2 data inputs ; 51                          ;
;         3 data inputs ; 12                          ;
;     normal            ; 99                          ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 47                          ;
; cycloneiii_pll        ; 1                           ;
; fiftyfivenm_ddio_out  ; 6                           ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.14                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Dec  8 14:20:39 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hdmi_test -c hdmi_test
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/hw_qsys.v
    Info (12023): Found entity 1: hw_qsys File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/hw_qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hdmi_st.sv
    Info (12023): Found entity 1: hdmi_st File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hdmi_st.sv Line: 4
Info (12021): Found 4 design units, including 4 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v
    Info (12023): Found entity 1: hw_qsys_altpll_0_dffpipe_l2c File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v Line: 37
    Info (12023): Found entity 2: hw_qsys_altpll_0_stdsync_sv6 File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v Line: 98
    Info (12023): Found entity 3: hw_qsys_altpll_0_altpll_lsf2 File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v Line: 130
    Info (12023): Found entity 4: hw_qsys_altpll_0 File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v Line: 221
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_test.sv
    Info (12023): Found entity 1: hdmi_test File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hdmi_test.sv Line: 4
Info (12127): Elaborating entity "hdmi_test" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at hdmi_test.sv(45): truncated value with size 32 to match size of target (17) File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hdmi_test.sv Line: 45
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (12128): Elaborating entity "hw_qsys" for hierarchy "hw_qsys:hw_qsys_inst" File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hdmi_test.sv Line: 73
Info (12128): Elaborating entity "hw_qsys_altpll_0" for hierarchy "hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0" File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/hw_qsys.v Line: 58
Info (12128): Elaborating entity "hw_qsys_altpll_0_stdsync_sv6" for hierarchy "hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0|hw_qsys_altpll_0_stdsync_sv6:stdsync2" File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v Line: 292
Info (12128): Elaborating entity "hw_qsys_altpll_0_dffpipe_l2c" for hierarchy "hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0|hw_qsys_altpll_0_stdsync_sv6:stdsync2|hw_qsys_altpll_0_dffpipe_l2c:dffpipe3" File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v Line: 116
Info (12128): Elaborating entity "hw_qsys_altpll_0_altpll_lsf2" for hierarchy "hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0|hw_qsys_altpll_0_altpll_lsf2:sd1" File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v Line: 298
Info (12128): Elaborating entity "hdmi_st" for hierarchy "hw_qsys:hw_qsys_inst|hdmi_st:hdmi" File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/hw_qsys.v Line: 90
Warning (12125): Using design file /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/tmds_encoder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: tmds_encoder File: /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/tmds_encoder.sv Line: 4
Info (12128): Elaborating entity "tmds_encoder" for hierarchy "hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_encoder:tmds_encoder_red" File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hdmi_st.sv Line: 110
Warning (10230): Verilog HDL assignment warning at tmds_encoder.sv(25): truncated value with size 32 to match size of target (1) File: /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/tmds_encoder.sv Line: 25
Warning (12125): Using design file /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/tmds_serial.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: tmds_serial File: /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/tmds_serial.sv Line: 4
Info (12128): Elaborating entity "tmds_serial" for hierarchy "hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red" File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hdmi_st.sv Line: 112
Warning (12125): Using design file /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ddio File: /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio.v Line: 8
Info (12128): Elaborating entity "ddio" for hierarchy "hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst" File: /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/tmds_serial.sv Line: 11
Warning (12125): Using design file /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio/altera_gpio_lite.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: altgpio_one_bit File: /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio/altera_gpio_lite.sv Line: 16
    Info (12023): Found entity 2: altera_gpio_lite File: /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio/altera_gpio_lite.sv Line: 940
Info (12128): Elaborating entity "altera_gpio_lite" for hierarchy "hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst|altera_gpio_lite:ddio_inst" File: /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio.v Line: 63
Info (12128): Elaborating entity "altgpio_one_bit" for hierarchy "hw_qsys:hw_qsys_inst|hdmi_st:hdmi|tmds_serial:tmds_serial_red|ddio:ddio_inst|altera_gpio_lite:ddio_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i" File: /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio/altera_gpio_lite.sv Line: 1115
Warning (10036): Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object "nsleep_in" assigned a value but never read File: /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio/altera_gpio_lite.sv Line: 82
Warning (10036): Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object "oe_outclocken_wire" assigned a value but never read File: /home/user/Projects/max10/hdmi/avalon_st/hdmi_ip/ddio/altera_gpio_lite.sv Line: 334
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller" File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/hw_qsys.v Line: 153
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "hw_qsys:hw_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/altera_reset_controller.v Line: 220
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "hw_qsys:hw_qsys_inst|hw_qsys_altpll_0:altpll_0|hw_qsys_altpll_0_altpll_lsf2:sd1|pll7" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: /home/user/Projects/max10/hdmi/avalon_st/hw_test/hw_qsys/synthesis/submodules/hw_qsys_altpll_0.v Line: 150
Info (21057): Implemented 216 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 200 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 988 megabytes
    Info: Processing ended: Fri Dec  8 14:20:50 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:22


