Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 25 10:32:21 2020
| Host         : DESKTOP-NONICP7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pwm16_control_sets_placed.rpt
| Design       : pwm16
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              50 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------+------------------+------------------+----------------+
| ~clk_IBUF_BUFG | p_0_in             | pwm_i_1_n_0      |                1 |              1 |
| ~clk_IBUF_BUFG | p_1_out[0]         | reset_IBUF       |                1 |              1 |
| ~clk_IBUF_BUFG | counter[0]_i_1_n_0 | pwm_i_1_n_0      |                4 |             16 |
| ~clk_IBUF_BUFG | midcount           | reset_IBUF       |                4 |             16 |
| ~clk_IBUF_BUFG | maxcount           | reset_IBUF       |                4 |             16 |
+----------------+--------------------+------------------+------------------+----------------+


