Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Jun 19 15:55:05 2019
| Host         : joe-ubu-vm running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -file sensors96b_wrapper_utilization_placed.rpt -pb sensors96b_wrapper_utilization_placed.pb
| Design       : sensors96b_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 3717 |     0 |     70560 |  5.27 |
|   LUT as Logic             | 3153 |     0 |     70560 |  4.47 |
|   LUT as Memory            |  564 |     0 |     28800 |  1.96 |
|     LUT as Distributed RAM |  128 |     0 |           |       |
|     LUT as Shift Register  |  436 |     0 |           |       |
| CLB Registers              | 5157 |     0 |    141120 |  3.65 |
|   Register as Flip Flop    | 5157 |     0 |    141120 |  3.65 |
|   Register as Latch        |    0 |     0 |    141120 |  0.00 |
| CARRY8                     |  142 |     0 |      8820 |  1.61 |
| F7 Muxes                   |  135 |     0 |     35280 |  0.38 |
| F8 Muxes                   |   66 |     0 |     17640 |  0.37 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 175   |          Yes |         Set |            - |
| 4982  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       |  840 |     0 |      8820 |  9.52 |
|   CLBL                                    |  541 |     0 |           |       |
|   CLBM                                    |  299 |     0 |           |       |
| LUT as Logic                              | 3153 |     0 |     70560 |  4.47 |
|   using O5 output only                    |  102 |       |           |       |
|   using O6 output only                    | 2165 |       |           |       |
|   using O5 and O6                         |  886 |       |           |       |
| LUT as Memory                             |  564 |     0 |     28800 |  1.96 |
|   LUT as Distributed RAM                  |  128 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |    0 |       |           |       |
|     using O5 and O6                       |  128 |       |           |       |
|   LUT as Shift Register                   |  436 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |  436 |       |           |       |
|     using O5 and O6                       |    0 |       |           |       |
| LUT Flip Flop Pairs                       | 1878 |     0 |     70560 |  2.66 |
|   fully used LUT-FF pairs                 |  691 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 1144 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  917 |       |           |       |
| Unique Control Sets                       |  212 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    1 |     0 |       216 |  0.46 |
|   RAMB36/FIFO*    |    0 |     0 |       216 |  0.00 |
|   RAMB18          |    2 |     0 |       432 |  0.46 |
|     RAMB18E2 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   24 |     0 |       360 |  6.67 |
|   DSP48E2 only |   24 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   14 |    14 |        82 | 17.07 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    6 |     6 |        12 | 50.00 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    2 |       |           |       |
| HDIOB_S          |    8 |     8 |        12 | 66.67 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    4 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       196 |  1.02 |
|   BUFGCE             |    1 |     0 |        88 |  1.14 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4982 |            Register |
| LUT3     | 1291 |                 CLB |
| LUT6     |  929 |                 CLB |
| LUT5     |  657 |                 CLB |
| LUT4     |  599 |                 CLB |
| LUT2     |  490 |                 CLB |
| SRLC32E  |  387 |                 CLB |
| RAMD32   |  224 |                 CLB |
| FDSE     |  175 |            Register |
| CARRY8   |  142 |                 CLB |
| MUXF7    |  135 |                 CLB |
| LUT1     |   73 |                 CLB |
| MUXF8    |   66 |                 CLB |
| SRL16E   |   49 |                 CLB |
| RAMS32   |   32 |                 CLB |
| DSP48E2  |   24 |          Arithmetic |
| INBUF    |   10 |                 I/O |
| IBUFCTRL |   10 |              Others |
| OBUFT    |    6 |                 I/O |
| OBUF     |    4 |                 I/O |
| RAMB18E2 |    2 |           Block Ram |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------+------+
|            Ref Name            | Used |
+--------------------------------+------+
| sensors96b_zynq_ultra_ps_e_0_0 |    1 |
| sensors96b_xlconcat_0_0        |    1 |
| sensors96b_xbar_3              |    1 |
| sensors96b_vadd_0_0            |    1 |
| sensors96b_rst_ps8_0_99M_2     |    1 |
| sensors96b_axi_uart16550_0_0   |    1 |
| sensors96b_axi_smc_2           |    1 |
| sensors96b_auto_pc_0           |    1 |
+--------------------------------+------+


