Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 16 19:05:21 2023
| Host         : dell-free running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AutoRotate_timing_summary_routed.rpt -pb AutoRotate_timing_summary_routed.pb -rpx AutoRotate_timing_summary_routed.rpx -warn_on_violation
| Design       : AutoRotate
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    196.357        0.000                      0                   58        0.244        0.000                      0                   58        3.000        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk    {0.000 5.000}        10.000          100.000         
  CLKFBIN  {0.000 5.000}        10.000          100.000         
  clk_out  {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                       8.751        0.000                       0                     2  
  clk_out         196.357        0.000                      0                   58        0.244        0.000                      0                   58       13.360        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack      196.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.357ns  (required time - arrival time)
  Source:                 big_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            big_counter_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.704ns (23.050%)  route 2.350ns (76.950%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          1.721     6.340    clk_out_BUFG
    SLICE_X3Y87          FDSE                                         r  big_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 f  big_counter_reg[6]/Q
                         net (fo=2, routed)           0.821     7.617    big_counter_reg[6]
    SLICE_X2Y88          LUT4 (Prop_lut4_I3_O)        0.124     7.741 r  big_counter[0]_i_4/O
                         net (fo=2, routed)           0.820     8.561    big_counter[0]_i_4_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     8.685 r  big_counter[0]_i_1/O
                         net (fo=23, routed)          0.709     9.394    big_counter[0]_i_1_n_0
    SLICE_X3Y91          FDSE                                         r  big_counter_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          1.604   205.991    clk_out_BUFG
    SLICE_X3Y91          FDSE                                         r  big_counter_reg[20]/C
                         clock pessimism              0.327   206.318    
                         clock uncertainty           -0.138   206.180    
    SLICE_X3Y91          FDSE (Setup_fdse_C_S)       -0.429   205.751    big_counter_reg[20]
  -------------------------------------------------------------------
                         required time                        205.751    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                196.357    

Slack (MET) :             196.357ns  (required time - arrival time)
  Source:                 big_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            big_counter_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.704ns (23.050%)  route 2.350ns (76.950%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          1.721     6.340    clk_out_BUFG
    SLICE_X3Y87          FDSE                                         r  big_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 f  big_counter_reg[6]/Q
                         net (fo=2, routed)           0.821     7.617    big_counter_reg[6]
    SLICE_X2Y88          LUT4 (Prop_lut4_I3_O)        0.124     7.741 r  big_counter[0]_i_4/O
                         net (fo=2, routed)           0.820     8.561    big_counter[0]_i_4_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     8.685 r  big_counter[0]_i_1/O
                         net (fo=23, routed)          0.709     9.394    big_counter[0]_i_1_n_0
    SLICE_X3Y91          FDSE                                         r  big_counter_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          1.604   205.991    clk_out_BUFG
    SLICE_X3Y91          FDSE                                         r  big_counter_reg[21]/C
                         clock pessimism              0.327   206.318    
                         clock uncertainty           -0.138   206.180    
    SLICE_X3Y91          FDSE (Setup_fdse_C_S)       -0.429   205.751    big_counter_reg[21]
  -------------------------------------------------------------------
                         required time                        205.751    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                196.357    

Slack (MET) :             196.357ns  (required time - arrival time)
  Source:                 big_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            big_counter_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.704ns (23.050%)  route 2.350ns (76.950%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          1.721     6.340    clk_out_BUFG
    SLICE_X3Y87          FDSE                                         r  big_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 f  big_counter_reg[6]/Q
                         net (fo=2, routed)           0.821     7.617    big_counter_reg[6]
    SLICE_X2Y88          LUT4 (Prop_lut4_I3_O)        0.124     7.741 r  big_counter[0]_i_4/O
                         net (fo=2, routed)           0.820     8.561    big_counter[0]_i_4_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     8.685 r  big_counter[0]_i_1/O
                         net (fo=23, routed)          0.709     9.394    big_counter[0]_i_1_n_0
    SLICE_X3Y91          FDSE                                         r  big_counter_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          1.604   205.991    clk_out_BUFG
    SLICE_X3Y91          FDSE                                         r  big_counter_reg[22]/C
                         clock pessimism              0.327   206.318    
                         clock uncertainty           -0.138   206.180    
    SLICE_X3Y91          FDSE (Setup_fdse_C_S)       -0.429   205.751    big_counter_reg[22]
  -------------------------------------------------------------------
                         required time                        205.751    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                196.357    

Slack (MET) :             196.378ns  (required time - arrival time)
  Source:                 big_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            big_counter_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.221%)  route 2.328ns (76.779%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 205.990 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          1.721     6.340    clk_out_BUFG
    SLICE_X3Y87          FDSE                                         r  big_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 f  big_counter_reg[6]/Q
                         net (fo=2, routed)           0.821     7.617    big_counter_reg[6]
    SLICE_X2Y88          LUT4 (Prop_lut4_I3_O)        0.124     7.741 r  big_counter[0]_i_4/O
                         net (fo=2, routed)           0.820     8.561    big_counter[0]_i_4_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     8.685 r  big_counter[0]_i_1/O
                         net (fo=23, routed)          0.686     9.371    big_counter[0]_i_1_n_0
    SLICE_X3Y89          FDSE                                         r  big_counter_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          1.603   205.990    clk_out_BUFG
    SLICE_X3Y89          FDSE                                         r  big_counter_reg[12]/C
                         clock pessimism              0.327   206.317    
                         clock uncertainty           -0.138   206.179    
    SLICE_X3Y89          FDSE (Setup_fdse_C_S)       -0.429   205.750    big_counter_reg[12]
  -------------------------------------------------------------------
                         required time                        205.750    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                196.378    

Slack (MET) :             196.378ns  (required time - arrival time)
  Source:                 big_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            big_counter_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.221%)  route 2.328ns (76.779%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 205.990 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          1.721     6.340    clk_out_BUFG
    SLICE_X3Y87          FDSE                                         r  big_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 f  big_counter_reg[6]/Q
                         net (fo=2, routed)           0.821     7.617    big_counter_reg[6]
    SLICE_X2Y88          LUT4 (Prop_lut4_I3_O)        0.124     7.741 r  big_counter[0]_i_4/O
                         net (fo=2, routed)           0.820     8.561    big_counter[0]_i_4_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     8.685 r  big_counter[0]_i_1/O
                         net (fo=23, routed)          0.686     9.371    big_counter[0]_i_1_n_0
    SLICE_X3Y89          FDSE                                         r  big_counter_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          1.603   205.990    clk_out_BUFG
    SLICE_X3Y89          FDSE                                         r  big_counter_reg[13]/C
                         clock pessimism              0.327   206.317    
                         clock uncertainty           -0.138   206.179    
    SLICE_X3Y89          FDSE (Setup_fdse_C_S)       -0.429   205.750    big_counter_reg[13]
  -------------------------------------------------------------------
                         required time                        205.750    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                196.378    

Slack (MET) :             196.378ns  (required time - arrival time)
  Source:                 big_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            big_counter_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.221%)  route 2.328ns (76.779%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 205.990 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          1.721     6.340    clk_out_BUFG
    SLICE_X3Y87          FDSE                                         r  big_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 f  big_counter_reg[6]/Q
                         net (fo=2, routed)           0.821     7.617    big_counter_reg[6]
    SLICE_X2Y88          LUT4 (Prop_lut4_I3_O)        0.124     7.741 r  big_counter[0]_i_4/O
                         net (fo=2, routed)           0.820     8.561    big_counter[0]_i_4_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     8.685 r  big_counter[0]_i_1/O
                         net (fo=23, routed)          0.686     9.371    big_counter[0]_i_1_n_0
    SLICE_X3Y89          FDSE                                         r  big_counter_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          1.603   205.990    clk_out_BUFG
    SLICE_X3Y89          FDSE                                         r  big_counter_reg[14]/C
                         clock pessimism              0.327   206.317    
                         clock uncertainty           -0.138   206.179    
    SLICE_X3Y89          FDSE (Setup_fdse_C_S)       -0.429   205.750    big_counter_reg[14]
  -------------------------------------------------------------------
                         required time                        205.750    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                196.378    

Slack (MET) :             196.378ns  (required time - arrival time)
  Source:                 big_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            big_counter_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.221%)  route 2.328ns (76.779%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 205.990 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          1.721     6.340    clk_out_BUFG
    SLICE_X3Y87          FDSE                                         r  big_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 f  big_counter_reg[6]/Q
                         net (fo=2, routed)           0.821     7.617    big_counter_reg[6]
    SLICE_X2Y88          LUT4 (Prop_lut4_I3_O)        0.124     7.741 r  big_counter[0]_i_4/O
                         net (fo=2, routed)           0.820     8.561    big_counter[0]_i_4_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     8.685 r  big_counter[0]_i_1/O
                         net (fo=23, routed)          0.686     9.371    big_counter[0]_i_1_n_0
    SLICE_X3Y89          FDSE                                         r  big_counter_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          1.603   205.990    clk_out_BUFG
    SLICE_X3Y89          FDSE                                         r  big_counter_reg[15]/C
                         clock pessimism              0.327   206.317    
                         clock uncertainty           -0.138   206.179    
    SLICE_X3Y89          FDSE (Setup_fdse_C_S)       -0.429   205.750    big_counter_reg[15]
  -------------------------------------------------------------------
                         required time                        205.750    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                196.378    

Slack (MET) :             196.386ns  (required time - arrival time)
  Source:                 big_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            big_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.704ns (23.301%)  route 2.317ns (76.699%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          1.721     6.340    clk_out_BUFG
    SLICE_X3Y87          FDSE                                         r  big_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 f  big_counter_reg[6]/Q
                         net (fo=2, routed)           0.821     7.617    big_counter_reg[6]
    SLICE_X2Y88          LUT4 (Prop_lut4_I3_O)        0.124     7.741 r  big_counter[0]_i_4/O
                         net (fo=2, routed)           0.820     8.561    big_counter[0]_i_4_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     8.685 r  big_counter[0]_i_1/O
                         net (fo=23, routed)          0.676     9.361    big_counter[0]_i_1_n_0
    SLICE_X3Y86          FDSE                                         r  big_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          1.600   205.987    clk_out_BUFG
    SLICE_X3Y86          FDSE                                         r  big_counter_reg[0]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X3Y86          FDSE (Setup_fdse_C_S)       -0.429   205.747    big_counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.747    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                196.386    

Slack (MET) :             196.386ns  (required time - arrival time)
  Source:                 big_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            big_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.704ns (23.301%)  route 2.317ns (76.699%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          1.721     6.340    clk_out_BUFG
    SLICE_X3Y87          FDSE                                         r  big_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 f  big_counter_reg[6]/Q
                         net (fo=2, routed)           0.821     7.617    big_counter_reg[6]
    SLICE_X2Y88          LUT4 (Prop_lut4_I3_O)        0.124     7.741 r  big_counter[0]_i_4/O
                         net (fo=2, routed)           0.820     8.561    big_counter[0]_i_4_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     8.685 r  big_counter[0]_i_1/O
                         net (fo=23, routed)          0.676     9.361    big_counter[0]_i_1_n_0
    SLICE_X3Y86          FDSE                                         r  big_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          1.600   205.987    clk_out_BUFG
    SLICE_X3Y86          FDSE                                         r  big_counter_reg[1]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X3Y86          FDSE (Setup_fdse_C_S)       -0.429   205.747    big_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.747    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                196.386    

Slack (MET) :             196.386ns  (required time - arrival time)
  Source:                 big_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            big_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.704ns (23.301%)  route 2.317ns (76.699%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          1.721     6.340    clk_out_BUFG
    SLICE_X3Y87          FDSE                                         r  big_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 f  big_counter_reg[6]/Q
                         net (fo=2, routed)           0.821     7.617    big_counter_reg[6]
    SLICE_X2Y88          LUT4 (Prop_lut4_I3_O)        0.124     7.741 r  big_counter[0]_i_4/O
                         net (fo=2, routed)           0.820     8.561    big_counter[0]_i_4_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     8.685 r  big_counter[0]_i_1/O
                         net (fo=23, routed)          0.676     9.361    big_counter[0]_i_1_n_0
    SLICE_X3Y86          FDSE                                         r  big_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          1.600   205.987    clk_out_BUFG
    SLICE_X3Y86          FDSE                                         r  big_counter_reg[2]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X3Y86          FDSE (Setup_fdse_C_S)       -0.429   205.747    big_counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.747    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                196.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pointer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.251ns (66.993%)  route 0.124ns (33.007%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          0.602     1.866    clk_out_BUFG
    SLICE_X2Y88          FDRE                                         r  pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.148     2.014 r  pointer_reg[1]/Q
                         net (fo=5, routed)           0.124     2.138    pointer_reg__0[1]
    SLICE_X2Y88          LUT4 (Prop_lut4_I2_O)        0.103     2.241 r  pointer[3]_i_2/O
                         net (fo=1, routed)           0.000     2.241    p_0_in[3]
    SLICE_X2Y88          FDRE                                         r  pointer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          0.875     2.418    clk_out_BUFG
    SLICE_X2Y88          FDRE                                         r  pointer_reg[3]/C
                         clock pessimism             -0.551     1.866    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.131     1.997    pointer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pointer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          0.602     1.866    clk_out_BUFG
    SLICE_X2Y88          FDRE                                         r  pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.148     2.014 r  pointer_reg[1]/Q
                         net (fo=5, routed)           0.124     2.138    pointer_reg__0[1]
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.099     2.237 r  pointer[2]_i_1/O
                         net (fo=1, routed)           0.000     2.237    p_0_in[2]
    SLICE_X2Y88          FDRE                                         r  pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          0.875     2.418    clk_out_BUFG
    SLICE_X2Y88          FDRE                                         r  pointer_reg[2]/C
                         clock pessimism             -0.551     1.866    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.121     1.987    pointer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_anodes_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_anodes_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.654%)  route 0.189ns (50.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          0.602     1.866    clk_out_BUFG
    SLICE_X1Y89          FDSE                                         r  count_anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDSE (Prop_fdse_C_Q)         0.141     2.007 r  count_anodes_reg[2]/Q
                         net (fo=9, routed)           0.189     2.196    count_anodes_reg__0[2]
    SLICE_X1Y88          LUT4 (Prop_lut4_I3_O)        0.045     2.241 r  count_anodes[3]_i_1/O
                         net (fo=1, routed)           0.000     2.241    count_anodes0[3]
    SLICE_X1Y88          FDSE                                         r  count_anodes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          0.875     2.418    clk_out_BUFG
    SLICE_X1Y88          FDSE                                         r  count_anodes_reg[3]/C
                         clock pessimism             -0.535     1.882    
    SLICE_X1Y88          FDSE (Hold_fdse_C_D)         0.091     1.973    count_anodes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 big_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            big_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          0.600     1.864    clk_out_BUFG
    SLICE_X3Y86          FDSE                                         r  big_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDSE (Prop_fdse_C_Q)         0.141     2.005 f  big_counter_reg[3]/Q
                         net (fo=3, routed)           0.170     2.176    big_counter_reg[3]
    SLICE_X3Y86          LUT1 (Prop_lut1_I0_O)        0.045     2.221 r  big_counter[0]_i_8/O
                         net (fo=1, routed)           0.000     2.221    big_counter[0]_i_8_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.284 r  big_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.284    big_counter_reg[0]_i_2_n_4
    SLICE_X3Y86          FDSE                                         r  big_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          0.872     2.415    clk_out_BUFG
    SLICE_X3Y86          FDSE                                         r  big_counter_reg[3]/C
                         clock pessimism             -0.550     1.864    
    SLICE_X3Y86          FDSE (Hold_fdse_C_D)         0.105     1.969    big_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 big_counter_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            big_counter_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          0.602     1.866    clk_out_BUFG
    SLICE_X3Y88          FDSE                                         r  big_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDSE (Prop_fdse_C_Q)         0.141     2.007 f  big_counter_reg[11]/Q
                         net (fo=2, routed)           0.170     2.178    big_counter_reg[11]
    SLICE_X3Y88          LUT1 (Prop_lut1_I0_O)        0.045     2.223 r  big_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     2.223    big_counter[8]_i_2_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.286 r  big_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.286    big_counter_reg[8]_i_1_n_4
    SLICE_X3Y88          FDSE                                         r  big_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          0.875     2.418    clk_out_BUFG
    SLICE_X3Y88          FDSE                                         r  big_counter_reg[11]/C
                         clock pessimism             -0.551     1.866    
    SLICE_X3Y88          FDSE (Hold_fdse_C_D)         0.105     1.971    big_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 big_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            big_counter_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          0.602     1.866    clk_out_BUFG
    SLICE_X3Y89          FDSE                                         r  big_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDSE (Prop_fdse_C_Q)         0.141     2.007 f  big_counter_reg[15]/Q
                         net (fo=3, routed)           0.170     2.178    big_counter_reg[15]
    SLICE_X3Y89          LUT1 (Prop_lut1_I0_O)        0.045     2.223 r  big_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     2.223    big_counter[12]_i_2_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.286 r  big_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.286    big_counter_reg[12]_i_1_n_4
    SLICE_X3Y89          FDSE                                         r  big_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          0.875     2.418    clk_out_BUFG
    SLICE_X3Y89          FDSE                                         r  big_counter_reg[15]/C
                         clock pessimism             -0.551     1.866    
    SLICE_X3Y89          FDSE (Hold_fdse_C_D)         0.105     1.971    big_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 big_counter_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            big_counter_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          0.603     1.867    clk_out_BUFG
    SLICE_X3Y90          FDSE                                         r  big_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.141     2.008 f  big_counter_reg[19]/Q
                         net (fo=3, routed)           0.170     2.179    big_counter_reg[19]
    SLICE_X3Y90          LUT1 (Prop_lut1_I0_O)        0.045     2.224 r  big_counter[16]_i_2/O
                         net (fo=1, routed)           0.000     2.224    big_counter[16]_i_2_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.287 r  big_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.287    big_counter_reg[16]_i_1_n_4
    SLICE_X3Y90          FDSE                                         r  big_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          0.876     2.419    clk_out_BUFG
    SLICE_X3Y90          FDSE                                         r  big_counter_reg[19]/C
                         clock pessimism             -0.551     1.867    
    SLICE_X3Y90          FDSE (Hold_fdse_C_D)         0.105     1.972    big_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 big_counter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            big_counter_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          0.601     1.865    clk_out_BUFG
    SLICE_X3Y87          FDSE                                         r  big_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.141     2.006 f  big_counter_reg[7]/Q
                         net (fo=2, routed)           0.170     2.177    big_counter_reg[7]
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.045     2.222 r  big_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.222    big_counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.285 r  big_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.285    big_counter_reg[4]_i_1_n_4
    SLICE_X3Y87          FDSE                                         r  big_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          0.873     2.416    clk_out_BUFG
    SLICE_X3Y87          FDSE                                         r  big_counter_reg[7]/C
                         clock pessimism             -0.550     1.865    
    SLICE_X3Y87          FDSE (Hold_fdse_C_D)         0.105     1.970    big_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 big_counter_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            big_counter_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          0.602     1.866    clk_out_BUFG
    SLICE_X3Y89          FDSE                                         r  big_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDSE (Prop_fdse_C_Q)         0.141     2.007 f  big_counter_reg[12]/Q
                         net (fo=2, routed)           0.167     2.175    big_counter_reg[12]
    SLICE_X3Y89          LUT1 (Prop_lut1_I0_O)        0.045     2.220 r  big_counter[12]_i_5/O
                         net (fo=1, routed)           0.000     2.220    big_counter[12]_i_5_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.290 r  big_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.290    big_counter_reg[12]_i_1_n_7
    SLICE_X3Y89          FDSE                                         r  big_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          0.875     2.418    clk_out_BUFG
    SLICE_X3Y89          FDSE                                         r  big_counter_reg[12]/C
                         clock pessimism             -0.551     1.866    
    SLICE_X3Y89          FDSE (Hold_fdse_C_D)         0.105     1.971    big_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 big_counter_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            big_counter_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          0.603     1.867    clk_out_BUFG
    SLICE_X3Y90          FDSE                                         r  big_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.141     2.008 f  big_counter_reg[16]/Q
                         net (fo=2, routed)           0.167     2.176    big_counter_reg[16]
    SLICE_X3Y90          LUT1 (Prop_lut1_I0_O)        0.045     2.221 r  big_counter[16]_i_5/O
                         net (fo=1, routed)           0.000     2.221    big_counter[16]_i_5_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.291 r  big_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.291    big_counter_reg[16]_i_1_n_7
    SLICE_X3Y90          FDSE                                         r  big_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=31, routed)          0.876     2.419    clk_out_BUFG
    SLICE_X3Y90          FDSE                                         r  big_counter_reg[16]/C
                         clock pessimism             -0.551     1.867    
    SLICE_X3Y90          FDSE (Hold_fdse_C_D)         0.105     1.972    big_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_out_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X3Y86      big_counter_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X3Y88      big_counter_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X3Y88      big_counter_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X3Y89      big_counter_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X3Y89      big_counter_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X3Y89      big_counter_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X3Y89      big_counter_reg[15]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X3Y90      big_counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y86      big_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y86      big_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y86      big_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y86      big_counter_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y86      big_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y88      big_counter_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y88      big_counter_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y86      big_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y91      big_counter_reg[20]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y91      big_counter_reg[21]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y88      big_counter_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y88      big_counter_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y89      big_counter_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y89      big_counter_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y89      big_counter_reg[14]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y89      big_counter_reg[15]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y88      big_counter_reg[8]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y88      big_counter_reg[9]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X1Y88      count_anodes_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      count_anodes_reg[1]/C



