@use $UVMF_PROJECT_DIR/rtl/verilog/verilog_dut.vinfo
@use $UVMF_PROJECT_DIR/tb/parameters/subsys_parameters_pkg.vinfo
@use $UVMF_HOME/uvmf_base_pkg/uvmf_base_pkg_hdl.vinfo
@use $UVMF_VIP_LIBRARY_HOME/interface_packages/apb_m_pkg/apb_m_bfm.vinfo
@use $UVMF_VIP_LIBRARY_HOME/interface_packages/axi_m_pkg/axi_m_bfm.vinfo
@use $UVMF_VIP_LIBRARY_HOME/interface_packages/spi_s_pkg/spi_s_bfm.vinfo
@use $UVMF_VIP_LIBRARY_HOME/interface_packages/spi_m_pkg/spi_m_bfm.vinfo
@use $UVMF_VIP_LIBRARY_HOME/interface_packages/wb_s_pkg/wb_s_bfm.vinfo
hdl_top.sv
