// Seed: 236735408
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_8(
      .id_0(), .id_1(1)
  );
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input tri1 id_2,
    output wor id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri0 id_6,
    input uwire id_7,
    input supply1 id_8
);
  assign id_1 = id_5;
  nor primCall (id_3, id_2, id_11, id_7, id_8, id_6, id_12, id_10, id_5);
  wire id_10;
  assign id_0 = 1'b0;
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11,
      id_12,
      id_11,
      id_11
  );
endmodule
