<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/ucb_bus_out.v.html" target="file-frame">third_party/tests/utd-sv/ucb_bus_out.v</a>
defines: 
time_elapsed: 0.065s
ram usage: 10592 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/ucb_bus_out.v.html" target="file-frame">third_party/tests/utd-sv/ucb_bus_out.v</a>
module ucb_bus_out (
	vld,
	data,
	outdata_buf_busy,
	clk,
	rst_l,
	stall,
	outdata_buf_in,
	outdata_vec_in,
	outdata_buf_wr
);
	parameter UCB_BUS_WIDTH = 32;
	parameter REG_WIDTH = 64;
	input clk;
	input rst_l;
	output vld;
	output [UCB_BUS_WIDTH - 1:0] data;
	input stall;
	output outdata_buf_busy;
	input [REG_WIDTH + 63:0] outdata_buf_in;
	input [((REG_WIDTH + 64) / UCB_BUS_WIDTH) - 1:0] outdata_vec_in;
	input outdata_buf_wr;
	wire stall_d1;
	wire [((REG_WIDTH + 64) / UCB_BUS_WIDTH) - 1:0] outdata_vec;
	wire [((REG_WIDTH + 64) / UCB_BUS_WIDTH) - 1:0] outdata_vec_next;
	wire [REG_WIDTH + 63:0] outdata_buf;
	wire [REG_WIDTH + 63:0] outdata_buf_next;
	wire load_outdata;
	wire shift_outdata;
	assign vld = outdata_vec[0];
	assign data = outdata_buf[UCB_BUS_WIDTH - 1:0];
	dffrl_ns #(1) stall_d1_ff(
		.din(stall),
		.clk(clk),
		.rst_l(rst_l),
		.q(stall_d1)
	);
	assign load_outdata = outdata_buf_wr &amp; ~outdata_buf_busy;
	assign outdata_buf_busy = outdata_vec[0] | stall_d1;
	assign shift_outdata = outdata_vec[0] &amp; ~stall_d1;
	assign outdata_vec_next = (load_outdata ? outdata_vec_in : (shift_outdata ? outdata_vec &gt;&gt; 1 : outdata_vec));
	dffrl_ns #((REG_WIDTH + 64) / UCB_BUS_WIDTH) outdata_vec_ff(
		.din(outdata_vec_next),
		.clk(clk),
		.rst_l(rst_l),
		.q(outdata_vec)
	);
	assign outdata_buf_next = (load_outdata ? outdata_buf_in : (shift_outdata ? outdata_buf &gt;&gt; UCB_BUS_WIDTH : outdata_buf));
	dff_ns #(REG_WIDTH + 64) outdata_buf_ff(
		.din(outdata_buf_next),
		.clk(clk),
		.q(outdata_buf)
	);
endmodule

</pre>
</body>