# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project.srcs/sources_1/new/busController.vhd" \
"../../../../project.srcs/sources_1/new/busSlave.vhd" \
"../../../../project.srcs/sim_1/new/test_bus.vhd" \

# Do not sort compile order
nosort
