`timescale 1us / 1us
module ZZZ_TB_4_TEST();

reg clk,rst;
reg enable;
reg [1:0]rmode;
reg [2:0]fpu_op;
wire [63:0]opa;
wire [63:0]opb;
wire [63:0]out;
wire ready;
wire underflow;
wire overflow;
wire inexact;
wire exception;
wire invalid;  
reg [6:0] count;
reg [63:0] sig, reg_out;

initial clk = 0;
always #125 clk = ~clk;

fpu UUT (
	.clk(clk),
	.rst(rst),
	.enable(enable),
	.rmode(rmode),
	.fpu_op(fpu_op),
	.opa(sig),
	.opb(reg_out),
		.out(out),
		.ready(ready),
		.underflow(underflow),
		.overflow(overflow),
		.inexact(inexact),
		.exception(exception),
		.invalid(invalid));
initial
begin 
	#0;
	count = 0;
	rst = 1'b1;
	#5000;
	rst = 1'b0;
	enable = 1'b1;//enable (set high to start operation)
	   // paste after this
	#500;
	enable = 1'b0;
	reg_out = 64'b0000000000000000000000000000000011001101000101110000011010100010;
	sig = 64'b0000000111000101011011100001111111000010111110001111001101011001;
	fpu_op = 3'b011;//fpu_op (operation code, 3 bits, 000 = add, 001 = subtract,010 = multiply, 011 = divide, others are not used)
	rmode = 2'b00;
end

//assign opa = sig;
//assign opb = reg_out;
always @(posedge clk) begin
if (ready) begin
	sig <= 64'b0000000111000101011011100001111111000010111110001111001101011001;
	reg_out <= out;
	enable <= 1'b1;
	#500;
	enable <= 1'b0;
end
end
endmodule //ZZZ_TB_4_TEST





