
---------- Begin Simulation Statistics ----------
final_tick                                 6899003000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46321                       # Simulator instruction rate (inst/s)
host_mem_usage                                 885856                       # Number of bytes of host memory used
host_op_rate                                    90525                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   215.89                       # Real time elapsed on the host
host_tick_rate                               31956508                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      19543268                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006899                       # Number of seconds simulated
sim_ticks                                  6899003000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12079405                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7558788                       # number of cc regfile writes
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      19543268                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.379800                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.379800                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1104597                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   541168                       # number of floating regfile writes
system.cpu.idleCycles                          480237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               202515                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2326704                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.743462                       # Inst execution rate
system.cpu.iew.exec_refs                      4548085                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1742011                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1185606                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3102263                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                439                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             15583                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1977703                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            26808047                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2806074                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            383088                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              24056305                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6561                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                711401                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 180863                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                720407                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1257                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       128885                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          73630                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  28628516                       # num instructions consuming a value
system.cpu.iew.wb_count                      23824521                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.603550                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17278744                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.726664                       # insts written-back per cycle
system.cpu.iew.wb_sent                       23948660                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 34534811                       # number of integer regfile reads
system.cpu.int_regfile_writes                19082268                       # number of integer regfile writes
system.cpu.ipc                               0.724742                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.724742                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            474153      1.94%      1.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              18815302     76.99%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                59349      0.24%     79.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 44556      0.18%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               27420      0.11%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                15312      0.06%     79.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               161380      0.66%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   54      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                71019      0.29%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               96646      0.40%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              10277      0.04%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             109      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2663732     10.90%     91.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1422726      5.82%     97.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          221028      0.90%     98.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         356174      1.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24439401                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1034858                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             2016162                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       928170                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1526681                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      521936                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021356                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  424632     81.36%     81.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     81.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  13644      2.61%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    342      0.07%     84.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   805      0.15%     84.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  172      0.03%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  18307      3.51%     87.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 20082      3.85%     91.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             24595      4.71%     96.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            19353      3.71%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               23452326                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           60772140                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     22896351                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          32547189                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   26802164                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  24439401                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5883                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         7264689                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             69802                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           4900                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      9710276                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13317770                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.835097                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.429110                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7247794     54.42%     54.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              803799      6.04%     60.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              880814      6.61%     67.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              924731      6.94%     74.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              935739      7.03%     81.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              836968      6.28%     87.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              914775      6.87%     94.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              501865      3.77%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              271285      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13317770                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.771227                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            134577                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           204337                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3102263                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1977703                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9543796                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         13798007                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           10767                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        53361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114909                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          681                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       112364                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1257                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       225761                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1257                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3207161                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2400794                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            184439                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1464809                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1372098                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.670779                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  239606                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 51                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          163354                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              92806                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            70548                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        11414                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         7092077                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            174057                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12311324                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.587422                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.575157                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7353567     59.73%     59.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1157400      9.40%     69.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          789597      6.41%     75.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          952900      7.74%     83.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          350973      2.85%     86.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          199707      1.62%     87.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          191951      1.56%     89.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          127991      1.04%     90.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1187238      9.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12311324                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               19543268                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3620390                       # Number of memory references committed
system.cpu.commit.loads                       2209574                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         404                       # Number of memory barriers committed
system.cpu.commit.branches                    2027346                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     682999                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18974865                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                170741                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       292556      1.50%      1.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15211722     77.84%     79.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        56723      0.29%     79.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        38774      0.20%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        18838      0.10%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12912      0.07%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       135119      0.69%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           54      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        62268      0.32%     80.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        89988      0.46%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3674      0.02%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           97      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2103889     10.77%     92.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1170776      5.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       105685      0.54%     98.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       240040      1.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19543268                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1187238                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3662151                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3662151                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3683693                       # number of overall hits
system.cpu.dcache.overall_hits::total         3683693                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       170802                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         170802                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       171548                       # number of overall misses
system.cpu.dcache.overall_misses::total        171548                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9618577992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9618577992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9618577992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9618577992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3832953                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3832953                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3855241                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3855241                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.044561                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044561                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.044497                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044497                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56314.200021                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56314.200021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56069.310001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56069.310001                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       139778                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          485                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2724                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.313510                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   161.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47627                       # number of writebacks
system.cpu.dcache.writebacks::total             47627                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99986                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99986                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99986                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99986                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        70816                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        70816                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        71244                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        71244                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4289696992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4289696992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4302188992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4302188992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018476                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018476                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018480                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018480                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60575.251243                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60575.251243                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60386.685082                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60386.685082                       # average overall mshr miss latency
system.cpu.dcache.replacements                  70721                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2284073                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2284073                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       133935                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        133935                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6960526500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6960526500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2418008                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2418008                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.055391                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055391                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51969.436667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51969.436667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99885                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99885                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        34050                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34050                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1674686500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1674686500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49183.157122                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49183.157122                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1378078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36867                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36867                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2658051492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2658051492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026055                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026055                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72098.394011                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72098.394011                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36766                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36766                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2615010492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2615010492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025984                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025984                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71125.781755                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71125.781755                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        21542                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         21542                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          746                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          746                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        22288                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        22288                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.033471                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.033471                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          428                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          428                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12492000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12492000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.019203                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.019203                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29186.915888                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29186.915888                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6899003000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.573506                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3754937                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             71233                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.713447                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.573506                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995261                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995261                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          486                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7781715                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7781715                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6899003000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2654108                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               6165700                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3939453                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                377646                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 180863                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1295091                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 12055                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               29074652                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 54936                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2806329                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1746359                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          7186                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          6724                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6899003000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6899003000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6899003000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3208624                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15809191                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3207161                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1704510                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9904151                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  385004                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1307                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         11078                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           28                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2207232                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 60684                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           13317770                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.312153                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.340148                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8424365     63.26%     63.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   251477      1.89%     65.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   286146      2.15%     67.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   281950      2.12%     69.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   369527      2.77%     72.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   331345      2.49%     74.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   355220      2.67%     77.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   284975      2.14%     79.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2732765     20.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             13317770                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.232437                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.145759                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2159651                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2159651                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2159651                       # number of overall hits
system.cpu.icache.overall_hits::total         2159651                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        47580                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          47580                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        47580                       # number of overall misses
system.cpu.icache.overall_misses::total         47580                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1219598499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1219598499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1219598499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1219598499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2207231                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2207231                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2207231                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2207231                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021556                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021556                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021556                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021556                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25632.587201                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25632.587201                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25632.587201                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25632.587201                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1659                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                47                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.297872                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        41638                       # number of writebacks
system.cpu.icache.writebacks::total             41638                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         5422                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5422                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         5422                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5422                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        42158                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42158                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42158                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42158                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1028398499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1028398499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1028398499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1028398499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019100                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019100                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019100                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019100                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24393.910978                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24393.910978                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24393.910978                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24393.910978                       # average overall mshr miss latency
system.cpu.icache.replacements                  41638                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2159651                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2159651                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        47580                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         47580                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1219598499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1219598499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2207231                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2207231                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021556                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021556                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25632.587201                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25632.587201                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         5422                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5422                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42158                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42158                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1028398499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1028398499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24393.910978                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24393.910978                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6899003000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.355469                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2201809                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42158                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.227549                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.355469                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992882                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992882                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4456620                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4456620                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6899003000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2209039                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2639                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6899003000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6899003000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6899003000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      363241                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  892679                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1768                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1257                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 566876                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1082                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2061                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6899003000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 180863                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2870785                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 2239804                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3251                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4059745                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3963322                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28240238                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 20063                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 220270                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  11732                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3669228                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             278                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            32570626                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    70192608                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 42047913                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1370644                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22422327                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 10148176                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      79                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1602446                       # count of insts added to the skid buffer
system.cpu.rob.reads                         37682484                       # The number of ROB reads
system.cpu.rob.writes                        54282373                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19543268                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                34508                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17305                       # number of demand (read+write) hits
system.l2.demand_hits::total                    51813                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               34508                       # number of overall hits
system.l2.overall_hits::.cpu.data               17305                       # number of overall hits
system.l2.overall_hits::total                   51813                       # number of overall hits
system.l2.demand_misses::.cpu.inst               7634                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53928                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61562                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7634                       # number of overall misses
system.l2.overall_misses::.cpu.data             53928                       # number of overall misses
system.l2.overall_misses::total                 61562                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    598500000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4008958000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4607458000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    598500000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4008958000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4607458000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            42142                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            71233                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               113375                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           42142                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           71233                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              113375                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.181149                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.757065                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.542994                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.181149                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.757065                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.542994                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78399.266440                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74339.081739                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74842.565219                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78399.266440                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74339.081739                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74842.565219                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               32008                       # number of writebacks
system.l2.writebacks::total                     32008                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          7624                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61552                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7624                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61552                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    519835250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3458194500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3978029750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    519835250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3458194500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3978029750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.180912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.757065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.542906                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.180912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.757065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.542906                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68184.056925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64126.140409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64628.765109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68184.056925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64126.140409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64628.765109                       # average overall mshr miss latency
system.l2.replacements                          54602                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47627                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47627                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47627                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47627                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        41104                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            41104                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        41104                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        41104                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        22500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        22500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.090909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.090909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        22500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        22500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        12500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        12500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.090909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        12500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        12500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              1607                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1607                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35153                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35153                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2541699500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2541699500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36760                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36760                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.956284                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956284                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72303.914317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72303.914317                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35153                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35153                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2182441250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2182441250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.956284                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956284                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62084.068216                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62084.068216                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          34508                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              34508                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         7634                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7634                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    598500000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    598500000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        42142                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          42142                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.181149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.181149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78399.266440                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78399.266440                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7624                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7624                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    519835250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    519835250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.180912                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.180912                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68184.056925                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68184.056925                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15698                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15698                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18775                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18775                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1467258500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1467258500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        34473                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         34473                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.544629                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.544629                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78149.587217                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78149.587217                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18775                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18775                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1275753250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1275753250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.544629                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.544629                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67949.573901                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67949.573901                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6899003000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7968.101980                       # Cycle average of tags in use
system.l2.tags.total_refs                      225099                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62794                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.584721                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     222.861742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1218.715623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6526.524616                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.148769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.796695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972669                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2230                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5954                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1863706                       # Number of tag accesses
system.l2.tags.data_accesses                  1863706                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6899003000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     32008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000459933250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1944                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1944                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              152606                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30062                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61552                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      32008                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61552                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32008                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     11                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.30                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61552                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32008                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.647119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.970560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.369923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1942     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1944                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.448560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.426463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.876542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1517     78.03%     78.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      1.75%     79.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              349     17.95%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               37      1.90%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.31%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1944                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3939328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2048512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    571.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    296.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6866746500                       # Total gap between requests
system.mem_ctrls.avgGap                      73394.04                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       487936                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3450688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2046464                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 70725581.652885213494                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 500171981.371801137924                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 296631846.659582555294                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         7624                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53928                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        32008                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    268219500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1678639500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 155976522000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     35180.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31127.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4873048.05                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       487936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3451392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3939328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       487936                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       487936                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2048512                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2048512                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         7624                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53928                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61552                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        32008                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         32008                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     70725582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    500274025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        570999607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     70725582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     70725582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    296928701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       296928701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    296928701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     70725582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    500274025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       867928308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                61541                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31976                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4086                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3949                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3566                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3815                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2055                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2021                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1893                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2191                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2092                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1901                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1705                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1824                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               792965250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             307705000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1946859000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12885.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31635.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47388                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21793                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.00                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.15                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        24336                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   245.935569                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   148.104697                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   288.661822                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10757     44.20%     44.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6413     26.35%     70.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2280      9.37%     79.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1107      4.55%     84.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          763      3.14%     87.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          457      1.88%     89.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          319      1.31%     90.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          231      0.95%     91.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2009      8.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        24336                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3938624                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2046464                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              570.897563                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              296.631847                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.78                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6899003000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        92120280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        48963090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      224681520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      87288840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 544571040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2459746080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    577852320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4035223170                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   584.899466                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1473708000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    230360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5194935000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        81638760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        43392030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      214721220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79625880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 544571040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2396428200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    631172640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3991549770                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   578.569073                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1610391250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    230360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5058251750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6899003000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26399                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        32008                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21348                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35153                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35153                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26399                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       176461                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       176461                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 176461                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5987840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5987840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5987840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61553                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61553    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61553                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6899003000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60735250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76940000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             76631                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79635                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        41638                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           45688                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36760                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36760                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         42158                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        34473                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       125938                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       213209                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                339147                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      5361920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7607040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12968960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54618                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2049536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           168004                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011553                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.106864                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 166063     98.84%     98.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1941      1.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             168004                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6899003000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          202145500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          63257459                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         106866477                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
