
/*
 * 
 This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 
 Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */
#ifdef BSL_LOG_MODULE
#  error "BSL_LOG_MODULE redefined"
#endif
#define BSL_LOG_MODULE BSL_LS_SOCDNX_DBALDNX

#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_egq_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_egw_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_esb_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_eventor_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_fabric_cgm_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_fabric_control_cells_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_fabric_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_fabric_if_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_fabric_mesh_topology_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_fabric_transmit_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_fc_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_fmq_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_gddr6_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_gtimer.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_hbm_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_hbm_phy_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_imb_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_ingress_compensation.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_ingress_congestion.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_ingress_congestion_counters.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_ingress_port.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_ingress_shapers.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_instru_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_ipq.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_iqs_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_latency_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_macsec.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_meter_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_mib_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_multicast_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_nif_status.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_pll_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_pvt_definition.c>
#include <src/soc/dnx/dbal/dbal_init/auto_generated/dbal_init_tables_hard_logic_tm_hl_tm_rcpu_definition.c>

