

    Cadence Design Systems, Inc.
    Bomhdl 16.6-S069 (v16-6-112FY) 4/20/2016
    Copyright 2011 Cadence Design Systems, Inc, Cadence Design Systems, Inc.

    Run on Tue Aug 30 11:20:45 2016


*****************************
*  Processing project file  *
*****************************

    DESIGN_LIBRARY '02_042340a_lib'
    DESIGN_NAME '02_042340a_top'
    VIEW_SCHEMATIC 'sch_1'
    VIEW_PACKAGER 'packaged'
    VIEW_VARIANT 'variant'
    VIEW_BOM ''
    VIEW_CONFIG_PHYSICAL 'cfg_package'
    PPT 'Z:\allegro\v166_site\logical\share\library\mechanical\mech\part_table\part.ptf'
    USE_LIBRARY_PPT 'on'
    MERGE_PPT 'on'
    INCLUDE_PPT ''
    EXCLUDE_PPT ''
    SPREADSHEET 'OFF'
    LAST_OUTPUT_FILE './worklib/02_042340a_top/bom/BOM.rpt'
    TEMPLATE_FILE 'template.bom'
    LAST_TEMPLATE_FILE 'd:/Cadence/adi_pcb/allegro/v166_site/cdssetup/template.bom'
    SS_DELIMITER 'Comma ,'
    USE_FILTERS '1'
    LAST_STANDARD_OPTION '1'
    LAST_WHAT_TO_OUTPUT '0'
    LAST_VARIANT_FILE ''
    LAST_SS_DELIMITER 'Comma ,'
    LAST_CALLOUT_FILE ''
    LAST_VARIANT ''
    GEN_HIER_BOM '0'

*********************************
*  End processing project file  *
*********************************

Initializing tool communication modules... 
Checking the presence of variant and BOM view. 
Set the DDBPI message handlers and Tool start time. 
Initialize jlg string table. 

*********************************
*  Loading the design database  *
*********************************

Start loading the design. 
Loading logical design view of 02_042340a_top 
Setting design view directives...
 
Loading pstX files...
 

Loading... C:\tmp\20_042340a\worklib\02_042340a_top\packaged\pstchip.dat
 

Loading... C:\tmp\20_042340a\worklib\02_042340a_top\packaged\pstxprt.dat
 

Loading... C:\tmp\20_042340a\worklib\02_042340a_top\packaged\pstxnet.dat
 
packaging the design view... 
End loading logical design view of 02_042340a_top 
Reading cell level PPTs... 
INFO(SPCODD-181): Loading Z:/allegro/v166_site/logical/share/library/mechanical/mech/part_table/part.ptf.
 
INFO(SPCODD-181): Loading Z:/allegro/v166_site/logical/share/library/capacitors/cap/part_table/part.ptf.
 
INFO(SPCODD-181): Loading Z:/allegro/v166_site/logical/share/library/conn_pcb/cn6p_jmprshrt/part_table/part.ptf.
 
INFO(SPCODD-181): Loading Z:/allegro/v166_site/logical/share/library/conn_pcb/cn2p_2pshld/part_table/part.ptf.
 
INFO(SPCODD-181): Loading Z:/allegro/v166_site/logical/share/library/conn_pcb/cn8p_a/part_table/part.ptf.
 
INFO(SPCODD-181): Loading Z:/allegro/v166_site/logical/share/library/conn_pcb/cn6p/part_table/part.ptf.
 
INFO(SPCODD-181): Loading Z:/allegro/v166_site/logical/share/library/conn_pcb/cn10p/part_table/part.ptf.
 
INFO(SPCODD-181): Loading Z:/allegro/v166_site/logical/share/library/resistors/res/part_table/part.ptf.
 
INFO(SPCODD-181): Loading Z:/allegro/v166_site/logical/share/library/ic_adi/ad7124_8/part_table/part.ptf.
 
INFO(SPCODD-181): Loading Z:/allegro/v166_site/logical/share/library/ic_other/txb0104/part_table/part.ptf.
 
INFO(SPCODD-181): Loading Z:/allegro/v166_site/logical/share/library/ic_adi/adp7118_v3/part_table/part.ptf.
 
Design loaded successfully. 


******************************************
*  Finished loading the design database  *
******************************************


**********************************
*  Start generating bom reports. *
**********************************

Report generated successfully.

Output file list :
C:\tmp\20_042340a\worklib\02_042340a_top\bom\05_042340-a.csv
 

*********************************
*  End generating bom reports   *
*********************************

    Start time   11:20:45
    End time     11:20:51
    Elapsed time  0:00:06

*********************************
*  BOM-HDL execution done.      *
*********************************

