/*
 * This program source code file is part of KiCad, a free EDA CAD application.
 *
 * Copyright The KiCad Developers, see AUTHORS.txt for contributors.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, you may find one here:
 * http://www.gnu.org/licenses/old-licenses/gpl-2.0.html
 * or you may search the http://www.gnu.org website for the version 2 license,
 * or you may write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA
 */

/**
 * @file test_allegro_import.cpp
 * Test suite for import of Cadence Allegro PCB .brd files
 */

#include "allegro_test_utils.h"
#include <pcbnew_utils/board_test_utils.h>
#include <pcbnew_utils/board_file_utils.h>
#include <qa_utils/wx_utils/unit_test_utils.h>

#include <pcbnew/pcb_io/allegro/pcb_io_allegro.h>

#include <board.h>
#include <geometry/shape_utils.h>
#include <footprint.h>
#include <pad.h>
#include <pcb_shape.h>
#include <pcb_text.h>
#include <pcb_track.h>
#include <zone.h>
#include <netinfo.h>
#include <netclass.h>
#include <board_design_settings.h>
#include <project/net_settings.h>
#include <reporter.h>

#include <filesystem>
#include <fstream>
#include <map>
#include <set>

using namespace KI_TEST;


struct ALLEGRO_IMPORT_FIXTURE
{
    ALLEGRO_IMPORT_FIXTURE() {}

    std::unique_ptr<BOARD> LoadAllegroBoard( const std::string& aFileName )
    {
        std::string dataPath = KI_TEST::AllegroBoardFile( aFileName );

        std::unique_ptr<BOARD> board = std::make_unique<BOARD>();
        m_allegroPlugin.LoadBoard( dataPath, board.get(), nullptr, nullptr );

        return board;
    }

    PCB_IO_ALLEGRO m_allegroPlugin;
};


BOOST_FIXTURE_TEST_SUITE( AllegroImport, ALLEGRO_IMPORT_FIXTURE )


/**
 * Test that footprints have valid reference designators.
 */
BOOST_AUTO_TEST_CASE( FootprintRefDes )
{
    std::unique_ptr<BOARD> board = LoadAllegroBoard( "TRS80_POWER/TRS80_POWER.brd" );

    BOOST_REQUIRE( board != nullptr );

    int emptyRefDesCount = 0;
    int validRefDesCount = 0;

    for( FOOTPRINT* fp : board->Footprints() )
    {
        wxString refdes = fp->GetReference();

        if( refdes.IsEmpty() )
            emptyRefDesCount++;
        else
            validRefDesCount++;
    }

    BOOST_TEST_MESSAGE( "Valid RefDes: " << validRefDesCount << ", Empty: " << emptyRefDesCount );

    // Most footprints should have valid reference designators
    BOOST_CHECK_GT( validRefDesCount, emptyRefDesCount );
}


/**
 * Test that pads have valid sizes and are not degenerate.
 */
BOOST_AUTO_TEST_CASE( PadSizes )
{
    std::unique_ptr<BOARD> board = LoadAllegroBoard( "TRS80_POWER/TRS80_POWER.brd" );

    BOOST_REQUIRE( board != nullptr );

    int validPadCount = 0;
    int zeroPadCount = 0;
    int hugePadCount = 0;

    for( FOOTPRINT* fp : board->Footprints() )
    {
        for( PAD* pad : fp->Pads() )
        {
            VECTOR2I size = pad->GetSize( F_Cu );

            if( size.x == 0 || size.y == 0 )
            {
                zeroPadCount++;
                BOOST_TEST_MESSAGE( "Zero-size pad in " << fp->GetReference() << " pad "
                                                         << pad->GetNumber() );
            }
            else if( size.x > 50000000 || size.y > 50000000 ) // > 50mm is suspicious
            {
                hugePadCount++;
                BOOST_TEST_MESSAGE( "Huge pad in " << fp->GetReference() << " pad " << pad->GetNumber()
                                                    << ": " << size.x / 1000000.0 << "mm x "
                                                    << size.y / 1000000.0 << "mm" );
            }
            else
            {
                validPadCount++;
            }
        }
    }

    BOOST_TEST_MESSAGE( "Valid pads: " << validPadCount << ", Zero: " << zeroPadCount
                                        << ", Huge: " << hugePadCount );

    // No pads should be zero-size (this catches hardcoded fallbacks)
    BOOST_CHECK_EQUAL( zeroPadCount, 0 );
}


/**
 * Test that vias have valid sizes (not hardcoded fallback values).
 */
BOOST_AUTO_TEST_CASE( ViaSizes )
{
    std::unique_ptr<BOARD> board = LoadAllegroBoard( "TRS80_POWER/TRS80_POWER.brd" );

    BOOST_REQUIRE( board != nullptr );

    int validViaCount = 0;
    int suspiciousViaCount = 0;

    // Count vias with the hardcoded size (1000000 = 1mm exactly)
    const int HARDCODED_SIZE = 1000000;

    for( PCB_TRACK* track : board->Tracks() )
    {
        if( track->Type() == PCB_VIA_T )
        {
            PCB_VIA* via = static_cast<PCB_VIA*>( track );
            int      width = via->GetWidth( F_Cu );

            if( width == HARDCODED_SIZE )
            {
                suspiciousViaCount++;
            }
            else if( width > 0 && width < 10000000 ) // 0 < size < 10mm is reasonable
            {
                validViaCount++;
            }
        }
    }

    BOOST_TEST_MESSAGE( "Valid vias: " << validViaCount << ", Hardcoded-size vias: " << suspiciousViaCount );

    // This test will fail until via size is properly extracted from padstack
    if( suspiciousViaCount > 0 )
    {
        BOOST_WARN_MESSAGE( false, "Found " << suspiciousViaCount << " vias with hardcoded 1mm size" );
    }
}


/**
 * Test that track widths are reasonable.
 */
BOOST_AUTO_TEST_CASE( TrackWidths )
{
    std::unique_ptr<BOARD> board = LoadAllegroBoard( "TRS80_POWER/TRS80_POWER.brd" );

    BOOST_REQUIRE( board != nullptr );

    int validTrackCount = 0;
    int zeroTrackCount = 0;

    for( PCB_TRACK* track : board->Tracks() )
    {
        if( track->Type() == PCB_TRACE_T )
        {
            int width = track->GetWidth();

            if( width == 0 )
                zeroTrackCount++;
            else if( width > 0 && width < 10000000 ) // 0 < width < 10mm
                validTrackCount++;
        }
    }

    BOOST_TEST_MESSAGE( "Valid tracks: " << validTrackCount << ", Zero-width: " << zeroTrackCount );

    BOOST_CHECK_EQUAL( zeroTrackCount, 0 );
}


/**
 * Test that pad numbers are set correctly.
 */
BOOST_AUTO_TEST_CASE( PadNumbers )
{
    std::unique_ptr<BOARD> board = LoadAllegroBoard( "TRS80_POWER/TRS80_POWER.brd" );

    BOOST_REQUIRE( board != nullptr );

    int numberedPads = 0;
    int unnumberedPads = 0;

    for( FOOTPRINT* fp : board->Footprints() )
    {
        for( PAD* pad : fp->Pads() )
        {
            if( pad->GetNumber().IsEmpty() )
                unnumberedPads++;
            else
                numberedPads++;
        }
    }

    BOOST_TEST_MESSAGE( "Numbered pads: " << numberedPads << ", Unnumbered: " << unnumberedPads );

    // All pads should have numbers for proper netlist generation
    // This test will fail until pad numbers are properly set
    if( unnumberedPads > 0 )
    {
        BOOST_WARN_MESSAGE( false, "Found " << unnumberedPads << " pads without numbers" );
    }
}


static unsigned CountOutlineElements( const BOARD& board )
{
    unsigned count = 0;
    for( const BOARD_ITEM* item : board.Drawings() )
    {
        if( item->Type() == PCB_SHAPE_T && item->GetLayer() == Edge_Cuts )
        {
            count++;
        }
    }
    return count;
}


static void AssertOutlineValid( const BOARD& aBoard )
{
    // Verify outline forms a closed contour by checking that all segments connect
    std::vector<SEG> outlineSegs;

    for( BOARD_ITEM* item : aBoard.Drawings() )
    {
        if( item->Type() == PCB_SHAPE_T && item->GetLayer() == Edge_Cuts )
        {
            PCB_SHAPE* shape = static_cast<PCB_SHAPE*>( item );
            switch( shape->GetShape() )
            {
            case SHAPE_T::SEGMENT:
            case SHAPE_T::ARC:
            case SHAPE_T::BEZIER:
            {
                outlineSegs.push_back( SEG( shape->GetStart(), shape->GetEnd() ) );
                break;
            }
            case SHAPE_T::RECTANGLE:
            {
                // Rectangles are stored as a single item but represent 4 segments
                VECTOR2I start = shape->GetStart();
                VECTOR2I end = shape->GetEnd();

                for( const auto& seg : KIGEOM::BoxToSegs( BOX2I( start, end ) ) )
                {
                    outlineSegs.push_back( seg );
                }
                break;
            }
            case SHAPE_T::POLY:
            {
                std::vector<VECTOR2I> polyPoints = shape->GetPolyPoints();

                for( size_t i = 0; i < polyPoints.size() - 1; i++ )
                {
                    VECTOR2I start = polyPoints[i];
                    VECTOR2I end = polyPoints[( i + 1 ) % polyPoints.size()];
                    outlineSegs.emplace_back( start, end );
                }
                break;
            }
            case SHAPE_T::CIRCLE:
                // Not really sure what we can do here? Zero-length seg?
                outlineSegs.push_back( SEG( shape->GetStart(), shape->GetStart() ) );
                break;
            default:
                BOOST_WARN_MESSAGE(
                        false, "Unexpected shape type in board outline: " << static_cast<int>( shape->GetShape() ) );
            }
        }
    }

    if( !outlineSegs.empty() )
    {
        // For a valid closed outline, the sum of all segment lengths should equal the perimeter
        // and each endpoint should connect to another endpoint
        int connectedCount = 0;

        for( const SEG& seg : outlineSegs )
        {
            for( const SEG& other : outlineSegs )
            {
                if( &other == &seg )
                    continue;

                // Check if this shape's start connects to another shape's start or end
                if( seg.A == other.A || seg.A == other.B )
                    connectedCount++;

                // Check if this shape's end connects to another shape's start or end
                if( seg.B == other.A || seg.B == other.B )
                    connectedCount++;
            }
        }

        // Each segment should connect at both ends for a closed outline
        // For 4 segments, we expect 8 connections (2 per segment)
        BOOST_TEST_MESSAGE( "Connected endpoints: " << connectedCount );
        BOOST_CHECK_GE( connectedCount, outlineSegs.size() * 2 );
    }
}


/**
 * Test that board outline is imported correctly.
 */
BOOST_AUTO_TEST_CASE( BoardOutline )
{
    std::unique_ptr<BOARD> board = LoadAllegroBoard( "TRS80_POWER/TRS80_POWER.brd" );

    BOOST_REQUIRE( board != nullptr );

    // Count shapes on Edge_Cuts layer
    int outlineSegmentCount = CountOutlineElements( *board );

    BOOST_TEST_MESSAGE( "Board outline elements: " << outlineSegmentCount );

    // Board should have an outline - TRS80_POWER.brd has a rectangular outline (4 segments)
    BOOST_CHECK_GE( outlineSegmentCount, 1 );

    AssertOutlineValid( *board );
}


/**
 * Test that all pads are inside the board outline.
 */
BOOST_AUTO_TEST_CASE( PadsInsideOutline )
{
    std::unique_ptr<BOARD> board = LoadAllegroBoard( "TRS80_POWER/TRS80_POWER.brd" );

    BOOST_REQUIRE( board != nullptr );

    // Get board bounding box from outline
    BOX2I boardBbox;
    bool  hasBbox = false;

    for( BOARD_ITEM* item : board->Drawings() )
    {
        if( item->Type() == PCB_SHAPE_T && item->GetLayer() == Edge_Cuts )
        {
            if( !hasBbox )
            {
                boardBbox = item->GetBoundingBox();
                hasBbox = true;
            }
            else
            {
                boardBbox.Merge( item->GetBoundingBox() );
            }
        }
    }

    BOOST_REQUIRE_MESSAGE( hasBbox, "Board should have an outline" );

    int padsInside = 0;
    int padsOutside = 0;

    // Inflate bbox slightly to account for edge cases
    BOX2I testBbox = boardBbox;
    testBbox.Inflate( 1000 ); // 1mm tolerance

    for( FOOTPRINT* fp : board->Footprints() )
    {
        for( PAD* pad : fp->Pads() )
        {
            VECTOR2I padCenter = pad->GetPosition();

            if( testBbox.Contains( padCenter ) )
            {
                padsInside++;
            }
            else
            {
                padsOutside++;
                BOOST_TEST_MESSAGE( "Pad outside outline: " << fp->GetReference() << " pad "
                                                             << pad->GetNumber() << " at ("
                                                             << padCenter.x / 1000000.0 << ", "
                                                             << padCenter.y / 1000000.0 << ") mm" );
            }
        }
    }

    BOOST_TEST_MESSAGE( "Pads inside outline: " << padsInside << ", outside: " << padsOutside );

    // Most pads should be inside the board outline
    // Some boards may have off-board test points or fiducials
    if( padsOutside > 0 )
    {
        BOOST_WARN_MESSAGE( false, "Found " << padsOutside << " pads outside board outline" );
    }

    // At minimum, most pads should be inside
    BOOST_CHECK_GT( padsInside, padsOutside );
}


/**
 * Verify that pre-v16 Allegro files are rejected with an informative error message
 * rather than an opaque "Unknown Allegro file version" error.
 */
BOOST_AUTO_TEST_CASE( PreV16FileRejection )
{
    BOOST_CHECK_EXCEPTION(
            LoadAllegroBoard( "v13_header/v13_header.brd" ), IO_ERROR,
            []( const IO_ERROR& e )
            {
                wxString msg = e.What();

                return msg.Contains( wxS( "predates Allegro 16.0" ) )
                       && msg.Contains( wxS( "Allegro PCB Design" ) );
            } );
}


/**
 * Test that rects.brd imports one zone fill (left rectangle) and one standalone copper
 * polygon with a net (right rectangle). Verifies that BOUNDARY shapes with unnamed nets
 * correctly resolve their net from overlapping fills.
 */
BOOST_AUTO_TEST_CASE( RectsZoneVsCopperPolygon )
{
    std::unique_ptr<BOARD> board = LoadAllegroBoard( "rects/rects.brd" );
    BOOST_REQUIRE( board );

    // Should have exactly one zone (the left rectangle as a zone fill)
    BOOST_CHECK_EQUAL( board->Zones().size(), 1 );

    ZONE* zone = board->Zones().front();
    BOOST_CHECK( zone->GetNetCode() > 0 );
    BOOST_CHECK( IsCopperLayer( zone->GetFirstLayer() ) );
    BOOST_CHECK( zone->IsFilled() );

    // Should have exactly one standalone copper polygon (the right rectangle)
    int copperPolyCount = 0;
    int copperPolyWithNet = 0;

    for( BOARD_ITEM* item : board->Drawings() )
    {
        if( item->Type() == PCB_SHAPE_T )
        {
            PCB_SHAPE* shape = static_cast<PCB_SHAPE*>( item );

            if( IsCopperLayer( shape->GetLayer() ) && shape->GetShape() == SHAPE_T::POLY )
            {
                copperPolyCount++;

                if( shape->GetNetCode() > 0 )
                    copperPolyWithNet++;
            }
        }
    }

    BOOST_CHECK_EQUAL( copperPolyCount, 1 );
    BOOST_CHECK_EQUAL( copperPolyWithNet, 1 );
}


/**
 * Test that copper_text.brd imports the "TESTING" text on F.Cu.
 */
BOOST_AUTO_TEST_CASE( CopperText )
{
    std::unique_ptr<BOARD> board = LoadAllegroBoard( "copper_text/copper_text.brd" );
    BOOST_REQUIRE( board );

    int copperTextCount = 0;
    bool foundTestingText = false;

    for( BOARD_ITEM* item : board->Drawings() )
    {
        if( item->Type() == PCB_TEXT_T )
        {
            PCB_TEXT* text = static_cast<PCB_TEXT*>( item );

            if( IsCopperLayer( text->GetLayer() ) )
            {
                copperTextCount++;

                if( text->GetText() == wxS( "TESTING" ) )
                {
                    foundTestingText = true;
                    BOOST_CHECK_EQUAL( text->GetLayer(), F_Cu );
                }
            }
        }
    }

    BOOST_CHECK_MESSAGE( foundTestingText, "Board should contain 'TESTING' text on F.Cu" );
    BOOST_CHECK_EQUAL( copperTextCount, 1 );
}


BOOST_AUTO_TEST_SUITE_END()


/**
 * Data for parameterized all-boards test.
 */
struct ALLEGRO_BOARD_TEST_CASE
{
    std::string filename;
    bool        expected_to_load;  // Set false for known-broken boards
};


/**
 * Fixture for comprehensive board import tests with error capturing.
 */
struct ALLEGRO_COMPREHENSIVE_FIXTURE
{
    ALLEGRO_COMPREHENSIVE_FIXTURE() {}

    /**
     * Get a cached board, loading it on first access. Boards loaded through this
     * method are shared across all test cases to avoid redundant parsing of large
     * Allegro files.
     */
    BOARD* GetCachedBoard( const std::string& aFilePath )
    {
        return KI_TEST::ALLEGRO_CACHED_LOADER::GetInstance().GetCachedBoard( aFilePath );
    }

    /**
     * Get list of all .brd files in the Allegro test data directory.
     */
    static std::vector<std::string> GetAllBoardFiles()
    {
        std::vector<std::string> boards;
        std::string              dataPath = KI_TEST::AllegroBoardDataDir( "" );

        // For each board dir, look for .brd files and add them to the list of test cases
        try
        {
            for( const auto& boardDir : std::filesystem::directory_iterator( dataPath ) )
            {
                if( !boardDir.is_directory() )
                    continue;

                for( const auto& entry : std::filesystem::directory_iterator( boardDir ) )
                {
                    if( entry.is_regular_file() && entry.path().extension() == ".brd" && entry.file_size() > 0 )
                    {
                        std::string name = entry.path().filename().string();

                        // v13_header.brd is intentionally pre-v16 and tested separately
                        if( name != "v13_header.brd" )
                        {
                            boards.push_back( boardDir.path().string() + "/" + name );
                        }
                    }
                }
            }
        }
        catch( const std::filesystem::filesystem_error& e )
        {
            BOOST_TEST_MESSAGE( "Failed to enumerate board files: " << e.what() );
        }

        std::sort( boards.begin(), boards.end() );
        return boards;
    }

    PCB_IO_ALLEGRO m_allegroPlugin;
};

BOOST_FIXTURE_TEST_SUITE( AllegroComprehensive, ALLEGRO_COMPREHENSIVE_FIXTURE )


/**
 * Verify that the outermost (largest area) zone on each copper layer of BeagleBone Black
 * is assigned the GND_EARTH net. Allegro stores these as BOUNDARY shapes with net pointers
 * resolved through the Ptr7 -> 0x2C TABLE -> 0x37 -> 0x1B NET chain.
 */
BOOST_AUTO_TEST_CASE( BeagleBone_OutermostZoneNets )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "BeagleBone_Black_RevC/BeagleBone_Black_RevC.brd" );

    BOARD* board = GetCachedBoard( dataPath );
    BOOST_REQUIRE( board );

    const std::vector<wxString> expectedLayers = { wxS( "TOP" ), wxS( "LYR2_GND" ),
                                                   wxS( "LYR5_PWR" ), wxS( "BOTTOM" ) };

    for( const wxString& layerName : expectedLayers )
    {
        BOOST_TEST_CONTEXT( "Outermost zone on " << layerName )
        {
            PCB_LAYER_ID layerId = board->GetLayerID( layerName );

            BOOST_REQUIRE_MESSAGE( layerId != UNDEFINED_LAYER,
                                   "Layer " << layerName << " should exist" );

            const ZONE* largest = nullptr;
            double      largestArea = 0;

            for( const ZONE* zone : board->Zones() )
            {
                if( zone->GetIsRuleArea() )
                    continue;

                if( zone->GetNetCode() == 0 )
                    continue;

                if( !zone->GetLayerSet().Contains( layerId ) )
                    continue;

                BOX2I  bbox = zone->GetBoundingBox();
                double area = static_cast<double>( bbox.GetWidth() )
                              * static_cast<double>( bbox.GetHeight() );

                if( area > largestArea )
                {
                    largestArea = area;
                    largest = zone;
                }
            }

            BOOST_REQUIRE_MESSAGE( largest != nullptr,
                                   "Should find a netted copper zone on " << layerName );
            BOOST_CHECK_EQUAL( largest->GetNetname(), wxString( wxS( "GND_EARTH" ) ) );
        }
    }
}


/**
 * Verify that all pads have positive sizes (no negative dimensions).
 */
BOOST_AUTO_TEST_CASE( PadSizesPositive )
{
    std::vector<std::string> boards = GetAllBoardFiles();

    for( const std::string& boardPath : boards )
    {
        std::string boardName = std::filesystem::path( boardPath ).filename().string();
        BOARD*      board = GetCachedBoard( boardPath );

        if( !board )
            continue;

        BOOST_TEST_CONTEXT( "Testing board: " << boardName )
        {
            int negativePadCount = 0;

            for( FOOTPRINT* fp : board->Footprints() )
            {
                for( PAD* pad : fp->Pads() )
                {
                    VECTOR2I size = pad->GetSize( F_Cu );

                    if( size.x < 0 || size.y < 0 )
                    {
                        negativePadCount++;
                        BOOST_TEST_MESSAGE( boardName << ": Negative pad size in " << fp->GetReference()
                                            << " pad " << pad->GetNumber() << ": " << size.x << " x "
                                            << size.y );
                    }
                }
            }

            BOOST_CHECK_EQUAL( negativePadCount, 0 );
        }
    }
}


/**
 * Verify that via drill sizes are not larger than via diameters.
 * This would indicate a parsing error in the padstack.
 */
BOOST_AUTO_TEST_CASE( ViaDrillNotLargerThanSize )
{
    std::vector<std::string> boards = GetAllBoardFiles();

    for( const std::string& boardPath : boards )
    {
        std::string boardName = std::filesystem::path( boardPath ).filename().string();
        BOARD*      board = GetCachedBoard( boardPath );

        if( !board )
            continue;

        BOOST_TEST_CONTEXT( "Testing board: " << boardName )
        {
            int invalidViaCount = 0;

            for( PCB_TRACK* track : board->Tracks() )
            {
                if( track->Type() == PCB_VIA_T )
                {
                    PCB_VIA* via = static_cast<PCB_VIA*>( track );
                    int drill = via->GetDrill();
                    int width = via->GetWidth( F_Cu );

                    if( drill > width )
                    {
                        invalidViaCount++;
                        BOOST_TEST_MESSAGE( boardName << ": Via at ("
                                            << via->GetPosition().x / 1000000.0 << ", "
                                            << via->GetPosition().y / 1000000.0
                                            << ") has drill " << drill / 1000000.0
                                            << "mm > width " << width / 1000000.0 << "mm" );
                    }
                }
            }

            BOOST_CHECK_EQUAL( invalidViaCount, 0 );
        }
    }
}


/**
 * Verify that pads with no drill hole are properly marked as SMD.
 * If a pad has drill size of 0, it should have PAD_ATTRIB::SMD, not PTH.
 */
BOOST_AUTO_TEST_CASE( SmdPadDetection )
{
    std::vector<std::string> boards = GetAllBoardFiles();

    for( const std::string& boardPath : boards )
    {
        std::string boardName = std::filesystem::path( boardPath ).filename().string();
        BOARD*      board = GetCachedBoard( boardPath );

        if( !board )
            continue;

        BOOST_TEST_CONTEXT( "Testing board: " << boardName )
        {
            int misclassifiedSmdCount = 0;
            int correctSmdCount = 0;
            int correctThCount = 0;

            for( FOOTPRINT* fp : board->Footprints() )
            {
                for( PAD* pad : fp->Pads() )
                {
                    bool hasDrill = pad->GetDrillSizeX() > 0 && pad->GetDrillSizeY() > 0;
                    PAD_ATTRIB attr = pad->GetAttribute();

                    if( !hasDrill && attr == PAD_ATTRIB::PTH )
                    {
                        misclassifiedSmdCount++;
                        BOOST_TEST_MESSAGE( boardName << ": Pad " << fp->GetReference()
                                            << "." << pad->GetNumber()
                                            << " has no drill but is marked as PTH (should be SMD)" );
                    }
                    else if( !hasDrill && attr == PAD_ATTRIB::SMD )
                    {
                        correctSmdCount++;
                    }
                    else if( hasDrill && ( attr == PAD_ATTRIB::PTH || attr == PAD_ATTRIB::NPTH ) )
                    {
                        correctThCount++;
                    }
                }
            }

            BOOST_TEST_MESSAGE( boardName << ": Correct SMD=" << correctSmdCount
                                << ", Correct TH=" << correctThCount
                                << ", Misclassified=" << misclassifiedSmdCount );

            BOOST_CHECK_EQUAL( misclassifiedSmdCount, 0 );
        }
    }
}


/**
 * Verify that pads on quad flat packages (QFN/QFP) have proper rotation.
 * Pads on the sides should be rotated 90Â° from each other.
 */
BOOST_AUTO_TEST_CASE( QuadPackagePadRotation )
{
    std::vector<std::string> boards = GetAllBoardFiles();

    for( const std::string& boardPath : boards )
    {
        std::string boardName = std::filesystem::path( boardPath ).filename().string();
        BOARD*      board = GetCachedBoard( boardPath );

        if( !board )
            continue;

        BOOST_TEST_CONTEXT( "Testing board: " << boardName )
        {
            int quadPackageCount = 0;
            int packagesWithRotatedPads = 0;
            int packagesWithUnrotatedPads = 0;

            for( FOOTPRINT* fp : board->Footprints() )
            {
                wxString refdes = fp->GetReference().Upper();

                // Look for ICs (typically U* prefix) that might be quad packages
                if( !refdes.StartsWith( "U" ) )
                    continue;

                // Must have at least 16 pads to be a quad package
                if( fp->Pads().size() < 16 )
                    continue;

                // Find bounding box of all pad centers to estimate package shape
                BOX2I padBounds;
                bool  first = true;

                for( PAD* pad : fp->Pads() )
                {
                    VECTOR2I pos = pad->GetPosition();

                    if( first )
                    {
                        padBounds = BOX2I( pos, VECTOR2I( 0, 0 ) );
                        first = false;
                    }
                    else
                    {
                        padBounds.Merge( pos );
                    }
                }

                // Must be roughly square to be a quad package
                int width = padBounds.GetWidth();
                int height = padBounds.GetHeight();

                if( width == 0 || height == 0 )
                    continue;

                double aspectRatio = static_cast<double>( std::max( width, height ) ) /
                                     static_cast<double>( std::min( width, height ) );

                if( aspectRatio > 2.0 )
                    continue;

                quadPackageCount++;

                // Check if pads have varying orientations
                std::set<int> uniqueAngles;

                for( PAD* pad : fp->Pads() )
                {
                    EDA_ANGLE angle = pad->GetOrientation();
                    angle.Normalize();
                    int degrees = static_cast<int>( angle.AsDegrees() + 0.5 ) % 360;
                    uniqueAngles.insert( degrees );
                }

                // A properly imported quad package should have at least 2 different pad orientations
                // (for 2-sided packages) or 4 (for 4-sided packages like QFP)
                if( uniqueAngles.size() >= 2 )
                {
                    packagesWithRotatedPads++;
                    BOOST_TEST_MESSAGE( boardName << ": " << fp->GetReference()
                                        << " has " << uniqueAngles.size() << " unique pad orientations" );
                }
                else
                {
                    packagesWithUnrotatedPads++;
                    BOOST_TEST_MESSAGE( boardName << ": " << fp->GetReference()
                                        << " has only " << uniqueAngles.size()
                                        << " unique pad orientation (may be missing rotation)" );
                }
            }

            if( quadPackageCount > 0 )
            {
                BOOST_TEST_MESSAGE( boardName << ": Found " << quadPackageCount
                                    << " potential quad packages, "
                                    << packagesWithRotatedPads << " with rotated pads, "
                                    << packagesWithUnrotatedPads << " without" );

                // At least some packages should have rotated pads to confirm rotation parsing works.
                // Many packages may legitimately have all pads at the same orientation (BGAs, single-row).
                if( packagesWithRotatedPads == 0 && quadPackageCount > 0 )
                {
                    BOOST_WARN_MESSAGE( false, boardName << " has no packages with rotated pads" );
                }
            }
        }
    }
}


/**
 * Verify that footprints are placed on the correct layer.
 * Tests that bottom-layer components are imported with correct layer assignment.
 * BeagleBone Black C78 is known to be a bottom-layer component.
 */
BOOST_AUTO_TEST_CASE( FootprintLayerPlacement )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "BeagleBone_Black_RevC/BeagleBone_Black_RevC.brd" );

    BOARD* board = GetCachedBoard( dataPath );
    BOOST_REQUIRE_MESSAGE( board != nullptr, "BeagleBone_Black_RevC.brd should load successfully" );

    // Look for C78 which should be on the bottom layer
    FOOTPRINT* c78 = nullptr;

    for( FOOTPRINT* fp : board->Footprints() )
    {
        if( fp->GetReference() == "C78" )
        {
            c78 = fp;
            break;
        }
    }

    BOOST_REQUIRE_MESSAGE( c78 != nullptr, "Footprint C78 should exist in BeagleBone Black" );

    PCB_LAYER_ID fpLayer = c78->GetLayer();

    BOOST_TEST_MESSAGE( "C78 layer: " << board->GetLayerName( fpLayer ) << " (ID: " << fpLayer << ")" );
    BOOST_TEST_MESSAGE( "C78 is flipped: " << ( c78->IsFlipped() ? "yes" : "no" ) );

    BOOST_CHECK_MESSAGE( fpLayer == B_Cu, "C78 should be on the bottom copper layer (B_Cu), got "
                         << board->GetLayerName( fpLayer ) );
    BOOST_CHECK_MESSAGE( c78->IsFlipped(), "C78 should be flipped (IsFlipped() == true)" );

    // Count footprints on top vs bottom to ensure we're parsing layer correctly
    int topCount = 0;
    int bottomCount = 0;

    for( FOOTPRINT* fp : board->Footprints() )
    {
        if( fp->GetLayer() == F_Cu )
            topCount++;
        else if( fp->GetLayer() == B_Cu )
            bottomCount++;
    }

    BOOST_TEST_MESSAGE( "Footprints on top: " << topCount << ", on bottom: " << bottomCount );

    // BeagleBone should have components on both sides
    BOOST_CHECK_GT( topCount, 0 );
    BOOST_CHECK_GT( bottomCount, 0 );
}


/**
 * Verify that arc start points connect to adjacent track endpoints.
 * This checks that arc orientation/winding is correct.
 */
BOOST_AUTO_TEST_CASE( ArcConnectivity )
{
    std::vector<std::string> boards = GetAllBoardFiles();

    for( const std::string& boardPath : boards )
    {
        std::string boardName = std::filesystem::path( boardPath ).filename().string();
        BOARD*      board = GetCachedBoard( boardPath );

        if( !board )
            continue;

        BOOST_TEST_CONTEXT( "Testing board: " << boardName )
        {
            int arcCount = 0;
            int disconnectedArcs = 0;

            // Build a map of track endpoints per net for quick lookup
            std::map<int, std::vector<VECTOR2I>> netEndpoints;

            for( PCB_TRACK* track : board->Tracks() )
            {
                int netCode = track->GetNetCode();

                if( track->Type() == PCB_TRACE_T )
                {
                    netEndpoints[netCode].push_back( track->GetStart() );
                    netEndpoints[netCode].push_back( track->GetEnd() );
                }
                else if( track->Type() == PCB_VIA_T )
                {
                    netEndpoints[netCode].push_back( track->GetPosition() );
                }
            }

            // Also include pad positions
            for( FOOTPRINT* fp : board->Footprints() )
            {
                for( PAD* pad : fp->Pads() )
                {
                    int netCode = pad->GetNetCode();

                    if( netCode > 0 )
                        netEndpoints[netCode].push_back( pad->GetPosition() );
                }
            }

            // Now check each arc
            for( PCB_TRACK* track : board->Tracks() )
            {
                if( track->Type() != PCB_ARC_T )
                    continue;

                arcCount++;
                PCB_ARC* arc = static_cast<PCB_ARC*>( track );
                int      netCode = arc->GetNetCode();

                VECTOR2I arcStart = arc->GetStart();
                VECTOR2I arcEnd = arc->GetEnd();

                // Check if arc endpoints connect to something
                bool startConnected = false;
                bool endConnected = false;
                const int tolerance = 1000; // 1um tolerance

                for( const VECTOR2I& pt : netEndpoints[netCode] )
                {
                    if( ( pt - arcStart ).EuclideanNorm() < tolerance )
                        startConnected = true;

                    if( ( pt - arcEnd ).EuclideanNorm() < tolerance )
                        endConnected = true;
                }

                // Arc should connect to at least one other track/pad at each end
                // (unless it's an isolated arc, which is unusual but possible)
                if( !startConnected && !endConnected && netEndpoints[netCode].size() > 2 )
                {
                    disconnectedArcs++;
                    BOOST_TEST_MESSAGE( boardName << ": Arc at ("
                                        << arcStart.x / 1000000.0 << ", "
                                        << arcStart.y / 1000000.0 << ") to ("
                                        << arcEnd.x / 1000000.0 << ", "
                                        << arcEnd.y / 1000000.0
                                        << ") appears disconnected from net " << netCode );
                }
            }

            if( arcCount > 0 )
            {
                BOOST_TEST_MESSAGE( boardName << ": Found " << arcCount << " arcs, "
                                    << disconnectedArcs << " disconnected" );
            }

            // Allow some disconnected arcs as they may be legitimate isolated features
            // but flag if more than 20% are disconnected
            if( arcCount > 5 )
            {
                BOOST_CHECK_LE( disconnectedArcs, arcCount / 5 );
            }
        }
    }
}


/**
 * Parse a FabMaster .alg file and extract reference data for cross-validation.
 *
 * The .alg format uses `!` as field delimiter with three record types:
 *   A! = column header definition
 *   J! = journal/metadata
 *   S! = data record
 *
 * Sections are demarcated by A! lines. Data lines follow the schema of the
 * most recent A! header.
 */
/**
 * A single zone polygon from the .alg export, representing a BOUNDARY shape (zone outline)
 * on a copper layer.
 */
struct ALG_ZONE_POLYGON
{
    wxString layer;
    int      recordId = 0;
    wxString netName;
    double   minX = 1e18, minY = 1e18, maxX = -1e18, maxY = -1e18;
    int      segmentCount = 0;

    void AddPoint( double aX, double aY )
    {
        minX = std::min( minX, aX );
        minY = std::min( minY, aY );
        maxX = std::max( maxX, aX );
        maxY = std::max( maxY, aY );
        segmentCount++;
    }
};


struct ALG_REFERENCE_DATA
{
    std::set<wxString>                     netNames;
    std::set<wxString>                     refDes;
    std::map<wxString, wxString>           refDesToSymName;
    std::map<wxString, std::set<wxString>> netToRefDes;

    std::vector<ALG_ZONE_POLYGON>          zonePolygons;

    static std::vector<wxString> SplitAlgLine( const wxString& aLine )
    {
        std::vector<wxString> fields;
        wxString              current;

        for( size_t i = 0; i < aLine.size(); ++i )
        {
            if( aLine[i] == '!' )
            {
                fields.push_back( current );
                current.clear();
            }
            else
            {
                current += aLine[i];
            }
        }

        if( !current.empty() )
            fields.push_back( current );

        return fields;
    }

    /**
     * Extract the integer record ID from a RECORD_TAG field like "36 1 0".
     * Returns -1 on failure.
     */
    static int ParseRecordId( const wxString& aTag )
    {
        long     val = -1;
        wxString tag = aTag.BeforeFirst( ' ' );
        tag.ToLong( &val );
        return static_cast<int>( val );
    }

    static ALG_REFERENCE_DATA ParseAlgFile( const std::string& aPath )
    {
        ALG_REFERENCE_DATA data;
        std::ifstream      file( aPath );

        if( !file.is_open() )
            return data;

        enum class SECTION
        {
            UNKNOWN,
            NET_NODES,
            SYM_PLACEMENT,
            GRAPHICS,
        };

        SECTION     currentSection = SECTION::UNKNOWN;
        std::string line;

        // Accumulate zone segments grouped by (layer, recordId)
        std::map<std::pair<wxString, int>, ALG_ZONE_POLYGON> zoneMap;

        while( std::getline( file, line ) )
        {
            if( line.empty() || line[0] == 'J' )
                continue;

            if( line[0] == 'A' )
            {
                if( line.find( "NET_NAME_SORT!NODE_SORT!NET_NAME!REFDES!" ) != std::string::npos )
                    currentSection = SECTION::NET_NODES;
                else if( line.find( "SYM_TYPE!SYM_NAME!REFDES!SYM_MIRROR!" ) != std::string::npos )
                    currentSection = SECTION::SYM_PLACEMENT;
                else if( line.find( "CLASS!SUBCLASS!RECORD_TAG!GRAPHIC_DATA_NAME!" ) != std::string::npos )
                    currentSection = SECTION::GRAPHICS;
                else
                    currentSection = SECTION::UNKNOWN;

                continue;
            }

            if( line[0] != 'S' )
                continue;

            auto fields = SplitAlgLine( wxString::FromUTF8( line ) );

            switch( currentSection )
            {
            case SECTION::NET_NODES:
            {
                // S!sort!nodeSort!NET_NAME!REFDES!PIN!PIN_NAME!SUBCLASS!
                if( fields.size() >= 5 )
                {
                    wxString netName = fields[3];
                    wxString refdes = fields[4];

                    if( !netName.empty() )
                    {
                        data.netNames.insert( netName );

                        if( !refdes.empty() )
                            data.netToRefDes[netName].insert( refdes );
                    }
                }

                break;
            }
            case SECTION::SYM_PLACEMENT:
            {
                // S!SYM_TYPE!SYM_NAME!REFDES!MIRROR!ROTATE!X!Y!CX!CY!LIB_PATH!
                if( fields.size() >= 4 )
                {
                    wxString symType = fields[1];
                    wxString symName = fields[2];
                    wxString refdes = fields[3];

                    if( symType == wxT( "PACKAGE" ) && !refdes.empty() )
                    {
                        data.refDes.insert( refdes );
                        data.refDesToSymName[refdes] = symName;
                    }
                }

                break;
            }
            case SECTION::GRAPHICS:
            {
                // Field layout (0-indexed after splitting on '!'):
                //   0=S, 1=CLASS, 2=SUBCLASS, 3=RECORD_TAG, 4=GRAPHIC_DATA_NAME,
                //   5=GRAPHIC_DATA_NUMBER, 6..15=GRAPHIC_DATA_1..10,
                //   16=PIN_NUMBER, ..., 23=NET_NAME
                if( fields.size() < 16 || fields[1] != wxT( "BOUNDARY" ) )
                    break;

                wxString closureType = fields[15];

                if( closureType != wxT( "SHAPE" ) )
                    break;

                wxString layer = fields[2];
                int      recordId = ParseRecordId( fields[3] );

                if( recordId < 0 )
                    break;

                wxString netName;

                if( fields.size() > 23 )
                    netName = fields[23];

                auto  key = std::make_pair( layer, recordId );
                auto& zone = zoneMap[key];
                zone.layer = layer;
                zone.recordId = recordId;

                if( !netName.empty() )
                    zone.netName = netName;

                double x1 = 0, y1 = 0, x2 = 0, y2 = 0;

                if( fields.size() > 9 )
                {
                    fields[6].ToDouble( &x1 );
                    fields[7].ToDouble( &y1 );
                    fields[8].ToDouble( &x2 );
                    fields[9].ToDouble( &y2 );
                    zone.AddPoint( x1, y1 );
                    zone.AddPoint( x2, y2 );
                }

                break;
            }
            default:
                break;
            }
        }

        for( auto& [key, zone] : zoneMap )
            data.zonePolygons.push_back( std::move( zone ) );

        return data;
    }
};


struct BRD_ALG_PAIR
{
    std::string brdFile;
    std::string algFile;
};


/**
 * Get a list of all board files in the test data that have a corresponding .alg reference file.
 * This allows us to automatically run cross-validation tests on all boards with reference data.
 */
static std::vector<BRD_ALG_PAIR> getBoardsWithAlg()
{
    std::string               dataPath = KI_TEST::AllegroBoardDataDir( "" );
    std::vector<BRD_ALG_PAIR> boardsWithAlg;

    for( const auto& boardDir : std::filesystem::directory_iterator( dataPath ) )
    {
        if( !boardDir.is_directory() )
            continue;

        std::filesystem::path boardPath;
        std::filesystem::path algPath;

        for( const auto& entry : std::filesystem::directory_iterator( boardDir ) )
        {
            if( !entry.is_regular_file() )
                continue;

            if( entry.path().extension() == ".brd" )
                boardPath = entry.path();
            else if( entry.path().extension() == ".alg" )
                algPath = entry.path();

            if( !boardPath.empty() && !algPath.empty() )
            {
                boardsWithAlg.push_back( { boardPath.string(), algPath.string() } );
                break;
            }
        }
    }

    return boardsWithAlg;
}


/**
 * Cross-validate imported board net names against .alg ASCII reference export.
 */
BOOST_AUTO_TEST_CASE( AlgReferenceNetNames )
{
    std::vector<BRD_ALG_PAIR> boardsWithAlg = getBoardsWithAlg();

    BOOST_REQUIRE_GT( boardsWithAlg.size(), 0u );

    for( const auto& [brdFile, algFile] : boardsWithAlg )
    {
        BOOST_TEST_MESSAGE( "Validating net names: " << brdFile );

        ALG_REFERENCE_DATA algData = ALG_REFERENCE_DATA::ParseAlgFile( algFile );
        BOOST_REQUIRE_GT( algData.netNames.size(), 0u );

        BOARD* board = GetCachedBoard( brdFile );
        BOOST_REQUIRE( board );

        std::set<wxString> boardNets;

        for( const NETINFO_ITEM* net : board->GetNetInfo() )
        {
            if( net->GetNetCode() > 0 )
                boardNets.insert( net->GetNetname() );
        }

        int missingNets = 0;

        for( const wxString& algNet : algData.netNames )
        {
            if( boardNets.find( algNet ) == boardNets.end() )
            {
                missingNets++;

                if( missingNets <= 10 )
                    BOOST_TEST_MESSAGE( "  Missing net: " << algNet );
            }
        }

        BOOST_TEST_MESSAGE( brdFile << ": .alg has " << algData.netNames.size() << " nets, board has "
                                    << boardNets.size() << ", missing " << missingNets );

        BOOST_CHECK_EQUAL( missingNets, 0 );
    }
}


/**
 * Cross-validate imported board component reference designators against .alg reference.
 */
BOOST_AUTO_TEST_CASE( AlgReferenceComponentPlacement )
{
    std::vector<BRD_ALG_PAIR> boardsWithAlg = getBoardsWithAlg();

    BOOST_REQUIRE_GT( boardsWithAlg.size(), 0u );

    for( const auto& [brdFile, algFile] : boardsWithAlg )
    {
        BOOST_TEST_MESSAGE( "Validating components: " << brdFile );

        ALG_REFERENCE_DATA algData = ALG_REFERENCE_DATA::ParseAlgFile( algFile );
        BOOST_REQUIRE_GT( algData.refDes.size(), 0u );

        BOARD* board = GetCachedBoard( brdFile );
        BOOST_REQUIRE( board );

        std::set<wxString> boardRefDes;

        for( const FOOTPRINT* fp : board->Footprints() )
            boardRefDes.insert( fp->GetReference() );

        int missingRefDes = 0;
        int extraRefDes = 0;

        for( const wxString& algRef : algData.refDes )
        {
            if( boardRefDes.find( algRef ) == boardRefDes.end() )
            {
                missingRefDes++;

                if( missingRefDes <= 10 )
                    BOOST_TEST_MESSAGE( "  Missing refdes: " << algRef );
            }
        }

        for( const wxString& boardRef : boardRefDes )
        {
            if( algData.refDes.find( boardRef ) == algData.refDes.end() )
            {
                extraRefDes++;

                if( extraRefDes <= 10 )
                    BOOST_TEST_MESSAGE( "  Extra refdes in board: " << boardRef );
            }
        }

        BOOST_TEST_MESSAGE( brdFile << ": .alg has " << algData.refDes.size()
                            << " components, board has " << boardRefDes.size()
                            << ", missing " << missingRefDes
                            << ", extra " << extraRefDes );

        BOOST_CHECK_EQUAL( missingRefDes, 0 );
    }
}


/**
 * Verify that all tracks and arcs have positive width across all boards.
 */
BOOST_AUTO_TEST_CASE( AllTracksPositiveWidth )
{
    std::vector<std::string> boards = GetAllBoardFiles();

    for( const std::string& boardPath : boards )
    {
        std::string boardName = std::filesystem::path( boardPath ).filename().string();
        BOARD*      board = GetCachedBoard( boardPath );

        if( !board )
            continue;

        BOOST_TEST_CONTEXT( "Testing board: " << boardName )
        {
            int zeroWidthCount = 0;
            int totalCount = 0;

            for( PCB_TRACK* track : board->Tracks() )
            {
                if( track->Type() == PCB_TRACE_T || track->Type() == PCB_ARC_T )
                {
                    totalCount++;

                    if( track->GetWidth() <= 0 )
                    {
                        zeroWidthCount++;

                        if( zeroWidthCount <= 5 )
                        {
                            BOOST_TEST_MESSAGE( boardName << ": Zero-width track at ("
                                                << track->GetStart().x / 1000000.0 << ", "
                                                << track->GetStart().y / 1000000.0 << ")" );
                        }
                    }
                }
            }

            BOOST_CHECK_EQUAL( zeroWidthCount, 0 );
        }
    }
}


/**
 * Parse board outline geometry from a .alg ASCII reference file.
 *
 * Extracts LINE, ARC, and RECTANGLE records from both DESIGN_OUTLINE
 * and OUTLINE subclasses under BOARD GEOMETRY. Coordinates are in mils.
 */
struct ALG_OUTLINE_DATA
{
    enum class SEGMENT_TYPE
    {
        LINE,
        ARC,
        RECTANGLE,
    };

    struct OUTLINE_SEGMENT
    {
        SEGMENT_TYPE type;
        double       x1, y1, x2, y2;
        double       centerX, centerY, radius;
        bool         clockwise;
    };

    int                          designOutlineCount = 0;
    int                          outlineCount = 0;
    std::vector<OUTLINE_SEGMENT> designOutlineSegments;
    std::vector<OUTLINE_SEGMENT> outlineSegments;

    double minX = std::numeric_limits<double>::max();
    double minY = std::numeric_limits<double>::max();
    double maxX = std::numeric_limits<double>::lowest();
    double maxY = std::numeric_limits<double>::lowest();

    void updateBounds( double aX, double aY )
    {
        minX = std::min( minX, aX );
        minY = std::min( minY, aY );
        maxX = std::max( maxX, aX );
        maxY = std::max( maxY, aY );
    }

    static ALG_OUTLINE_DATA ParseAlgOutlines( const std::string& aPath )
    {
        ALG_OUTLINE_DATA data;
        std::ifstream    file( aPath );

        if( !file.is_open() )
            return data;

        std::string line;

        while( std::getline( file, line ) )
        {
            if( line.empty() || line[0] != 'S' )
                continue;

            auto fields = ALG_REFERENCE_DATA::SplitAlgLine( wxString::FromUTF8( line ) );

            if( fields.size() < 10 )
                continue;

            bool isDesignOutline = ( fields[1] == wxT( "BOARD GEOMETRY" )
                                     && fields[2] == wxT( "DESIGN_OUTLINE" ) );

            bool isOutline = ( fields[1] == wxT( "BOARD GEOMETRY" )
                               && fields[2] == wxT( "OUTLINE" ) );

            if( !isDesignOutline && !isOutline )
                continue;

            wxString shapeType = fields[4];
            OUTLINE_SEGMENT seg = {};

            if( shapeType == wxT( "LINE" ) && fields.size() >= 10 )
            {
                seg.type = SEGMENT_TYPE::LINE;
                fields[6].ToCDouble( &seg.x1 );
                fields[7].ToCDouble( &seg.y1 );
                fields[8].ToCDouble( &seg.x2 );
                fields[9].ToCDouble( &seg.y2 );

                data.updateBounds( seg.x1, seg.y1 );
                data.updateBounds( seg.x2, seg.y2 );
            }
            else if( shapeType == wxT( "ARC" ) && fields.size() >= 15 )
            {
                seg.type = SEGMENT_TYPE::ARC;
                fields[6].ToCDouble( &seg.x1 );
                fields[7].ToCDouble( &seg.y1 );
                fields[8].ToCDouble( &seg.x2 );
                fields[9].ToCDouble( &seg.y2 );
                fields[10].ToCDouble( &seg.centerX );
                fields[11].ToCDouble( &seg.centerY );
                fields[12].ToCDouble( &seg.radius );
                seg.clockwise = ( fields[14] == wxT( "CLOCKWISE" ) );

                data.updateBounds( seg.x1, seg.y1 );
                data.updateBounds( seg.x2, seg.y2 );
            }
            else if( shapeType == wxT( "RECTANGLE" ) && fields.size() >= 10 )
            {
                seg.type = SEGMENT_TYPE::RECTANGLE;
                fields[6].ToCDouble( &seg.x1 );
                fields[7].ToCDouble( &seg.y1 );
                fields[8].ToCDouble( &seg.x2 );
                fields[9].ToCDouble( &seg.y2 );

                data.updateBounds( seg.x1, seg.y1 );
                data.updateBounds( seg.x2, seg.y2 );
            }
            else
            {
                continue;
            }

            if( isDesignOutline )
            {
                data.designOutlineCount++;
                data.designOutlineSegments.push_back( seg );
            }
            else
            {
                data.outlineCount++;
                data.outlineSegments.push_back( seg );
            }
        }

        return data;
    }

    /**
     * Expected number of Edge_Cuts segments when translating to KiCad.
     * Each LINE/ARC = 1 segment. Each RECTANGLE = 4 segments.
     */
    int expectedEdgeCutsSegments() const
    {
        int count = 0;

        for( const auto& seg : designOutlineSegments )
        {
            if( seg.type == SEGMENT_TYPE::RECTANGLE )
                count += 4;
            else
                count += 1;
        }

        return count;
    }
};


/**
 * Compare board outline segment count from binary import against .alg reference.
 * Uses DESIGN_OUTLINE records since those are what the binary importer targets.
 */
BOOST_AUTO_TEST_CASE( OutlineSegmentCount )
{
    std::vector<BRD_ALG_PAIR> testBoards = getBoardsWithAlg();

    BOOST_REQUIRE_GT( testBoards.size(), 0u );

    for( const auto& [brdFile, algFile] : testBoards )
    {
        BOOST_TEST_CONTEXT( "Board: " << brdFile )
        {
            ALG_OUTLINE_DATA algOutlines = ALG_OUTLINE_DATA::ParseAlgOutlines( algFile );

            if( algOutlines.designOutlineCount == 0 && algOutlines.outlineCount == 0 )
            {
                BOOST_TEST_MESSAGE( "  No outline records in .alg, skipping" );
                continue;
            }

            BOARD* board = GetCachedBoard( brdFile );
            BOOST_REQUIRE( board );

            int edgeCutsCount = 0;

            for( BOARD_ITEM* item : board->Drawings() )
            {
                if( item->Type() == PCB_SHAPE_T && item->GetLayer() == Edge_Cuts )
                    edgeCutsCount++;
            }

            int expectedCount = algOutlines.expectedEdgeCutsSegments();

            BOOST_TEST_MESSAGE( "  .alg DESIGN_OUTLINE records: " << algOutlines.designOutlineCount
                                << " -> expected Edge_Cuts segments: " << expectedCount );
            BOOST_TEST_MESSAGE( "  .alg OUTLINE records: " << algOutlines.outlineCount );
            BOOST_TEST_MESSAGE( "  Binary import Edge_Cuts segments: " << edgeCutsCount );

            BOOST_CHECK_EQUAL( edgeCutsCount, expectedCount );
        }
    }
}


/**
 * Compare board bounding box from binary import against .alg outline coordinates.
 * The .alg coordinates are in mils; we convert to nanometers for comparison.
 */
BOOST_AUTO_TEST_CASE( OutlineBoundingBox )
{
    std::vector<BRD_ALG_PAIR> testBoards = getBoardsWithAlg();

    BOOST_REQUIRE_GT( testBoards.size(), 0u );

    // 1 mil = 25400 nm
    const double milToNm = 25400.0;

    // Allow 2 mil tolerance for coordinate rounding across formats
    const int toleranceNm = static_cast<int>( 2.0 * milToNm );

    for( const auto& [brdFile, algFile] : testBoards )
    {
        BOOST_TEST_CONTEXT( "Board: " << brdFile )
        {
            ALG_OUTLINE_DATA algOutlines = ALG_OUTLINE_DATA::ParseAlgOutlines( algFile );

            if( algOutlines.designOutlineCount == 0 )
            {
                BOOST_TEST_MESSAGE( "  No DESIGN_OUTLINE records in .alg, skipping" );
                continue;
            }

            BOARD* board = GetCachedBoard( brdFile );
            BOOST_REQUIRE( board );

            BOX2I boardBbox;
            bool  hasBbox = false;

            for( BOARD_ITEM* item : board->Drawings() )
            {
                if( item->Type() == PCB_SHAPE_T && item->GetLayer() == Edge_Cuts )
                {
                    if( !hasBbox )
                    {
                        boardBbox = item->GetBoundingBox();
                        hasBbox = true;
                    }
                    else
                    {
                        boardBbox.Merge( item->GetBoundingBox() );
                    }
                }
            }

            BOOST_REQUIRE_MESSAGE( hasBbox, "Board should have Edge_Cuts outline" );

            // Convert .alg bounding box from mils to nm
            int algMinXnm = static_cast<int>( algOutlines.minX * milToNm );
            int algMinYnm = static_cast<int>( algOutlines.minY * milToNm );
            int algMaxXnm = static_cast<int>( algOutlines.maxX * milToNm );
            int algMaxYnm = static_cast<int>( algOutlines.maxY * milToNm );
            int algWidthNm = algMaxXnm - algMinXnm;
            int algHeightNm = algMaxYnm - algMinYnm;

            int boardWidth = boardBbox.GetWidth();
            int boardHeight = boardBbox.GetHeight();

            BOOST_TEST_MESSAGE( "  .alg extent (mils): "
                                << algOutlines.minX << "," << algOutlines.minY << " to "
                                << algOutlines.maxX << "," << algOutlines.maxY
                                << " = " << ( algOutlines.maxX - algOutlines.minX ) << " x "
                                << ( algOutlines.maxY - algOutlines.minY ) );
            BOOST_TEST_MESSAGE( "  Board bbox (nm): "
                                << boardBbox.GetLeft() << "," << boardBbox.GetTop() << " to "
                                << boardBbox.GetRight() << "," << boardBbox.GetBottom()
                                << " = " << boardWidth << " x " << boardHeight );
            BOOST_TEST_MESSAGE( "  .alg (nm): " << algWidthNm << " x " << algHeightNm );

            // KiCad bounding boxes include line width so allow 3% tolerance
            BOOST_CHECK_CLOSE( static_cast<double>( boardWidth ),
                               static_cast<double>( algWidthNm ), 3.0 );
            BOOST_CHECK_CLOSE( static_cast<double>( boardHeight ),
                               static_cast<double>( algHeightNm ), 3.0 );
        }
    }
}


/**
 * For boards with line-only outlines, verify each segment endpoint
 * matches the .alg reference within tolerance.
 *
 * Allegro's Y axis is inverted relative to KiCad, so we compare
 * absolute coordinate differences.
 */
BOOST_AUTO_TEST_CASE( OutlineEndpoints )
{
    std::vector<BRD_ALG_PAIR> testBoards = getBoardsWithAlg();

    BOOST_REQUIRE_GT( testBoards.size(), 0u );

    const double milToNm = 25400.0;
    const int    toleranceNm = static_cast<int>( 2.0 * milToNm );

    for( const auto& [brdFile, algFile] : testBoards )
    {
        BOOST_TEST_CONTEXT( "Board: " << brdFile )
        {
            ALG_OUTLINE_DATA algOutlines = ALG_OUTLINE_DATA::ParseAlgOutlines( algFile );

            if( algOutlines.designOutlineCount == 0 )
                continue;

            // Only validate endpoint-by-endpoint for pure-LINE outlines
            bool allLines = true;

            for( const auto& seg : algOutlines.designOutlineSegments )
            {
                if( seg.type != ALG_OUTLINE_DATA::SEGMENT_TYPE::LINE
                    && seg.type != ALG_OUTLINE_DATA::SEGMENT_TYPE::RECTANGLE )
                {
                    allLines = false;
                    break;
                }
            }

            if( !allLines )
            {
                BOOST_TEST_MESSAGE( "  Outline has arcs, skipping endpoint-level validation" );
                continue;
            }

            BOARD* board = GetCachedBoard( brdFile );
            BOOST_REQUIRE( board );

            // Collect all Edge_Cuts segment endpoints
            struct ENDPOINT_PAIR
            {
                VECTOR2I start;
                VECTOR2I end;
            };

            std::vector<ENDPOINT_PAIR> boardSegments;

            for( BOARD_ITEM* item : board->Drawings() )
            {
                if( item->Type() != PCB_SHAPE_T || item->GetLayer() != Edge_Cuts )
                    continue;

                PCB_SHAPE* shape = static_cast<PCB_SHAPE*>( item );

                if( shape->GetShape() == SHAPE_T::SEGMENT )
                    boardSegments.push_back( { shape->GetStart(), shape->GetEnd() } );
            }

            // Build expected segments from .alg, expanding RECTANGLEs into 4 segments
            std::vector<ENDPOINT_PAIR> algSegments;

            for( const auto& seg : algOutlines.designOutlineSegments )
            {
                if( seg.type == ALG_OUTLINE_DATA::SEGMENT_TYPE::LINE )
                {
                    VECTOR2I start( static_cast<int>( seg.x1 * milToNm ),
                                    static_cast<int>( seg.y1 * milToNm ) );
                    VECTOR2I end( static_cast<int>( seg.x2 * milToNm ),
                                  static_cast<int>( seg.y2 * milToNm ) );
                    algSegments.push_back( { start, end } );
                }
                else if( seg.type == ALG_OUTLINE_DATA::SEGMENT_TYPE::RECTANGLE )
                {
                    int x1 = static_cast<int>( seg.x1 * milToNm );
                    int y1 = static_cast<int>( seg.y1 * milToNm );
                    int x2 = static_cast<int>( seg.x2 * milToNm );
                    int y2 = static_cast<int>( seg.y2 * milToNm );

                    algSegments.push_back( { { x1, y1 }, { x2, y1 } } );
                    algSegments.push_back( { { x2, y1 }, { x2, y2 } } );
                    algSegments.push_back( { { x2, y2 }, { x1, y2 } } );
                    algSegments.push_back( { { x1, y2 }, { x1, y1 } } );
                }
            }

            BOOST_CHECK_EQUAL( boardSegments.size(), algSegments.size() );

            if( boardSegments.size() != algSegments.size() )
                continue;

            // Match each .alg segment to a board segment by finding closest start/end pair.
            // Allegro and KiCad may have opposite Y axis, so we compare using absolute
            // coordinate deltas.
            int matchedCount = 0;

            std::vector<bool> used( boardSegments.size(), false );

            for( size_t ai = 0; ai < algSegments.size(); ++ai )
            {
                const auto& algSeg = algSegments[ai];
                int         bestIdx = -1;
                int64_t     bestDist = std::numeric_limits<int64_t>::max();

                for( size_t bi = 0; bi < boardSegments.size(); ++bi )
                {
                    if( used[bi] )
                        continue;

                    const auto& bSeg = boardSegments[bi];

                    // Try both orientations (start-start or start-end swap)
                    auto dist = [&]( const VECTOR2I& aAlgPt, const VECTOR2I& aBoardPt ) -> int64_t
                    {
                        int64_t dx = std::abs( static_cast<int64_t>( aAlgPt.x )
                                               - static_cast<int64_t>( aBoardPt.x ) );
                        int64_t dy = std::abs( static_cast<int64_t>( aAlgPt.y )
                                               - static_cast<int64_t>( aBoardPt.y ) );
                        return dx + dy;
                    };

                    int64_t d1 = dist( algSeg.start, bSeg.start ) + dist( algSeg.end, bSeg.end );
                    int64_t d2 = dist( algSeg.start, bSeg.end ) + dist( algSeg.end, bSeg.start );
                    int64_t d = std::min( d1, d2 );

                    if( d < bestDist )
                    {
                        bestDist = d;
                        bestIdx = static_cast<int>( bi );
                    }
                }

                if( bestIdx >= 0 && bestDist < 2LL * toleranceNm )
                {
                    used[bestIdx] = true;
                    matchedCount++;
                }
                else
                {
                    BOOST_TEST_MESSAGE( "  Unmatched .alg segment " << ai << ": ("
                                        << algSeg.start.x / 1000000.0 << ", "
                                        << algSeg.start.y / 1000000.0 << ") -> ("
                                        << algSeg.end.x / 1000000.0 << ", "
                                        << algSeg.end.y / 1000000.0 << ") mm"
                                        << " bestDist=" << bestDist );
                }
            }

            BOOST_TEST_MESSAGE( "  Matched " << matchedCount << " / " << algSegments.size()
                                << " outline segments" );

            BOOST_CHECK_EQUAL( matchedCount, static_cast<int>( algSegments.size() ) );
        }
    }
}


/**
 * Verify PTH pads have nonzero drill and SMD pads have zero drill
 * across all boards.
 */
BOOST_AUTO_TEST_CASE( PadDrillConsistency )
{
    std::vector<std::string> boards = GetAllBoardFiles();

    for( const std::string& boardPath : boards )
    {
        std::string boardName = std::filesystem::path( boardPath ).filename().string();
        BOARD*      board = GetCachedBoard( boardPath );

        if( !board )
            continue;

        BOOST_TEST_CONTEXT( "Testing board: " << boardName )
        {
            int pthNoDrill = 0;
            int smdWithDrill = 0;

            for( FOOTPRINT* fp : board->Footprints() )
            {
                for( PAD* pad : fp->Pads() )
                {
                    PAD_ATTRIB attr = pad->GetAttribute();
                    bool hasDrill = pad->GetDrillSizeX() > 0;

                    if( attr == PAD_ATTRIB::PTH && !hasDrill )
                    {
                        pthNoDrill++;

                        if( pthNoDrill <= 5 )
                        {
                            BOOST_TEST_MESSAGE( boardName << ": PTH pad without drill: "
                                                << fp->GetReference() << "."
                                                << pad->GetNumber() );
                        }
                    }

                    if( attr == PAD_ATTRIB::SMD && hasDrill )
                    {
                        smdWithDrill++;

                        if( smdWithDrill <= 5 )
                        {
                            BOOST_TEST_MESSAGE( boardName << ": SMD pad with drill: "
                                                << fp->GetReference() << "."
                                                << pad->GetNumber() );
                        }
                    }
                }
            }

            BOOST_CHECK_EQUAL( pthNoDrill, 0 );
            BOOST_CHECK_EQUAL( smdWithDrill, 0 );
        }
    }
}


/**
 * Cross-validate the number of copper zones against .alg ETCH SHAPE records.
 */
BOOST_AUTO_TEST_CASE( ZoneCountMatchesAlg )
{
    std::vector<BRD_ALG_PAIR> boardsWithAlg = getBoardsWithAlg();

    BOOST_REQUIRE_GT( boardsWithAlg.size(), 0u );

    for( const auto& [brdFile, algFile] : boardsWithAlg )
    {
        BOOST_TEST_CONTEXT( "Zone count: " << brdFile )
        {
            ALG_REFERENCE_DATA algData = ALG_REFERENCE_DATA::ParseAlgFile( algFile );

            BOARD* board = GetCachedBoard( brdFile );
            BOOST_REQUIRE( board );

            size_t boardCopperZoneLayers = 0;

            for( const ZONE* zone : board->Zones() )
            {
                if( !zone->GetIsRuleArea() )
                    boardCopperZoneLayers += ( zone->GetLayerSet() & LSET::AllCuMask() ).count();
            }

            size_t algZoneCount = algData.zonePolygons.size();

            BOOST_TEST_MESSAGE( brdFile << ": .alg has " << algZoneCount
                                << " zone polygons, board has " << boardCopperZoneLayers
                                << " copper zone-layers" );

            BOOST_CHECK_EQUAL( static_cast<size_t>( boardCopperZoneLayers ), algZoneCount );
        }
    }
}


/**
 * Cross-validate how many zones appear on each copper layer.
 */
BOOST_AUTO_TEST_CASE( ZoneLayerDistribution )
{
    std::vector<BRD_ALG_PAIR> boardsWithAlg = getBoardsWithAlg();

    BOOST_REQUIRE_GT( boardsWithAlg.size(), 0u );

    for( const auto& [brdFile, algFile] : boardsWithAlg )
    {
        BOOST_TEST_CONTEXT( "Zone layers: " << brdFile )
        {
            ALG_REFERENCE_DATA algData = ALG_REFERENCE_DATA::ParseAlgFile( algFile );

            BOARD* board = GetCachedBoard( brdFile );
            BOOST_REQUIRE( board );

            std::map<wxString, int> algLayerCounts;

            for( const ALG_ZONE_POLYGON& zone : algData.zonePolygons )
                algLayerCounts[zone.layer]++;

            std::map<wxString, int> boardLayerCounts;

            for( const ZONE* zone : board->Zones() )
            {
                if( zone->GetIsRuleArea() )
                    continue;

                for( PCB_LAYER_ID layer : zone->GetLayerSet().Seq() )
                {
                    if( IsCopperLayer( layer ) )
                        boardLayerCounts[board->GetLayerName( layer )]++;
                }
            }

            BOOST_TEST_MESSAGE( brdFile << " layer distribution:" );

            for( const auto& [layer, count] : algLayerCounts )
            {
                auto it = boardLayerCounts.find( layer );
                int  boardCount = ( it != boardLayerCounts.end() ) ? it->second : 0;

                BOOST_TEST_MESSAGE( "  " << layer << ": .alg=" << count << " board=" << boardCount );
                BOOST_CHECK_EQUAL( boardCount, count );
            }
        }
    }
}


/**
 * Cross-validate zone bounding box sizes between binary import and .alg reference.
 * Sorts zone areas per layer and verifies the size distributions match within tolerance.
 */
BOOST_AUTO_TEST_CASE( ZoneBoundingBoxes )
{
    std::vector<BRD_ALG_PAIR> boardsWithAlg = getBoardsWithAlg();

    BOOST_REQUIRE_GT( boardsWithAlg.size(), 0u );

    for( const auto& [brdFile, algFile] : boardsWithAlg )
    {
        BOOST_TEST_CONTEXT( "Zone bboxes: " << brdFile )
        {
            ALG_REFERENCE_DATA algData = ALG_REFERENCE_DATA::ParseAlgFile( algFile );

            BOARD* board = GetCachedBoard( brdFile );
            BOOST_REQUIRE( board );

            // Collect sorted areas per layer from .alg and board, then compare distributions
            const double milsToNm = 25400.0;

            std::map<wxString, std::vector<double>> algAreas;

            for( const ALG_ZONE_POLYGON& zone : algData.zonePolygons )
            {
                double w = ( zone.maxX - zone.minX ) * milsToNm;
                double h = ( zone.maxY - zone.minY ) * milsToNm;
                algAreas[zone.layer].push_back( w * h );
            }

            std::map<wxString, std::vector<double>> boardAreas;

            for( const ZONE* zone : board->Zones() )
            {
                if( zone->GetIsRuleArea() )
                    continue;

                BOX2I  bbox = zone->GetBoundingBox();
                double area = static_cast<double>( bbox.GetWidth() )
                              * static_cast<double>( bbox.GetHeight() );

                for( PCB_LAYER_ID layer : zone->GetLayerSet().Seq() )
                {
                    if( IsCopperLayer( layer ) )
                        boardAreas[board->GetLayerName( layer )].push_back( area );
                }
            }

            int matched = 0;
            int mismatched = 0;

            for( auto& [layer, algList] : algAreas )
            {
                std::sort( algList.begin(), algList.end() );
                auto it = boardAreas.find( layer );

                if( it == boardAreas.end() || it->second.size() != algList.size() )
                    continue;

                std::sort( it->second.begin(), it->second.end() );

                for( size_t i = 0; i < algList.size(); ++i )
                {
                    double ref = std::max( algList[i], 1.0 );
                    double err = std::abs( it->second[i] - algList[i] ) / ref;

                    if( err < 0.10 )
                    {
                        matched++;
                    }
                    else
                    {
                        mismatched++;

                        if( mismatched <= 5 )
                        {
                            BOOST_TEST_MESSAGE( "  " << layer << " index " << i
                                                << ": alg area " << algList[i] / ( milsToNm * milsToNm )
                                                << " sq mils vs board area "
                                                << it->second[i] / ( milsToNm * milsToNm )
                                                << " sq mils" );
                        }
                    }
                }
            }

            BOOST_TEST_MESSAGE( brdFile << ": " << matched << " zone areas matched, "
                                << mismatched << " mismatched" );

            int total = matched + mismatched;

            if( total > 0 )
            {
                BOOST_CHECK_GT( matched, total * 8 / 10 );
            }
        }
    }
}


/**
 * Verify that footprint pads are contained within their F.Fab outline bounding box.
 * This catches coordinate-space bugs where 0x0D pad positions (footprint-local) are
 * incorrectly treated as board-absolute, causing pads to be placed far from their
 * footprint's fabrication outline.
 */
BOOST_AUTO_TEST_CASE( PadContainedInFabOutline )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "BeagleBone_Black_RevC/BeagleBone_Black_RevC.brd" );

    BOARD* board = GetCachedBoard( dataPath );
    BOOST_REQUIRE( board );

    // Footprints known to have pads and fab outlines that enclose them.
    // P6 and P10 are excluded: they are bottom-side connectors whose assembly outlines
    // only cover the housing, not the full pin field.
    const std::set<wxString> targetRefs = { wxS( "J1" ), wxS( "P5" ), wxS( "U5" ),
                                            wxS( "U13" ), wxS( "C78" ) };

    int testedCount = 0;
    int failedCount = 0;

    for( FOOTPRINT* fp : board->Footprints() )
    {
        if( targetRefs.find( fp->GetReference() ) == targetRefs.end() )
            continue;

        PCB_LAYER_ID fabLayer = fp->IsFlipped() ? B_Fab : F_Fab;

        BOX2I fabBbox;
        bool  hasFab = false;

        for( BOARD_ITEM* item : fp->GraphicalItems() )
        {
            if( item->GetLayer() == fabLayer )
            {
                if( !hasFab )
                {
                    fabBbox = item->GetBoundingBox();
                    hasFab = true;
                }
                else
                {
                    fabBbox.Merge( item->GetBoundingBox() );
                }
            }
        }

        if( !hasFab || fp->Pads().empty() )
            continue;

        // Allow generous tolerance: pad centers can extend slightly beyond the fab outline
        // (e.g. edge-mount connectors, thermal pads). 3mm handles most cases.
        BOX2I testBbox = fabBbox;
        testBbox.Inflate( 3000000 );

        BOOST_TEST_CONTEXT( "Footprint " << fp->GetReference() )
        {
            testedCount++;

            for( PAD* pad : fp->Pads() )
            {
                VECTOR2I padCenter = pad->GetPosition();

                if( !testBbox.Contains( padCenter ) )
                {
                    failedCount++;
                    BOOST_TEST_MESSAGE( fp->GetReference() << " pad " << pad->GetNumber()
                                        << " at (" << padCenter.x / 1e6 << ", "
                                        << padCenter.y / 1e6 << ") mm is outside F.Fab bbox" );
                }
            }
        }
    }

    BOOST_TEST_MESSAGE( "Tested " << testedCount << " footprints for pad containment" );
    BOOST_CHECK_GE( testedCount, 4 );
    BOOST_CHECK_EQUAL( failedCount, 0 );
}


/**
 * Verify pad orientation on footprints P6 and P10. The binary format stores pad rotation
 * in footprint-local space via 0x0D. An earlier bug double-subtracted footprint rotation,
 * causing pads to appear rotated 90 degrees from their correct orientation.
 */
BOOST_AUTO_TEST_CASE( PadOrientationP6P10 )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "BeagleBone_Black_RevC/BeagleBone_Black_RevC.brd" );

    BOARD* board = GetCachedBoard( dataPath );
    BOOST_REQUIRE( board );

    for( FOOTPRINT* fp : board->Footprints() )
    {
        wxString ref = fp->GetReference();

        if( ref != wxS( "P6" ) && ref != wxS( "P10" ) )
            continue;

        BOOST_TEST_CONTEXT( "Footprint " << ref )
        {
            for( PAD* pad : fp->Pads() )
            {
                long padNum = 0;

                if( !pad->GetNumber().ToLong( &padNum ) )
                    continue;

                // Pads 1-19 on P6/P10 are rectangular SMD pads that should be wider than tall
                if( padNum < 1 || padNum > 19 )
                    continue;

                // GetBoundingBox accounts for rotation, giving visual dimensions
                BOX2I bbox = pad->GetBoundingBox();
                auto bboxW = bbox.GetWidth();
                auto bboxH = bbox.GetHeight();

                // Skip square/circular pads where orientation doesn't affect shape
                if( bboxW == bboxH )
                    continue;

                BOOST_TEST_CONTEXT( "Pad " << pad->GetNumber() )
                {
                    BOOST_CHECK_MESSAGE( bboxW > bboxH,
                                         ref << " pad " << pad->GetNumber()
                                             << " should be visually wider than tall: "
                                             << bboxW / 1e6 << " x " << bboxH / 1e6 << " mm" );
                }
            }
        }
    }
}


/**
 * Verify that oblong (slot) drill holes are imported with the correct shape and dimensions.
 * The builder must set PAD_DRILL_SHAPE::OBLONG when width != height.
 *
 * BeagleBone Black has 7 slot holes in total:
 *   2x 50x15 mil, 2x 95x40 mil, 1x 120x40 mil @90, 1x 120x40 mil, 1x 140x40 mil
 */
BOOST_AUTO_TEST_CASE( SlotHoles )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "BeagleBone_Black_RevC/BeagleBone_Black_RevC.brd" );

    BOARD* board = GetCachedBoard( dataPath );
    BOOST_REQUIRE( board );

    int oblongCount = 0;

    for( FOOTPRINT* fp : board->Footprints() )
    {
        for( PAD* pad : fp->Pads() )
        {
            VECTOR2I drillSize = pad->GetDrillSize();

            if( drillSize.x <= 0 || drillSize.y <= 0 )
                continue;

            if( drillSize.x == drillSize.y )
                continue;

            oblongCount++;

            BOOST_TEST_CONTEXT( fp->GetReference() << " pad " << pad->GetNumber() )
            {
                BOOST_CHECK( pad->GetDrillShape() == PAD_DRILL_SHAPE::OBLONG );

                BOOST_TEST_MESSAGE( fp->GetReference() << " pad " << pad->GetNumber()
                                    << " slot: " << drillSize.x / 1e6 << " x "
                                    << drillSize.y / 1e6 << " mm"
                                    << " attr=" << static_cast<int>( pad->GetAttribute() ) );
            }
        }
    }

    BOOST_TEST_MESSAGE( "Found " << oblongCount << " oblong drill holes" );
    BOOST_CHECK_EQUAL( oblongCount, 7 );
}


/**
 * Verify that footprint J1 in BeagleBone_Black_RevC imports at 180 degrees orientation.
 * This catches a bug where EDA_ANGLE was constructed without DEGREES_T, causing the
 * rotation value to be misinterpreted.
 */
BOOST_AUTO_TEST_CASE( FootprintOrientation )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "BeagleBone_Black_RevC/BeagleBone_Black_RevC.brd" );

    BOARD* board = GetCachedBoard( dataPath );

    BOOST_REQUIRE( board );

    FOOTPRINT* j1 = nullptr;

    for( FOOTPRINT* fp : board->Footprints() )
    {
        if( fp->GetReference() == wxT( "J1" ) )
        {
            j1 = fp;
            break;
        }
    }

    BOOST_REQUIRE_MESSAGE( j1 != nullptr, "Footprint J1 must exist in BeagleBone_Black_RevC" );

    EDA_ANGLE orientation = j1->GetOrientation();
    BOOST_TEST_MESSAGE( "J1 orientation: " << orientation.AsDegrees() << " degrees" );
    BOOST_CHECK_CLOSE( orientation.AsDegrees(), 90.0, 0.1 );
}


/**
 * Verify that per-net trace width constraints from Allegro FIELD blocks are imported
 * as KiCad netclass track width settings. ProiectBoard has 17 nets at 20mil and 2 at 24mil.
 */
BOOST_AUTO_TEST_CASE( NetclassTraceWidths )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "ProiectBoard/ProiectBoard.brd" );

    BOARD* board = GetCachedBoard( dataPath );
    BOOST_REQUIRE( board );

    std::shared_ptr<NET_SETTINGS> netSettings = board->GetDesignSettings().m_NetSettings;

    BOOST_CHECK( netSettings->HasNetclass( wxS( "W20mil" ) ) );
    BOOST_CHECK( netSettings->HasNetclass( wxS( "W24mil" ) ) );

    auto nc20 = netSettings->GetNetClassByName( wxS( "W20mil" ) );
    auto nc24 = netSettings->GetNetClassByName( wxS( "W24mil" ) );

    BOOST_REQUIRE( nc20 );
    BOOST_REQUIRE( nc24 );

    // 20 mil = 508000 nm, 24 mil = 609600 nm
    BOOST_CHECK_EQUAL( nc20->GetTrackWidth(), 508000 );
    BOOST_CHECK_EQUAL( nc24->GetTrackWidth(), 609600 );

    // Count nets in each netclass
    int count20 = 0;
    int count24 = 0;

    for( NETINFO_ITEM* net : board->GetNetInfo() )
    {
        if( net->GetNetCode() <= 0 )
            continue;

        NETCLASS* nc = net->GetNetClass();

        if( !nc )
            continue;

        if( nc->GetName() == wxS( "W20mil" ) )
            count20++;
        else if( nc->GetName() == wxS( "W24mil" ) )
            count24++;
    }

    BOOST_CHECK_EQUAL( count20, 17 );
    BOOST_CHECK_EQUAL( count24, 2 );
}


/**
 * Verify that diff pair match groups in BeagleBone Black produce netclasses with the
 * DP_ prefix and contain exactly 2 nets each.
 */
BOOST_AUTO_TEST_CASE( DiffPairNetclass )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "BeagleBone_Black_RevC/BeagleBone_Black_RevC.brd" );

    BOARD* board = GetCachedBoard( dataPath );
    BOOST_REQUIRE( board );

    std::shared_ptr<NET_SETTINGS> netSettings = board->GetDesignSettings().m_NetSettings;

    // HDMI_TXC is a well-known diff pair on BeagleBone Black
    BOOST_CHECK( netSettings->HasNetclass( wxS( "DP_HDMI_TXC" ) ) );
    BOOST_CHECK( netSettings->HasNetclass( wxS( "DP_USB0" ) ) );

    // Verify HDMI_TXC has exactly 2 nets assigned
    int hdmiTxcCount = 0;

    for( NETINFO_ITEM* net : board->GetNetInfo() )
    {
        if( net->GetNetCode() <= 0 )
            continue;

        NETCLASS* nc = net->GetNetClass();

        if( nc && nc->GetName() == wxS( "DP_HDMI_TXC" ) )
            hdmiTxcCount++;
    }

    BOOST_CHECK_EQUAL( hdmiTxcCount, 2 );
}


/**
 * Verify that match groups with more than 2 nets (DDR byte lanes, address buses) produce
 * netclasses with the MG_ prefix.
 */
BOOST_AUTO_TEST_CASE( MatchGroupNetclass )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "BeagleBone_Black_RevC/BeagleBone_Black_RevC.brd" );

    BOARD* board = GetCachedBoard( dataPath );
    BOOST_REQUIRE( board );

    std::shared_ptr<NET_SETTINGS> netSettings = board->GetDesignSettings().m_NetSettings;

    // DDR_DQ0 is a DDR byte lane with 11 nets (not a diff pair)
    BOOST_CHECK( netSettings->HasNetclass( wxS( "MG_DDR_DQ0" ) ) );
    BOOST_CHECK( netSettings->HasNetclass( wxS( "MG_DDR_ADD" ) ) );

    // DDR_DQ0 should have 11 nets, DDR_ADD should have 26
    int dq0Count = 0;
    int addCount = 0;

    for( NETINFO_ITEM* net : board->GetNetInfo() )
    {
        if( net->GetNetCode() <= 0 )
            continue;

        NETCLASS* nc = net->GetNetClass();

        if( !nc )
            continue;

        if( nc->GetName() == wxS( "MG_DDR_DQ0" ) )
            dq0Count++;
        else if( nc->GetName() == wxS( "MG_DDR_ADD" ) )
            addCount++;
    }

    BOOST_CHECK_EQUAL( dq0Count, 11 );
    BOOST_CHECK_EQUAL( addCount, 26 );
}


/**
 * Verify the total number of match group netclasses across all boards that have them.
 * BeagleBone Black has 17 diff pair groups and 4 match groups (21 total).
 */
BOOST_AUTO_TEST_CASE( MatchGroupCounts )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "BeagleBone_Black_RevC/BeagleBone_Black_RevC.brd" );

    BOARD* board = GetCachedBoard( dataPath );
    BOOST_REQUIRE( board );

    std::shared_ptr<NET_SETTINGS> netSettings = board->GetDesignSettings().m_NetSettings;

    int dpCount = 0;
    int mgCount = 0;

    for( const auto& [name, nc] : netSettings->GetNetclasses() )
    {
        if( name.StartsWith( wxS( "DP_" ) ) )
            dpCount++;
        else if( name.StartsWith( wxS( "MG_" ) ) )
            mgCount++;
    }

    BOOST_CHECK_EQUAL( dpCount, 17 );
    BOOST_CHECK_EQUAL( mgCount, 4 );
}


/**
 * Verify that boards without match groups (e.g., simple boards) don't produce any
 * DP_ or MG_ netclasses.
 */
BOOST_AUTO_TEST_CASE( NoMatchGroupsOnSimpleBoard )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "led_youtube/led_youtube.brd" );

    BOARD* board = GetCachedBoard( dataPath );
    BOOST_REQUIRE( board );

    std::shared_ptr<NET_SETTINGS> netSettings = board->GetDesignSettings().m_NetSettings;

    for( const auto& [name, nc] : netSettings->GetNetclasses() )
    {
        BOOST_CHECK_MESSAGE( !name.StartsWith( wxS( "DP_" ) ) && !name.StartsWith( wxS( "MG_" ) ),
                             "Simple board should not have match group netclass: " + name );
    }
}


/**
 * Verify that physical constraint sets (0x1D blocks) from BeagleBone Black are imported as
 * KiCad netclasses with correct track width and clearance values.
 */
BOOST_AUTO_TEST_CASE( ConstraintSetNetclasses )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "BeagleBone_Black_RevC/BeagleBone_Black_RevC.brd" );

    BOARD* board = GetCachedBoard( dataPath );
    BOOST_REQUIRE( board );

    std::shared_ptr<NET_SETTINGS> netSettings = board->GetDesignSettings().m_NetSettings;

    // BB Black has 5 constraint sets, all with 4.0 mil (101600 nm) clearance
    BOOST_CHECK( netSettings->HasNetclass( wxS( "Allegro_Default" ) ) );
    BOOST_CHECK( netSettings->HasNetclass( wxS( "PWR" ) ) );
    BOOST_CHECK( netSettings->HasNetclass( wxS( "BGA" ) ) );
    BOOST_CHECK( netSettings->HasNetclass( wxS( "90_OHM_DIFF" ) ) );
    BOOST_CHECK( netSettings->HasNetclass( wxS( "100OHM_DIFF" ) ) );

    auto ncDefault = netSettings->GetNetClassByName( wxS( "Allegro_Default" ) );
    auto ncPwr = netSettings->GetNetClassByName( wxS( "PWR" ) );

    BOOST_REQUIRE( ncDefault );
    BOOST_REQUIRE( ncPwr );

    BOOST_CHECK_EQUAL( ncDefault->GetClearance(), 101600 );
    BOOST_CHECK_EQUAL( ncDefault->GetTrackWidth(), 120650 );

    BOOST_CHECK_EQUAL( ncPwr->GetClearance(), 101600 );
    BOOST_CHECK_EQUAL( ncPwr->GetTrackWidth(), 381000 );

    // Nets without explicit 0x1a0 field assignment fall back to DEFAULT.
    // BB Black nets have empty-string 0x1a0 fields which don't match any constraint set,
    // so all nets get assigned to DEFAULT.
    int defaultCount = 0;

    for( NETINFO_ITEM* net : board->GetNetInfo() )
    {
        if( net->GetNetCode() <= 0 )
            continue;

        NETCLASS* nc = net->GetNetClass();

        if( !nc )
            continue;

        if( nc->GetName() == wxS( "Allegro_Default" ) )
            defaultCount++;
    }

    BOOST_CHECK_MESSAGE( defaultCount > 0, "DEFAULT constraint set should have assigned nets (implicit)" );
}


/**
 * Verify constraint set import on a pre-V172 board (TRS80_POWER). Pre-V172 boards have
 * no dedicated clearance field, so spacing is used as the clearance fallback.
 */
BOOST_AUTO_TEST_CASE( ConstraintSetPreV172 )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "TRS80_POWER/TRS80_POWER.brd" );

    BOARD* board = GetCachedBoard( dataPath );
    BOOST_REQUIRE( board );

    std::shared_ptr<NET_SETTINGS> netSettings = board->GetDesignSettings().m_NetSettings;

    BOOST_CHECK( netSettings->HasNetclass( wxS( "CS_0" ) ) );

    auto nc = netSettings->GetNetClassByName( wxS( "CS_0" ) );

    BOOST_REQUIRE( nc );

    // Pre-V172 f[0]=line_width=15 mil (381000 nm), f[1]=spacing=7 mil (177800 nm) used as clearance
    BOOST_CHECK_EQUAL( nc->GetTrackWidth(), 381000 );
    BOOST_CHECK_EQUAL( nc->GetClearance(), 177800 );
}


/**
 * Verify that constraint set netclasses and per-net trace width netclasses coexist.
 * ProiectBoard has both a constraint set (CS_0) and per-net trace widths (W20mil, W24mil).
 */
BOOST_AUTO_TEST_CASE( ConstraintSetAndTraceWidth )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "ProiectBoard/ProiectBoard.brd" );

    BOARD* board = GetCachedBoard( dataPath );
    BOOST_REQUIRE( board );

    std::shared_ptr<NET_SETTINGS> netSettings = board->GetDesignSettings().m_NetSettings;

    // Constraint set netclass
    BOOST_CHECK( netSettings->HasNetclass( wxS( "CS_0" ) ) );

    // Per-net trace width netclasses
    BOOST_CHECK( netSettings->HasNetclass( wxS( "W20mil" ) ) );
    BOOST_CHECK( netSettings->HasNetclass( wxS( "W24mil" ) ) );

    // Constraint set values (pre-V172, 5 mil line/spacing/clearance)
    auto ncCS = netSettings->GetNetClassByName( wxS( "CS_0" ) );

    BOOST_REQUIRE( ncCS );
    BOOST_CHECK_EQUAL( ncCS->GetTrackWidth(), 127000 );
    BOOST_CHECK_EQUAL( ncCS->GetClearance(), 127000 );

    // Per-net trace widths still intact
    auto nc20 = netSettings->GetNetClassByName( wxS( "W20mil" ) );
    auto nc24 = netSettings->GetNetClassByName( wxS( "W24mil" ) );

    BOOST_REQUIRE( nc20 );
    BOOST_REQUIRE( nc24 );
    BOOST_CHECK_EQUAL( nc20->GetTrackWidth(), 508000 );
    BOOST_CHECK_EQUAL( nc24->GetTrackWidth(), 609600 );
}


/**
 * Verify diff pair gap is imported from f[7] of constraint set DataB records.
 * BeagleBone_Black_RevC is V172+ (divisor=100) with two DIFF constraint sets.
 */
BOOST_AUTO_TEST_CASE( ConstraintSetDiffPairGap )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "BeagleBone_Black_RevC/BeagleBone_Black_RevC.brd" );

    BOARD* board = GetCachedBoard( dataPath );
    BOOST_REQUIRE( board );

    std::shared_ptr<NET_SETTINGS> netSettings = board->GetDesignSettings().m_NetSettings;

    // 90_OHM_DIFF: f[1]=450, f[4]=400, f[7]=650 (divisor=100, scale=254 nm/unit)
    auto nc90 = netSettings->GetNetClassByName( wxS( "90_OHM_DIFF" ) );
    BOOST_REQUIRE( nc90 );
    BOOST_CHECK_EQUAL( nc90->GetTrackWidth(), 114300 );
    BOOST_CHECK_EQUAL( nc90->GetClearance(), 101600 );
    BOOST_CHECK_EQUAL( nc90->GetDiffPairGap(), 165100 );
    BOOST_CHECK_EQUAL( nc90->GetDiffPairWidth(), 114300 );

    // 100OHM_DIFF: f[1]=375, f[4]=400, f[7]=725
    auto nc100 = netSettings->GetNetClassByName( wxS( "100OHM_DIFF" ) );
    BOOST_REQUIRE( nc100 );
    BOOST_CHECK_EQUAL( nc100->GetTrackWidth(), 95250 );
    BOOST_CHECK_EQUAL( nc100->GetClearance(), 101600 );
    BOOST_CHECK_EQUAL( nc100->GetDiffPairGap(), 184150 );
    BOOST_CHECK_EQUAL( nc100->GetDiffPairWidth(), 95250 );

    // BGA: f[1]=300, f[7]=300 (divisor=100, 300*254=76200 nm)
    auto ncBga = netSettings->GetNetClassByName( wxS( "BGA" ) );
    BOOST_REQUIRE( ncBga );
    BOOST_CHECK_EQUAL( ncBga->GetDiffPairGap(), 76200 );
    BOOST_CHECK_EQUAL( ncBga->GetDiffPairWidth(), 76200 );
}


/**
 * Verify diff pair gap is imported on pre-V172 boards. VCU118 (divisor=1000) has multiple
 * diff pair constraint sets with per-layer variation in f[7].
 */
BOOST_AUTO_TEST_CASE( ConstraintSetDiffPairGapPreV172 )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "VCU118_REV2-0/8851_HW-U1-VCU118_REV2-0_071417.brd" );

    BOARD* board = GetCachedBoard( dataPath );
    BOOST_REQUIRE( board );

    std::shared_ptr<NET_SETTINGS> netSettings = board->GetDesignSettings().m_NetSettings;

    // DP_90_OHM: f[0]=5200 (line_width), f[7]=4800 (dp_gap) on L0 (divisor=1000, scale=25.4)
    auto nc = netSettings->GetNetClassByName( wxS( "DP_90_OHM" ) );
    BOOST_REQUIRE( nc );
    BOOST_CHECK_EQUAL( nc->GetTrackWidth(), 132080 );
    BOOST_CHECK_EQUAL( nc->GetDiffPairGap(), 121920 );
    BOOST_CHECK_EQUAL( nc->GetDiffPairWidth(), 132080 );
}


/**
 * Test that LoadBoard works when aAppendToMe is nullptr, which is the path used by the
 * KiCad UI "Import Non-KiCad Board" flow. The plugin must create and return a new BOARD.
 */
BOOST_AUTO_TEST_CASE( UIImportPath_NullBoard )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "ProiectBoard/ProiectBoard.brd" );

    PCB_IO_ALLEGRO plugin;
    CAPTURING_REPORTER reporter;
    plugin.SetReporter( &reporter );

    BOARD* rawBoard = nullptr;

    try
    {
        rawBoard = plugin.LoadBoard( dataPath, nullptr, nullptr, nullptr );
    }
    catch( const IO_ERROR& e )
    {
        BOOST_TEST_MESSAGE( "IO_ERROR: " << e.What() );
    }
    catch( const std::exception& e )
    {
        BOOST_TEST_MESSAGE( "Exception: " << e.what() );
    }

    reporter.PrintAllMessages( "UIImportPath_NullBoard" );

    BOOST_REQUIRE_MESSAGE( rawBoard != nullptr, "LoadBoard with nullptr aAppendToMe must return a valid board" );

    std::unique_ptr<BOARD> board( rawBoard );

    BOOST_CHECK_GT( board->GetNetCount(), 0 );
    BOOST_CHECK_GT( board->Footprints().size(), 0 );
    BOOST_CHECK_GT( board->Tracks().size(), 0 );
    BOOST_CHECK_EQUAL( reporter.GetErrorCount(), 0 );

    PrintBoardStats( board.get(), "ProiectBoard (UI path)" );
}


/**
 * Verify that SMD pad layer sets are consistent with their parent footprint side.
 *
 * In KiCad, footprint definitions always use F.Cu for SMD pads. When a footprint is placed
 * on the bottom of the board, Flip() moves pads to B.Cu. So after import:
 *   - Front footprints should have SMD pads on F.Cu
 *   - Bottom footprints should have SMD pads on B.Cu
 */
BOOST_AUTO_TEST_CASE( SmdPadLayerConsistency )
{
    std::vector<std::string> boards = GetAllBoardFiles();

    for( const std::string& boardPath : boards )
    {
        std::string boardName = std::filesystem::path( boardPath ).filename().string();
        BOARD*      board = GetCachedBoard( boardPath );

        if( !board )
            continue;

        BOOST_TEST_CONTEXT( "Testing board: " << boardName )
        {
            int inconsistentCount = 0;

            for( FOOTPRINT* fp : board->Footprints() )
            {
                const bool onBottom = fp->IsFlipped();

                for( PAD* pad : fp->Pads() )
                {
                    if( pad->GetAttribute() != PAD_ATTRIB::SMD )
                        continue;

                    LSET layers = pad->GetLayerSet();
                    bool hasTopCopper = layers.Contains( F_Cu );
                    bool hasBotCopper = layers.Contains( B_Cu );

                    if( onBottom && hasTopCopper && !hasBotCopper )
                    {
                        inconsistentCount++;
                        BOOST_TEST_MESSAGE( boardName << ": " << fp->GetReference() << " pad "
                                            << pad->GetNumber() << " is on bottom footprint but SMD "
                                            << "pad has F.Cu without B.Cu" );
                    }
                    else if( !onBottom && hasBotCopper && !hasTopCopper )
                    {
                        inconsistentCount++;
                        BOOST_TEST_MESSAGE( boardName << ": " << fp->GetReference() << " pad "
                                            << pad->GetNumber() << " is on top footprint but SMD "
                                            << "pad has B.Cu without F.Cu" );
                    }
                }
            }

            BOOST_CHECK_EQUAL( inconsistentCount, 0 );
        }
    }
}


/**
 * Verify that SMD-only footprint tech layers are consistent with the footprint side.
 *
 * A front-side SMD footprint should have shapes/text only on front tech layers (F.SilkS,
 * F.CrtYd, F.Fab, F.Mask, F.Paste). A bottom-side SMD footprint should have them only
 * on back tech layers. Mixed-side items indicate the importer failed to canonicalize
 * footprint children before flipping.
 */
BOOST_AUTO_TEST_CASE( SmdFootprintTechLayers )
{
    std::vector<std::string> boards = GetAllBoardFiles();

    for( const std::string& boardPath : boards )
    {
        std::string boardName = std::filesystem::path( boardPath ).filename().string();
        BOARD*      board = GetCachedBoard( boardPath );

        if( !board )
            continue;

        BOOST_TEST_CONTEXT( "Testing board: " << boardName )
        {
            int inconsistentCount = 0;

            for( FOOTPRINT* fp : board->Footprints() )
            {
                // Only check SMD-only footprints (no through-hole pads)
                bool hasSmd = false;
                bool hasTH = false;

                for( PAD* pad : fp->Pads() )
                {
                    if( pad->GetAttribute() == PAD_ATTRIB::SMD )
                        hasSmd = true;
                    else if( pad->GetAttribute() == PAD_ATTRIB::PTH )
                        hasTH = true;
                }

                if( !hasSmd || hasTH )
                    continue;

                const bool onBottom = fp->IsFlipped();

                for( BOARD_ITEM* item : fp->GraphicalItems() )
                {
                    PCB_LAYER_ID layer = item->GetLayer();

                    if( !IsFrontLayer( layer ) && !IsBackLayer( layer ) )
                        continue;

                    bool wrongSide = false;

                    if( onBottom && IsFrontLayer( layer ) )
                        wrongSide = true;
                    else if( !onBottom && IsBackLayer( layer ) )
                        wrongSide = true;

                    if( wrongSide )
                    {
                        inconsistentCount++;
                        BOOST_TEST_MESSAGE(
                                boardName << ": " << fp->GetReference() << " is "
                                          << ( onBottom ? "bottom" : "top" ) << "-side SMD but has "
                                          << item->GetClass() << " on "
                                          << board->GetLayerName( layer ) );
                    }
                }
            }

            BOOST_CHECK_EQUAL( inconsistentCount, 0 );
        }
    }
}


/**
 * Verify that oblong drill slots on BeagleBone connectors align with their copper pad orientation.
 * P6 pads 20/21, P3 pad 6, and P1 pads 1-3 have vertical oblong pads that require vertical slots.
 * Previously the slot dimensions were imported as (primary, secondary) instead of matching the
 * pad aspect ratio, producing horizontal slots on vertical pads.
 */
BOOST_AUTO_TEST_CASE( BeagleBone_DrillSlotOrientation )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "BeagleBone_Black_RevC/BeagleBone_Black_RevC.brd" );

    BOARD* board = GetCachedBoard( dataPath );
    BOOST_REQUIRE( board );

    struct SLOT_CHECK
    {
        wxString fpRef;
        wxString padNum;
    };

    // These pads have vertical oblong copper shapes and should have taller-than-wide drill slots
    std::vector<SLOT_CHECK> checks = {
        { wxS( "P6" ), wxS( "20" ) },
        { wxS( "P6" ), wxS( "21" ) },
        { wxS( "P3" ), wxS( "6" ) },
        { wxS( "P1" ), wxS( "1" ) },
        { wxS( "P1" ), wxS( "2" ) },
        { wxS( "P1" ), wxS( "3" ) },
    };

    for( const auto& check : checks )
    {
        BOOST_TEST_CONTEXT( check.fpRef << " pad " << check.padNum )
        {
            FOOTPRINT* fp = nullptr;

            for( FOOTPRINT* candidate : board->Footprints() )
            {
                if( candidate->GetReference() == check.fpRef )
                {
                    fp = candidate;
                    break;
                }
            }

            BOOST_REQUIRE_MESSAGE( fp != nullptr, "Footprint " << check.fpRef << " should exist" );

            PAD* pad = nullptr;

            for( PAD* candidate : fp->Pads() )
            {
                if( candidate->GetNumber() == check.padNum )
                {
                    pad = candidate;
                    break;
                }
            }

            BOOST_REQUIRE_MESSAGE( pad != nullptr,
                                   "Pad " << check.padNum << " should exist on " << check.fpRef );

            VECTOR2I padSize = pad->GetSize( F_Cu );
            VECTOR2I drillSize = pad->GetDrillSize();

            BOOST_TEST_MESSAGE( check.fpRef << " pad " << check.padNum
                                << ": pad=" << padSize.x << "x" << padSize.y
                                << " drill=" << drillSize.x << "x" << drillSize.y );

            // If the pad is oblong, the drill should match the pad's aspect ratio
            if( drillSize.x != drillSize.y )
            {
                bool padIsTaller = ( padSize.y > padSize.x );
                bool drillIsTaller = ( drillSize.y > drillSize.x );

                BOOST_CHECK_MESSAGE( padIsTaller == drillIsTaller,
                                     "Drill slot should match pad orientation" );
            }
        }
    }
}


/**
 * Verify that zones on BeagleBone have fill polygons imported from Allegro's computed copper.
 * The GND_EARTH zones should have non-empty fill polygon data.
 */
BOOST_AUTO_TEST_CASE( BeagleBone_ZoneFills )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "BeagleBone_Black_RevC/BeagleBone_Black_RevC.brd" );

    BOARD* board = GetCachedBoard( dataPath );
    BOOST_REQUIRE( board );

    int filledZoneCount = 0;
    int totalCopperZones = 0;

    for( const ZONE* zone : board->Zones() )
    {
        if( zone->GetIsRuleArea() || zone->GetNetCode() == 0 )
            continue;

        totalCopperZones++;

        if( zone->IsFilled() )
        {
            filledZoneCount++;

            BOOST_TEST_MESSAGE( "Filled zone: net=" << zone->GetNetname()
                                << " layers=" << zone->GetLayerSet().count() );
        }
    }

    BOOST_TEST_MESSAGE( "Total copper zones: " << totalCopperZones
                        << ", filled: " << filledZoneCount );

    BOOST_CHECK_GT( totalCopperZones, 0 );
    BOOST_CHECK_GT( filledZoneCount, 0 );
}


/**
 * Verify that Allegro dynamic copper shapes (m_Unknown2 bit 12) are imported as teardrop
 * zones, and that the pads/vias anchoring those teardrops have teardrops enabled.
 */
BOOST_AUTO_TEST_CASE( BeagleBone_Teardrops )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "BeagleBone_Black_RevC/BeagleBone_Black_RevC.brd" );

    BOARD* board = GetCachedBoard( dataPath );
    BOOST_REQUIRE( board );

    int teardropZones = 0;

    for( const ZONE* zone : board->Zones() )
    {
        if( zone->IsTeardropArea() )
            teardropZones++;
    }

    BOOST_CHECK_GT( teardropZones, 1000 );
    BOOST_TEST_MESSAGE( "Teardrop zones: " << teardropZones );

    // Pads and vias anchoring teardrops must have teardrops enabled
    int padsWithTeardrops = 0;
    int totalPads = 0;

    for( const FOOTPRINT* fp : board->Footprints() )
    {
        for( const PAD* pad : fp->Pads() )
        {
            totalPads++;

            if( pad->GetTeardropsEnabled() )
                padsWithTeardrops++;
        }
    }

    BOOST_CHECK_GT( padsWithTeardrops, 0 );
    BOOST_TEST_MESSAGE( "Pads with teardrops enabled: " << padsWithTeardrops << " / " << totalPads );

    int viasWithTeardrops = 0;
    int totalVias = 0;

    for( const PCB_TRACK* track : board->Tracks() )
    {
        if( track->Type() != PCB_VIA_T )
            continue;

        totalVias++;

        if( static_cast<const PCB_VIA*>( track )->GetTeardropsEnabled() )
            viasWithTeardrops++;
    }

    BOOST_CHECK_GT( viasWithTeardrops, 0 );
    BOOST_TEST_MESSAGE( "Vias with teardrops enabled: " << viasWithTeardrops << " / " << totalVias );
}


/**
 * Verify that pre-V172 boards (which lack the m_Unknown2 discriminator field) have no
 * teardrop zones and no pads/vias with teardrops enabled.
 */
BOOST_AUTO_TEST_CASE( PreV172_NoTeardrops )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "ProiectBoard/ProiectBoard.brd" );

    BOARD* board = GetCachedBoard( dataPath );
    BOOST_REQUIRE( board );

    int teardropZones = 0;

    for( const ZONE* zone : board->Zones() )
    {
        if( zone->IsTeardropArea() )
            teardropZones++;
    }

    BOOST_CHECK_EQUAL( teardropZones, 0 );

    int padsWithTeardrops = 0;

    for( const FOOTPRINT* fp : board->Footprints() )
    {
        for( const PAD* pad : fp->Pads() )
        {
            if( pad->GetTeardropsEnabled() )
                padsWithTeardrops++;
        }
    }

    BOOST_CHECK_EQUAL( padsWithTeardrops, 0 );
}


/**
 * Verify that the importer sets the legacy netclass and design settings flags so that
 * netclasses survive the SetProject() call during UI import (which replaces m_NetSettings
 * with the project's version unless these flags are set).
 */
BOOST_AUTO_TEST_CASE( LegacyNetclassFlags )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "BeagleBone_Black_RevC/BeagleBone_Black_RevC.brd" );

    PCB_IO_ALLEGRO plugin;
    CAPTURING_REPORTER reporter;
    plugin.SetReporter( &reporter );

    BOARD* rawBoard = plugin.LoadBoard( dataPath, nullptr, nullptr, nullptr );

    BOOST_REQUIRE( rawBoard );

    std::unique_ptr<BOARD> board( rawBoard );

    BOOST_CHECK_MESSAGE( board->m_LegacyNetclassesLoaded,
                         "m_LegacyNetclassesLoaded must be true after Allegro import" );
    BOOST_CHECK_MESSAGE( board->m_LegacyDesignSettingsLoaded,
                         "m_LegacyDesignSettingsLoaded must be true after Allegro import" );
}


/**
 * Verify that netclasses with correct DRC values are created for every board that has
 * constraint sets. Tests the full matrix of boards and their expected netclass counts.
 */
BOOST_AUTO_TEST_CASE( NetclassesCreatedForAllBoards )
{
    std::vector<std::string> boards = GetAllBoardFiles();

    for( const std::string& boardPath : boards )
    {
        std::string boardName = std::filesystem::path( boardPath ).filename().string();
        BOARD*      board = GetCachedBoard( boardPath );

        if( !board )
            continue;

        BOOST_TEST_CONTEXT( "Testing board: " << boardName )
        {
            std::shared_ptr<NET_SETTINGS> netSettings = board->GetDesignSettings().m_NetSettings;
            const auto& netclasses = netSettings->GetNetclasses();

            BOOST_TEST_MESSAGE( boardName << ": " << netclasses.size() << " netclasses" );

            for( const auto& [name, nc] : netclasses )
            {
                BOOST_TEST_MESSAGE( "  " << name << ": track="
                                    << nc->GetTrackWidth() << " clearance="
                                    << nc->GetClearance() );

                // Constraint set netclasses should have positive track width.
                // Skip generated netclasses (DP_, MG_, W*mil) which may not set track width.
                if( !name.StartsWith( wxS( "DP_" ) )
                    && !name.StartsWith( wxS( "MG_" ) )
                    && !name.StartsWith( wxS( "W" ) ) )
                {
                    BOOST_CHECK_MESSAGE( nc->HasTrackWidth(),
                                         name << " should have a track width" );
                    BOOST_CHECK_MESSAGE( nc->GetTrackWidth() > 0,
                                         name << " track width should be positive" );
                }
            }
        }
    }
}


/**
 * Verify that BeagleBone Black netclass net assignments survive and that assigned nets
 * have the correct netclass. This tests the full pattern+direct assignment chain.
 */
BOOST_AUTO_TEST_CASE( BeagleBone_NetclassAssignments )
{
    std::string dataPath = KI_TEST::AllegroBoardFile( "BeagleBone_Black_RevC/BeagleBone_Black_RevC.brd" );

    BOARD* board = GetCachedBoard( dataPath );
    BOOST_REQUIRE( board );

    std::shared_ptr<NET_SETTINGS> netSettings = board->GetDesignSettings().m_NetSettings;

    struct ExpectedNC
    {
        const char* name;
        int         trackWidth;
        int         clearance;
    };

    ExpectedNC expectedSets[] = {
        { "Allegro_Default",      120650, 101600 },
        { "PWR",          381000, 101600 },
        { "BGA",           76200, 101600 },
        { "90_OHM_DIFF",  114300, 101600 },
        { "100OHM_DIFF",   95250, 101600 },
    };

    for( const auto& expected : expectedSets )
    {
        wxString ncName( expected.name );

        BOOST_CHECK_MESSAGE( netSettings->HasNetclass( ncName ),
                             "Missing netclass: " << expected.name );

        auto nc = netSettings->GetNetClassByName( ncName );

        BOOST_REQUIRE_MESSAGE( nc, "Cannot retrieve netclass: " << expected.name );
        BOOST_CHECK_EQUAL( nc->GetTrackWidth(), expected.trackWidth );
        BOOST_CHECK_EQUAL( nc->GetClearance(), expected.clearance );
    }

    // Diff pair netclasses
    BOOST_CHECK( netSettings->HasNetclass( wxS( "DP_USB0" ) ) );
    BOOST_CHECK( netSettings->HasNetclass( wxS( "DP_USB1" ) ) );
    BOOST_CHECK( netSettings->HasNetclass( wxS( "DP_HDMI_TX0" ) ) );

    // Match group netclasses
    BOOST_CHECK( netSettings->HasNetclass( wxS( "MG_DDR_ADD" ) ) );
    BOOST_CHECK( netSettings->HasNetclass( wxS( "MG_DDR_DQ0" ) ) );
    BOOST_CHECK( netSettings->HasNetclass( wxS( "MG_DDR_DQ1" ) ) );

    // Per-net trace width netclass
    BOOST_CHECK( netSettings->HasNetclass( wxS( "W8mil" ) ) );

    auto ncW8 = netSettings->GetNetClassByName( wxS( "W8mil" ) );

    BOOST_REQUIRE( ncW8 );
    BOOST_CHECK_EQUAL( ncW8->GetTrackWidth(), 203200 );

    // At least some nets should have non-default netclass assignments
    int assignedCount = 0;

    for( NETINFO_ITEM* net : board->GetNetInfo() )
    {
        if( net->GetNetCode() <= 0 )
            continue;

        NETCLASS* nc = net->GetNetClass();

        if( nc && nc->GetName() != NETCLASS::Default )
            assignedCount++;
    }

    BOOST_CHECK_MESSAGE( assignedCount > 0,
                         "At least some nets should have non-default netclass assignments" );
    BOOST_TEST_MESSAGE( "Nets with non-default netclass: " << assignedCount );
}


BOOST_AUTO_TEST_SUITE_END()
