Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto e1bfd316390b4192b9c7448cd5db6c6f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_scrittura_behav xil_defaultlib.testbench_scrittura xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.ila
Compiling module xil_defaultlib.scrittura_su_flash
Compiling module xil_defaultlib.controllore_flash
Compiling module xil_defaultlib.testbench_scrittura
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_scrittura_behav
